
11_roll_pitch_double_pid_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f354  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000744  0800f4e8  0800f4e8  0001f4e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fc2c  0800fc2c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800fc2c  0800fc2c  0001fc2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fc34  0800fc34  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fc34  0800fc34  0001fc34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fc38  0800fc38  0001fc38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800fc3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200001e8  0800fe20  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  0800fe20  000206d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae47  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000044d0  00000000  00000000  0003b05b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001740  00000000  00000000  0003f530  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001550  00000000  00000000  00040c70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026c55  00000000  00000000  000421c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000153e0  00000000  00000000  00068e15  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d38f6  00000000  00000000  0007e1f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151aeb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ff0  00000000  00000000  00151b68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f4cc 	.word	0x0800f4cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800f4cc 	.word	0x0800f4cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	619a      	str	r2, [r3, #24]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	041a      	lsls	r2, r3, #16
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	619a      	str	r2, [r3, #24]
}
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <AT24C08_Page_Write>:
 */

#include "AT24C08.h"
#include "i2c.h"

void AT24C08_Page_Write(unsigned char page, unsigned char *data, unsigned char len) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af04      	add	r7, sp, #16
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	4613      	mov	r3, r2
 8000f92:	71bb      	strb	r3, [r7, #6]
	//Device Address, Word Address Selection
	unsigned char devAddress = ((page * 16) >> 8) << 1 | 0xA0;
 8000f94:	79fb      	ldrb	r3, [r7, #7]
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	121b      	asrs	r3, r3, #8
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8000fa2:	b25b      	sxtb	r3, r3
 8000fa4:	73fb      	strb	r3, [r7, #15]
	unsigned char wordAddress = (page * 16) & 0xff;
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	011b      	lsls	r3, r3, #4
 8000faa:	73bb      	strb	r3, [r7, #14]

	LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000fac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb0:	480e      	ldr	r0, [pc, #56]	; (8000fec <AT24C08_Page_Write+0x68>)
 8000fb2:	f7ff ffd7 	bl	8000f64 <LL_GPIO_ResetOutputPin>
	HAL_I2C_Mem_Write(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16, 1);
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	b299      	uxth	r1, r3
 8000fba:	7bbb      	ldrb	r3, [r7, #14]
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	9302      	str	r3, [sp, #8]
 8000fc2:	2310      	movs	r3, #16
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2301      	movs	r3, #1
 8000fcc:	4808      	ldr	r0, [pc, #32]	; (8000ff0 <AT24C08_Page_Write+0x6c>)
 8000fce:	f007 fc25 	bl	800881c <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f006 f898 	bl	8007108 <HAL_Delay>
	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 8000fd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fdc:	4803      	ldr	r0, [pc, #12]	; (8000fec <AT24C08_Page_Write+0x68>)
 8000fde:	f7ff ffb3 	bl	8000f48 <LL_GPIO_SetOutputPin>
}
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40020800 	.word	0x40020800
 8000ff0:	200005ac 	.word	0x200005ac

08000ff4 <AT24C08_Page_Read>:

void AT24C08_Page_Read(unsigned char page, unsigned char *data, unsigned char len) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af04      	add	r7, sp, #16
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
	unsigned char devAddress = ((page * 16) >> 8) << 1 | 0xA0;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	121b      	asrs	r3, r3, #8
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	b25b      	sxtb	r3, r3
 800100e:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001012:	b25b      	sxtb	r3, r3
 8001014:	73fb      	strb	r3, [r7, #15]
	unsigned char wordAddress = (page * 16) & 0xff;
 8001016:	79fb      	ldrb	r3, [r7, #7]
 8001018:	011b      	lsls	r3, r3, #4
 800101a:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Read(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16, 1);
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	b299      	uxth	r1, r3
 8001020:	7bbb      	ldrb	r3, [r7, #14]
 8001022:	b29a      	uxth	r2, r3
 8001024:	2301      	movs	r3, #1
 8001026:	9302      	str	r3, [sp, #8]
 8001028:	2310      	movs	r3, #16
 800102a:	9301      	str	r3, [sp, #4]
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2301      	movs	r3, #1
 8001032:	4803      	ldr	r0, [pc, #12]	; (8001040 <AT24C08_Page_Read+0x4c>)
 8001034:	f007 fcec 	bl	8008a10 <HAL_I2C_Mem_Read>
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	200005ac 	.word	0x200005ac

08001044 <EP_PIDGain_Write>:

void EP_PIDGain_Write(unsigned char id, float PGain, float IGain, float DGain) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b08c      	sub	sp, #48	; 0x30
 8001048:	af00      	add	r7, sp, #0
 800104a:	4603      	mov	r3, r0
 800104c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001050:	edc7 0a01 	vstr	s1, [r7, #4]
 8001054:	ed87 1a00 	vstr	s2, [r7]
 8001058:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_write[16];
	Parser parser;

	buf_write[0] = 0x45;
 800105a:	2345      	movs	r3, #69	; 0x45
 800105c:	763b      	strb	r3, [r7, #24]
	buf_write[1] = 0x50;
 800105e:	2350      	movs	r3, #80	; 0x50
 8001060:	767b      	strb	r3, [r7, #25]
	buf_write[2] = id;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
 8001064:	76bb      	strb	r3, [r7, #26]

	parser.f = PGain;
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	617b      	str	r3, [r7, #20]
	buf_write[3] = parser.byte[0];
 800106a:	7d3b      	ldrb	r3, [r7, #20]
 800106c:	76fb      	strb	r3, [r7, #27]
	buf_write[4] = parser.byte[1];
 800106e:	7d7b      	ldrb	r3, [r7, #21]
 8001070:	773b      	strb	r3, [r7, #28]
	buf_write[5] = parser.byte[2];
 8001072:	7dbb      	ldrb	r3, [r7, #22]
 8001074:	777b      	strb	r3, [r7, #29]
	buf_write[6] = parser.byte[3];
 8001076:	7dfb      	ldrb	r3, [r7, #23]
 8001078:	77bb      	strb	r3, [r7, #30]

	parser.f = IGain;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	617b      	str	r3, [r7, #20]
	buf_write[7] = parser.byte[0];
 800107e:	7d3b      	ldrb	r3, [r7, #20]
 8001080:	77fb      	strb	r3, [r7, #31]
	buf_write[8] = parser.byte[1];
 8001082:	7d7b      	ldrb	r3, [r7, #21]
 8001084:	f887 3020 	strb.w	r3, [r7, #32]
	buf_write[9] = parser.byte[2];
 8001088:	7dbb      	ldrb	r3, [r7, #22]
 800108a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buf_write[10] = parser.byte[3];
 800108e:	7dfb      	ldrb	r3, [r7, #23]
 8001090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	parser.f = DGain;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	617b      	str	r3, [r7, #20]
	buf_write[11] = parser.byte[0];
 8001098:	7d3b      	ldrb	r3, [r7, #20]
 800109a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buf_write[12] = parser.byte[1];
 800109e:	7d7b      	ldrb	r3, [r7, #21]
 80010a0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buf_write[13] = parser.byte[2];
 80010a4:	7dbb      	ldrb	r3, [r7, #22]
 80010a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buf_write[14] = parser.byte[3];
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	unsigned char checksum = 0xff;
 80010b0:	23ff      	movs	r3, #255	; 0xff
 80010b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int i = 0; i < 15; i++) {
 80010b6:	2300      	movs	r3, #0
 80010b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80010ba:	e00c      	b.n	80010d6 <EP_PIDGain_Write+0x92>
		checksum -= buf_write[i];
 80010bc:	f107 0218 	add.w	r2, r7, #24
 80010c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010c2:	4413      	add	r3, r2
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = 0; i < 15; i++) {
 80010d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d2:	3301      	adds	r3, #1
 80010d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80010d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d8:	2b0e      	cmp	r3, #14
 80010da:	ddef      	ble.n	80010bc <EP_PIDGain_Write+0x78>
	}

	buf_write[15] = checksum;
 80010dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80010e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	AT24C08_Page_Write(id, &buf_write[0], 16);
 80010e4:	f107 0118 	add.w	r1, r7, #24
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	2210      	movs	r2, #16
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff49 	bl	8000f84 <AT24C08_Page_Write>
//		break;
//	case 5:
//		AT24C08_Page_Write(5, &buf_write[0], 16);
//		break;
//	}
}
 80010f2:	bf00      	nop
 80010f4:	3730      	adds	r7, #48	; 0x30
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <EP_PIDGain_Read>:

unsigned char EP_PIDGain_Read(unsigned char id, float *PGain, float *IGain, float *DGain) {
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b08c      	sub	sp, #48	; 0x30
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	4603      	mov	r3, r0
 8001108:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_read[16];
	Parser parser;

	AT24C08_Page_Read(id, &buf_read[0], 16);
 800110a:	f107 0118 	add.w	r1, r7, #24
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	2210      	movs	r2, #16
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff6e 	bl	8000ff4 <AT24C08_Page_Read>
//	case 5:
//		AT24C08_Page_Read(5, &buf_read[0], 16);
//		break;
//	}

	unsigned char checksum = 0xff;
 8001118:	23ff      	movs	r3, #255	; 0xff
 800111a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	for (int i = 0; i < 15; i++) {
 800111e:	2300      	movs	r3, #0
 8001120:	62bb      	str	r3, [r7, #40]	; 0x28
 8001122:	e00c      	b.n	800113e <EP_PIDGain_Read+0x44>
		checksum -= buf_read[i];
 8001124:	f107 0218 	add.w	r2, r7, #24
 8001128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800112a:	4413      	add	r3, r2
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for (int i = 0; i < 15; i++) {
 8001138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800113a:	3301      	adds	r3, #1
 800113c:	62bb      	str	r3, [r7, #40]	; 0x28
 800113e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001140:	2b0e      	cmp	r3, #14
 8001142:	ddef      	ble.n	8001124 <EP_PIDGain_Read+0x2a>
	}

	if (buf_read[15] == checksum && buf_read[0] == 0x45 && buf_read[1] == 0x50) {
 8001144:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001148:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800114c:	429a      	cmp	r2, r3
 800114e:	d12f      	bne.n	80011b0 <EP_PIDGain_Read+0xb6>
 8001150:	7e3b      	ldrb	r3, [r7, #24]
 8001152:	2b45      	cmp	r3, #69	; 0x45
 8001154:	d12c      	bne.n	80011b0 <EP_PIDGain_Read+0xb6>
 8001156:	7e7b      	ldrb	r3, [r7, #25]
 8001158:	2b50      	cmp	r3, #80	; 0x50
 800115a:	d129      	bne.n	80011b0 <EP_PIDGain_Read+0xb6>
		parser.byte[0] = buf_read[3];
 800115c:	7efb      	ldrb	r3, [r7, #27]
 800115e:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[4];
 8001160:	7f3b      	ldrb	r3, [r7, #28]
 8001162:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[5];
 8001164:	7f7b      	ldrb	r3, [r7, #29]
 8001166:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[6];
 8001168:	7fbb      	ldrb	r3, [r7, #30]
 800116a:	75fb      	strb	r3, [r7, #23]
		*PGain = parser.f;
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	601a      	str	r2, [r3, #0]

		parser.byte[0] = buf_read[7];
 8001172:	7ffb      	ldrb	r3, [r7, #31]
 8001174:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[8];
 8001176:	f897 3020 	ldrb.w	r3, [r7, #32]
 800117a:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[9];
 800117c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001180:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[10];
 8001182:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001186:	75fb      	strb	r3, [r7, #23]
		*IGain = parser.f;
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	601a      	str	r2, [r3, #0]

		parser.byte[0] = buf_read[11];
 800118e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001192:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[12];
 8001194:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001198:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[13];
 800119a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800119e:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[14];
 80011a0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011a4:	75fb      	strb	r3, [r7, #23]
		*DGain = parser.f;
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	601a      	str	r2, [r3, #0]
		return 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	e000      	b.n	80011b2 <EP_PIDGain_Read+0xb8>
	}

	return 1;
 80011b0:	2301      	movs	r3, #1
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3730      	adds	r7, #48	; 0x30
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80011ba:	b480      	push	{r7}
 80011bc:	b083      	sub	sp, #12
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	601a      	str	r2, [r3, #0]
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr

080011da <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011da:	b480      	push	{r7}
 80011dc:	b083      	sub	sp, #12
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
 80011e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f023 0210 	bic.w	r2, r3, #16
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	431a      	orrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	605a      	str	r2, [r3, #4]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	2b01      	cmp	r3, #1
 8001212:	d101      	bne.n	8001218 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001214:	2301      	movs	r3, #1
 8001216:	e000      	b.n	800121a <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	2b02      	cmp	r3, #2
 8001238:	d101      	bne.n	800123e <LL_SPI_IsActiveFlag_TXE+0x18>
 800123a:	2301      	movs	r3, #1
 800123c:	e000      	b.n	8001240 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	b2db      	uxtb	r3, r3
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8001266:	b480      	push	{r7}
 8001268:	b085      	sub	sp, #20
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	460b      	mov	r3, r1
 8001270:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	330c      	adds	r3, #12
 8001276:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	78fa      	ldrb	r2, [r7, #3]
 800127c:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <LL_GPIO_IsInputPinSet>:
{
 800128a:	b480      	push	{r7}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
 8001292:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	691a      	ldr	r2, [r3, #16]
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	4013      	ands	r3, r2
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	429a      	cmp	r2, r3
 80012a0:	bf0c      	ite	eq
 80012a2:	2301      	moveq	r3, #1
 80012a4:	2300      	movne	r3, #0
 80012a6:	b2db      	uxtb	r3, r3
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_GPIO_SetOutputPin>:
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	683a      	ldr	r2, [r7, #0]
 80012c2:	619a      	str	r2, [r3, #24]
}
 80012c4:	bf00      	nop
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <LL_GPIO_ResetOutputPin>:
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	041a      	lsls	r2, r3, #16
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	619a      	str	r2, [r3, #24]
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80012fc:	4907      	ldr	r1, [pc, #28]	; (800131c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4313      	orrs	r3, r2
 8001302:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001306:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4013      	ands	r3, r2
 800130c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800130e:	68fb      	ldr	r3, [r7, #12]
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	40023800 	.word	0x40023800

08001320 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001328:	4b08      	ldr	r3, [pc, #32]	; (800134c <LL_APB1_GRP1_EnableClock+0x2c>)
 800132a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800132c:	4907      	ldr	r1, [pc, #28]	; (800134c <LL_APB1_GRP1_EnableClock+0x2c>)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4313      	orrs	r3, r2
 8001332:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001334:	4b05      	ldr	r3, [pc, #20]	; (800134c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001336:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4013      	ands	r3, r2
 800133c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800133e:	68fb      	ldr	r3, [r7, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40023800 	.word	0x40023800

08001350 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b090      	sub	sp, #64	; 0x40
 8001354:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001356:	f107 0318 	add.w	r3, r7, #24
 800135a:	2228      	movs	r2, #40	; 0x28
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f00a fd4c 	bl	800bdfc <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	463b      	mov	r3, r7
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
 8001372:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001374:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001378:	f7ff ffd2 	bl	8001320 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800137c:	2002      	movs	r0, #2
 800137e:	f7ff ffb7 	bl	80012f0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001382:	2004      	movs	r0, #4
 8001384:	f7ff ffb4 	bl	80012f0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001388:	2001      	movs	r0, #1
 800138a:	f7ff ffb1 	bl	80012f0 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800138e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001392:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001394:	2302      	movs	r3, #2
 8001396:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001398:	2303      	movs	r3, #3
 800139a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80013a4:	2305      	movs	r3, #5
 80013a6:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a8:	463b      	mov	r3, r7
 80013aa:	4619      	mov	r1, r3
 80013ac:	4841      	ldr	r0, [pc, #260]	; (80014b4 <BNO080_GPIO_SPI_Initialization+0x164>)
 80013ae:	f009 fd90 	bl	800aed2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013b6:	f44f 7382 	mov.w	r3, #260	; 0x104
 80013ba:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013bc:	2300      	movs	r3, #0
 80013be:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80013c0:	2302      	movs	r3, #2
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80013ce:	2318      	movs	r3, #24
 80013d0:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013d2:	2300      	movs	r3, #0
 80013d4:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80013da:	230a      	movs	r3, #10
 80013dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80013de:	f107 0318 	add.w	r3, r7, #24
 80013e2:	4619      	mov	r1, r3
 80013e4:	4834      	ldr	r0, [pc, #208]	; (80014b8 <BNO080_GPIO_SPI_Initialization+0x168>)
 80013e6:	f009 ff42 	bl	800b26e <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80013ea:	2100      	movs	r1, #0
 80013ec:	4832      	ldr	r0, [pc, #200]	; (80014b8 <BNO080_GPIO_SPI_Initialization+0x168>)
 80013ee:	f7ff fef4 	bl	80011da <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80013f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f6:	4831      	ldr	r0, [pc, #196]	; (80014bc <BNO080_GPIO_SPI_Initialization+0x16c>)
 80013f8:	f7ff ff6a 	bl	80012d0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80013fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001400:	482c      	ldr	r0, [pc, #176]	; (80014b4 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001402:	f7ff ff65 	bl	80012d0 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 8001406:	f44f 7180 	mov.w	r1, #256	; 0x100
 800140a:	482d      	ldr	r0, [pc, #180]	; (80014c0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800140c:	f7ff ff60 	bl	80012d0 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8001410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001414:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001416:	2301      	movs	r3, #1
 8001418:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800141a:	2303      	movs	r3, #3
 800141c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 8001426:	463b      	mov	r3, r7
 8001428:	4619      	mov	r1, r3
 800142a:	4822      	ldr	r0, [pc, #136]	; (80014b4 <BNO080_GPIO_SPI_Initialization+0x164>)
 800142c:	f009 fd51 	bl	800aed2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001434:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001436:	2301      	movs	r3, #1
 8001438:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800143a:	2303      	movs	r3, #3
 800143c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 8001446:	463b      	mov	r3, r7
 8001448:	4619      	mov	r1, r3
 800144a:	481c      	ldr	r0, [pc, #112]	; (80014bc <BNO080_GPIO_SPI_Initialization+0x16c>)
 800144c:	f009 fd41 	bl	800aed2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001450:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001454:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001456:	2301      	movs	r3, #1
 8001458:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 8001466:	463b      	mov	r3, r7
 8001468:	4619      	mov	r1, r3
 800146a:	4815      	ldr	r0, [pc, #84]	; (80014c0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800146c:	f009 fd31 	bl	800aed2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001470:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001474:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800147a:	2301      	movs	r3, #1
 800147c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 800147e:	463b      	mov	r3, r7
 8001480:	4619      	mov	r1, r3
 8001482:	480e      	ldr	r0, [pc, #56]	; (80014bc <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001484:	f009 fd25 	bl	800aed2 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001488:	480b      	ldr	r0, [pc, #44]	; (80014b8 <BNO080_GPIO_SPI_Initialization+0x168>)
 800148a:	f7ff fe96 	bl	80011ba <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 800148e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001492:	4808      	ldr	r0, [pc, #32]	; (80014b4 <BNO080_GPIO_SPI_Initialization+0x164>)
 8001494:	f7ff ff0e 	bl	80012b4 <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 8001498:	f44f 7180 	mov.w	r1, #256	; 0x100
 800149c:	4808      	ldr	r0, [pc, #32]	; (80014c0 <BNO080_GPIO_SPI_Initialization+0x170>)
 800149e:	f7ff ff09 	bl	80012b4 <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80014a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <BNO080_GPIO_SPI_Initialization+0x16c>)
 80014a8:	f7ff ff04 	bl	80012b4 <LL_GPIO_SetOutputPin>
}
 80014ac:	bf00      	nop
 80014ae:	3740      	adds	r7, #64	; 0x40
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40003800 	.word	0x40003800
 80014bc:	40020800 	.word	0x40020800
 80014c0:	40020000 	.word	0x40020000

080014c4 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80014ca:	f7ff ff41 	bl	8001350 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80014ce:	482e      	ldr	r0, [pc, #184]	; (8001588 <BNO080_Initialization+0xc4>)
 80014d0:	f00b f8f8 	bl	800c6c4 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80014d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014d8:	482c      	ldr	r0, [pc, #176]	; (800158c <BNO080_Initialization+0xc8>)
 80014da:	f7ff feeb 	bl	80012b4 <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80014de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014e2:	482b      	ldr	r0, [pc, #172]	; (8001590 <BNO080_Initialization+0xcc>)
 80014e4:	f7ff fee6 	bl	80012b4 <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80014e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ec:	4829      	ldr	r0, [pc, #164]	; (8001594 <BNO080_Initialization+0xd0>)
 80014ee:	f7ff feef 	bl	80012d0 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80014f2:	20c8      	movs	r0, #200	; 0xc8
 80014f4:	f005 fe08 	bl	8007108 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80014f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014fc:	4825      	ldr	r0, [pc, #148]	; (8001594 <BNO080_Initialization+0xd0>)
 80014fe:	f7ff fed9 	bl	80012b4 <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 8001502:	f000 fc25 	bl	8001d50 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 8001506:	f000 fc23 	bl	8001d50 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800150a:	f000 fc45 	bl	8001d98 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 800150e:	f000 fc1f 	bl	8001d50 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001512:	f000 fc41 	bl	8001d98 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 8001516:	4b20      	ldr	r3, [pc, #128]	; (8001598 <BNO080_Initialization+0xd4>)
 8001518:	22f9      	movs	r2, #249	; 0xf9
 800151a:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 800151c:	4b1e      	ldr	r3, [pc, #120]	; (8001598 <BNO080_Initialization+0xd4>)
 800151e:	2200      	movs	r2, #0
 8001520:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 8001522:	2102      	movs	r1, #2
 8001524:	2002      	movs	r0, #2
 8001526:	f000 fca7 	bl	8001e78 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 800152a:	f000 fc11 	bl	8001d50 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 800152e:	f000 fc33 	bl	8001d98 <BNO080_receivePacket>
 8001532:	4603      	mov	r3, r0
 8001534:	2b01      	cmp	r3, #1
 8001536:	d11b      	bne.n	8001570 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <BNO080_Initialization+0xd8>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	4b17      	ldr	r3, [pc, #92]	; (800159c <BNO080_Initialization+0xd8>)
 8001540:	785b      	ldrb	r3, [r3, #1]
 8001542:	461a      	mov	r2, r3
 8001544:	4b15      	ldr	r3, [pc, #84]	; (800159c <BNO080_Initialization+0xd8>)
 8001546:	789b      	ldrb	r3, [r3, #2]
 8001548:	4618      	mov	r0, r3
 800154a:	4b14      	ldr	r3, [pc, #80]	; (800159c <BNO080_Initialization+0xd8>)
 800154c:	78db      	ldrb	r3, [r3, #3]
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	4603      	mov	r3, r0
 8001552:	4813      	ldr	r0, [pc, #76]	; (80015a0 <BNO080_Initialization+0xdc>)
 8001554:	f00b f8b6 	bl	800c6c4 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <BNO080_Initialization+0xd4>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2bf8      	cmp	r3, #248	; 0xf8
 800155e:	d107      	bne.n	8001570 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <BNO080_Initialization+0xd4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	4619      	mov	r1, r3
 8001566:	480f      	ldr	r0, [pc, #60]	; (80015a4 <BNO080_Initialization+0xe0>)
 8001568:	f00b f8ac 	bl	800c6c4 <iprintf>
			return (0);
 800156c:	2300      	movs	r3, #0
 800156e:	e007      	b.n	8001580 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001570:	4b09      	ldr	r3, [pc, #36]	; (8001598 <BNO080_Initialization+0xd4>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	22f8      	movs	r2, #248	; 0xf8
 8001576:	4619      	mov	r1, r3
 8001578:	480b      	ldr	r0, [pc, #44]	; (80015a8 <BNO080_Initialization+0xe4>)
 800157a:	f00b f8a3 	bl	800c6c4 <iprintf>
	return (1); //Something went wrong
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	0800f4e8 	.word	0x0800f4e8
 800158c:	40020400 	.word	0x40020400
 8001590:	40020000 	.word	0x40020000
 8001594:	40020800 	.word	0x40020800
 8001598:	20000288 	.word	0x20000288
 800159c:	20000234 	.word	0x20000234
 80015a0:	0800f4fc 	.word	0x0800f4fc
 80015a4:	0800f514 	.word	0x0800f514
 80015a8:	0800f534 	.word	0x0800f534

080015ac <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80015b6:	bf00      	nop
 80015b8:	480c      	ldr	r0, [pc, #48]	; (80015ec <SPI2_SendByte+0x40>)
 80015ba:	f7ff fe34 	bl	8001226 <LL_SPI_IsActiveFlag_TXE>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f9      	beq.n	80015b8 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	4619      	mov	r1, r3
 80015c8:	4808      	ldr	r0, [pc, #32]	; (80015ec <SPI2_SendByte+0x40>)
 80015ca:	f7ff fe4c 	bl	8001266 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80015ce:	bf00      	nop
 80015d0:	4806      	ldr	r0, [pc, #24]	; (80015ec <SPI2_SendByte+0x40>)
 80015d2:	f7ff fe15 	bl	8001200 <LL_SPI_IsActiveFlag_RXNE>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d0f9      	beq.n	80015d0 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80015dc:	4803      	ldr	r0, [pc, #12]	; (80015ec <SPI2_SendByte+0x40>)
 80015de:	f7ff fe35 	bl	800124c <LL_SPI_ReceiveData8>
 80015e2:	4603      	mov	r3, r0
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40003800 	.word	0x40003800

080015f0 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80015f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f8:	4811      	ldr	r0, [pc, #68]	; (8001640 <BNO080_dataAvailable+0x50>)
 80015fa:	f7ff fe46 	bl	800128a <LL_GPIO_IsInputPinSet>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d101      	bne.n	8001608 <BNO080_dataAvailable+0x18>
		return (0);
 8001604:	2300      	movs	r3, #0
 8001606:	e019      	b.n	800163c <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001608:	f000 fbc6 	bl	8001d98 <BNO080_receivePacket>
 800160c:	4603      	mov	r3, r0
 800160e:	2b01      	cmp	r3, #1
 8001610:	d113      	bne.n	800163a <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <BNO080_dataAvailable+0x54>)
 8001614:	789b      	ldrb	r3, [r3, #2]
 8001616:	2b03      	cmp	r3, #3
 8001618:	d107      	bne.n	800162a <BNO080_dataAvailable+0x3a>
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <BNO080_dataAvailable+0x58>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	2bfb      	cmp	r3, #251	; 0xfb
 8001620:	d103      	bne.n	800162a <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 8001622:	f000 f82f 	bl	8001684 <BNO080_parseInputReport>
			return (1);
 8001626:	2301      	movs	r3, #1
 8001628:	e008      	b.n	800163c <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <BNO080_dataAvailable+0x54>)
 800162c:	789b      	ldrb	r3, [r3, #2]
 800162e:	2b02      	cmp	r3, #2
 8001630:	d103      	bne.n	800163a <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 8001632:	f000 f80b 	bl	800164c <BNO080_parseCommandReport>
			return (1);
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 800163a:	2300      	movs	r3, #0
}
 800163c:	4618      	mov	r0, r3
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40020800 	.word	0x40020800
 8001644:	20000234 	.word	0x20000234
 8001648:	20000288 	.word	0x20000288

0800164c <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 8001652:	4b0a      	ldr	r3, [pc, #40]	; (800167c <BNO080_parseCommandReport+0x30>)
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2bf1      	cmp	r3, #241	; 0xf1
 8001658:	d109      	bne.n	800166e <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 800165a:	4b08      	ldr	r3, [pc, #32]	; (800167c <BNO080_parseCommandReport+0x30>)
 800165c:	789b      	ldrb	r3, [r3, #2]
 800165e:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b07      	cmp	r3, #7
 8001664:	d103      	bne.n	800166e <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 8001666:	4b05      	ldr	r3, [pc, #20]	; (800167c <BNO080_parseCommandReport+0x30>)
 8001668:	795a      	ldrb	r2, [r3, #5]
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <BNO080_parseCommandReport+0x34>)
 800166c:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000288 	.word	0x20000288
 8001680:	2000030b 	.word	0x2000030b

08001684 <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b087      	sub	sp, #28
 8001688:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 800168a:	4b81      	ldr	r3, [pc, #516]	; (8001890 <BNO080_parseInputReport+0x20c>)
 800168c:	785b      	ldrb	r3, [r3, #1]
 800168e:	021b      	lsls	r3, r3, #8
 8001690:	b21a      	sxth	r2, r3
 8001692:	4b7f      	ldr	r3, [pc, #508]	; (8001890 <BNO080_parseInputReport+0x20c>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	b21b      	sxth	r3, r3
 8001698:	4313      	orrs	r3, r2
 800169a:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 800169c:	8a3b      	ldrh	r3, [r7, #16]
 800169e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80016a2:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80016a4:	8a3b      	ldrh	r3, [r7, #16]
 80016a6:	3b04      	subs	r3, #4
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80016ac:	4b79      	ldr	r3, [pc, #484]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016ae:	791b      	ldrb	r3, [r3, #4]
 80016b0:	061b      	lsls	r3, r3, #24
 80016b2:	4a78      	ldr	r2, [pc, #480]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016b4:	78d2      	ldrb	r2, [r2, #3]
 80016b6:	0412      	lsls	r2, r2, #16
 80016b8:	4313      	orrs	r3, r2
 80016ba:	4a76      	ldr	r2, [pc, #472]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016bc:	7892      	ldrb	r2, [r2, #2]
 80016be:	0212      	lsls	r2, r2, #8
 80016c0:	4313      	orrs	r3, r2
 80016c2:	4a74      	ldr	r2, [pc, #464]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016c4:	7852      	ldrb	r2, [r2, #1]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	4a73      	ldr	r2, [pc, #460]	; (8001898 <BNO080_parseInputReport+0x214>)
 80016ca:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80016cc:	4b71      	ldr	r3, [pc, #452]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016ce:	79db      	ldrb	r3, [r3, #7]
 80016d0:	f003 0303 	and.w	r3, r3, #3
 80016d4:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80016d6:	4b6f      	ldr	r3, [pc, #444]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016d8:	7a9b      	ldrb	r3, [r3, #10]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	4b6d      	ldr	r3, [pc, #436]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016e0:	7a5b      	ldrb	r3, [r3, #9]
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	4313      	orrs	r3, r2
 80016e6:	b21b      	sxth	r3, r3
 80016e8:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 80016ea:	4b6a      	ldr	r3, [pc, #424]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016ec:	7b1b      	ldrb	r3, [r3, #12]
 80016ee:	021b      	lsls	r3, r3, #8
 80016f0:	b21a      	sxth	r2, r3
 80016f2:	4b68      	ldr	r3, [pc, #416]	; (8001894 <BNO080_parseInputReport+0x210>)
 80016f4:	7adb      	ldrb	r3, [r3, #11]
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 80016fe:	4b65      	ldr	r3, [pc, #404]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001700:	7b9b      	ldrb	r3, [r3, #14]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	b21a      	sxth	r2, r3
 8001706:	4b63      	ldr	r3, [pc, #396]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001708:	7b5b      	ldrb	r3, [r3, #13]
 800170a:	b21b      	sxth	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b21b      	sxth	r3, r3
 8001710:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 8001712:	2300      	movs	r3, #0
 8001714:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 8001716:	2300      	movs	r3, #0
 8001718:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 800171a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800171e:	2b0e      	cmp	r3, #14
 8001720:	dd09      	ble.n	8001736 <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 8001722:	4b5c      	ldr	r3, [pc, #368]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001724:	7c1b      	ldrb	r3, [r3, #16]
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	b21a      	sxth	r2, r3
 800172a:	4b5a      	ldr	r3, [pc, #360]	; (8001894 <BNO080_parseInputReport+0x210>)
 800172c:	7bdb      	ldrb	r3, [r3, #15]
 800172e:	b21b      	sxth	r3, r3
 8001730:	4313      	orrs	r3, r2
 8001732:	b21b      	sxth	r3, r3
 8001734:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 8001736:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800173a:	2b10      	cmp	r3, #16
 800173c:	dd09      	ble.n	8001752 <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 800173e:	4b55      	ldr	r3, [pc, #340]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001740:	7c9b      	ldrb	r3, [r3, #18]
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	b21a      	sxth	r2, r3
 8001746:	4b53      	ldr	r3, [pc, #332]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001748:	7c5b      	ldrb	r3, [r3, #17]
 800174a:	b21b      	sxth	r3, r3
 800174c:	4313      	orrs	r3, r2
 800174e:	b21b      	sxth	r3, r3
 8001750:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 8001752:	4b50      	ldr	r3, [pc, #320]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001754:	795b      	ldrb	r3, [r3, #5]
 8001756:	2b05      	cmp	r3, #5
 8001758:	d053      	beq.n	8001802 <BNO080_parseInputReport+0x17e>
 800175a:	2b05      	cmp	r3, #5
 800175c:	dc0b      	bgt.n	8001776 <BNO080_parseInputReport+0xf2>
 800175e:	2b02      	cmp	r3, #2
 8001760:	d033      	beq.n	80017ca <BNO080_parseInputReport+0x146>
 8001762:	2b02      	cmp	r3, #2
 8001764:	dc02      	bgt.n	800176c <BNO080_parseInputReport+0xe8>
 8001766:	2b01      	cmp	r3, #1
 8001768:	d013      	beq.n	8001792 <BNO080_parseInputReport+0x10e>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 800176a:	e08a      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 800176c:	2b03      	cmp	r3, #3
 800176e:	d03a      	beq.n	80017e6 <BNO080_parseInputReport+0x162>
 8001770:	2b04      	cmp	r3, #4
 8001772:	d01c      	beq.n	80017ae <BNO080_parseInputReport+0x12a>
}
 8001774:	e085      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001776:	2b13      	cmp	r3, #19
 8001778:	d05b      	beq.n	8001832 <BNO080_parseInputReport+0x1ae>
 800177a:	2b13      	cmp	r3, #19
 800177c:	dc04      	bgt.n	8001788 <BNO080_parseInputReport+0x104>
 800177e:	2b08      	cmp	r3, #8
 8001780:	d03f      	beq.n	8001802 <BNO080_parseInputReport+0x17e>
 8001782:	2b11      	cmp	r3, #17
 8001784:	d051      	beq.n	800182a <BNO080_parseInputReport+0x1a6>
}
 8001786:	e07c      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
	switch(shtpData[5])
 8001788:	2b1e      	cmp	r3, #30
 800178a:	d057      	beq.n	800183c <BNO080_parseInputReport+0x1b8>
 800178c:	2bf1      	cmp	r3, #241	; 0xf1
 800178e:	d06d      	beq.n	800186c <BNO080_parseInputReport+0x1e8>
}
 8001790:	e077      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			accelAccuracy = status;
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	b29a      	uxth	r2, r3
 8001796:	4b41      	ldr	r3, [pc, #260]	; (800189c <BNO080_parseInputReport+0x218>)
 8001798:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 800179a:	4a41      	ldr	r2, [pc, #260]	; (80018a0 <BNO080_parseInputReport+0x21c>)
 800179c:	89bb      	ldrh	r3, [r7, #12]
 800179e:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 80017a0:	4a40      	ldr	r2, [pc, #256]	; (80018a4 <BNO080_parseInputReport+0x220>)
 80017a2:	897b      	ldrh	r3, [r7, #10]
 80017a4:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 80017a6:	4a40      	ldr	r2, [pc, #256]	; (80018a8 <BNO080_parseInputReport+0x224>)
 80017a8:	893b      	ldrh	r3, [r7, #8]
 80017aa:	8013      	strh	r3, [r2, #0]
			break;
 80017ac:	e069      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			accelLinAccuracy = status;
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	b29a      	uxth	r2, r3
 80017b2:	4b3e      	ldr	r3, [pc, #248]	; (80018ac <BNO080_parseInputReport+0x228>)
 80017b4:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 80017b6:	4a3e      	ldr	r2, [pc, #248]	; (80018b0 <BNO080_parseInputReport+0x22c>)
 80017b8:	89bb      	ldrh	r3, [r7, #12]
 80017ba:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 80017bc:	4a3d      	ldr	r2, [pc, #244]	; (80018b4 <BNO080_parseInputReport+0x230>)
 80017be:	897b      	ldrh	r3, [r7, #10]
 80017c0:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 80017c2:	4a3d      	ldr	r2, [pc, #244]	; (80018b8 <BNO080_parseInputReport+0x234>)
 80017c4:	893b      	ldrh	r3, [r7, #8]
 80017c6:	8013      	strh	r3, [r2, #0]
			break;
 80017c8:	e05b      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			gyroAccuracy = status;
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <BNO080_parseInputReport+0x238>)
 80017d0:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 80017d2:	4a3b      	ldr	r2, [pc, #236]	; (80018c0 <BNO080_parseInputReport+0x23c>)
 80017d4:	89bb      	ldrh	r3, [r7, #12]
 80017d6:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 80017d8:	4a3a      	ldr	r2, [pc, #232]	; (80018c4 <BNO080_parseInputReport+0x240>)
 80017da:	897b      	ldrh	r3, [r7, #10]
 80017dc:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 80017de:	4a3a      	ldr	r2, [pc, #232]	; (80018c8 <BNO080_parseInputReport+0x244>)
 80017e0:	893b      	ldrh	r3, [r7, #8]
 80017e2:	8013      	strh	r3, [r2, #0]
			break;
 80017e4:	e04d      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			magAccuracy = status;
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	4b38      	ldr	r3, [pc, #224]	; (80018cc <BNO080_parseInputReport+0x248>)
 80017ec:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 80017ee:	4a38      	ldr	r2, [pc, #224]	; (80018d0 <BNO080_parseInputReport+0x24c>)
 80017f0:	89bb      	ldrh	r3, [r7, #12]
 80017f2:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 80017f4:	4a37      	ldr	r2, [pc, #220]	; (80018d4 <BNO080_parseInputReport+0x250>)
 80017f6:	897b      	ldrh	r3, [r7, #10]
 80017f8:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 80017fa:	4a37      	ldr	r2, [pc, #220]	; (80018d8 <BNO080_parseInputReport+0x254>)
 80017fc:	893b      	ldrh	r3, [r7, #8]
 80017fe:	8013      	strh	r3, [r2, #0]
			break;
 8001800:	e03f      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			quatAccuracy = status;
 8001802:	7bfb      	ldrb	r3, [r7, #15]
 8001804:	b29a      	uxth	r2, r3
 8001806:	4b35      	ldr	r3, [pc, #212]	; (80018dc <BNO080_parseInputReport+0x258>)
 8001808:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 800180a:	4a35      	ldr	r2, [pc, #212]	; (80018e0 <BNO080_parseInputReport+0x25c>)
 800180c:	89bb      	ldrh	r3, [r7, #12]
 800180e:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8001810:	4a34      	ldr	r2, [pc, #208]	; (80018e4 <BNO080_parseInputReport+0x260>)
 8001812:	897b      	ldrh	r3, [r7, #10]
 8001814:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 8001816:	4a34      	ldr	r2, [pc, #208]	; (80018e8 <BNO080_parseInputReport+0x264>)
 8001818:	893b      	ldrh	r3, [r7, #8]
 800181a:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 800181c:	4a33      	ldr	r2, [pc, #204]	; (80018ec <BNO080_parseInputReport+0x268>)
 800181e:	8afb      	ldrh	r3, [r7, #22]
 8001820:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 8001822:	4a33      	ldr	r2, [pc, #204]	; (80018f0 <BNO080_parseInputReport+0x26c>)
 8001824:	8abb      	ldrh	r3, [r7, #20]
 8001826:	8013      	strh	r3, [r2, #0]
			break;
 8001828:	e02b      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			stepCount = data3; //Bytes 8/9
 800182a:	4a32      	ldr	r2, [pc, #200]	; (80018f4 <BNO080_parseInputReport+0x270>)
 800182c:	893b      	ldrh	r3, [r7, #8]
 800182e:	8013      	strh	r3, [r2, #0]
			break;
 8001830:	e027      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <BNO080_parseInputReport+0x210>)
 8001834:	7a5a      	ldrb	r2, [r3, #9]
 8001836:	4b30      	ldr	r3, [pc, #192]	; (80018f8 <BNO080_parseInputReport+0x274>)
 8001838:	701a      	strb	r2, [r3, #0]
			break;
 800183a:	e022      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 800183c:	4b15      	ldr	r3, [pc, #84]	; (8001894 <BNO080_parseInputReport+0x210>)
 800183e:	7a9a      	ldrb	r2, [r3, #10]
 8001840:	4b2e      	ldr	r3, [pc, #184]	; (80018fc <BNO080_parseInputReport+0x278>)
 8001842:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 8001844:	2300      	movs	r3, #0
 8001846:	74fb      	strb	r3, [r7, #19]
 8001848:	e00c      	b.n	8001864 <BNO080_parseInputReport+0x1e0>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 800184a:	7cfb      	ldrb	r3, [r7, #19]
 800184c:	f103 020b 	add.w	r2, r3, #11
 8001850:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <BNO080_parseInputReport+0x27c>)
 8001852:	6819      	ldr	r1, [r3, #0]
 8001854:	7cfb      	ldrb	r3, [r7, #19]
 8001856:	440b      	add	r3, r1
 8001858:	490e      	ldr	r1, [pc, #56]	; (8001894 <BNO080_parseInputReport+0x210>)
 800185a:	5c8a      	ldrb	r2, [r1, r2]
 800185c:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 800185e:	7cfb      	ldrb	r3, [r7, #19]
 8001860:	3301      	adds	r3, #1
 8001862:	74fb      	strb	r3, [r7, #19]
 8001864:	7cfb      	ldrb	r3, [r7, #19]
 8001866:	2b08      	cmp	r3, #8
 8001868:	d9ef      	bls.n	800184a <BNO080_parseInputReport+0x1c6>
			break;
 800186a:	e00a      	b.n	8001882 <BNO080_parseInputReport+0x1fe>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 800186c:	4b09      	ldr	r3, [pc, #36]	; (8001894 <BNO080_parseInputReport+0x210>)
 800186e:	79db      	ldrb	r3, [r3, #7]
 8001870:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	2b07      	cmp	r3, #7
 8001876:	d103      	bne.n	8001880 <BNO080_parseInputReport+0x1fc>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 8001878:	4b06      	ldr	r3, [pc, #24]	; (8001894 <BNO080_parseInputReport+0x210>)
 800187a:	7a9a      	ldrb	r2, [r3, #10]
 800187c:	4b21      	ldr	r3, [pc, #132]	; (8001904 <BNO080_parseInputReport+0x280>)
 800187e:	701a      	strb	r2, [r3, #0]
			break;
 8001880:	bf00      	nop
}
 8001882:	bf00      	nop
 8001884:	371c      	adds	r7, #28
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	20000234 	.word	0x20000234
 8001894:	20000288 	.word	0x20000288
 8001898:	2000023c 	.word	0x2000023c
 800189c:	20000310 	.word	0x20000310
 80018a0:	20000308 	.word	0x20000308
 80018a4:	20000314 	.word	0x20000314
 80018a8:	20000272 	.word	0x20000272
 80018ac:	2000026e 	.word	0x2000026e
 80018b0:	20000242 	.word	0x20000242
 80018b4:	2000030c 	.word	0x2000030c
 80018b8:	2000027e 	.word	0x2000027e
 80018bc:	20000280 	.word	0x20000280
 80018c0:	20000282 	.word	0x20000282
 80018c4:	2000026a 	.word	0x2000026a
 80018c8:	20000268 	.word	0x20000268
 80018cc:	20000238 	.word	0x20000238
 80018d0:	2000026c 	.word	0x2000026c
 80018d4:	2000030e 	.word	0x2000030e
 80018d8:	20000270 	.word	0x20000270
 80018dc:	20000240 	.word	0x20000240
 80018e0:	20000312 	.word	0x20000312
 80018e4:	2000027c 	.word	0x2000027c
 80018e8:	20000230 	.word	0x20000230
 80018ec:	2000023a 	.word	0x2000023a
 80018f0:	20000274 	.word	0x20000274
 80018f4:	20000316 	.word	0x20000316
 80018f8:	20000284 	.word	0x20000284
 80018fc:	2000030a 	.word	0x2000030a
 8001900:	20000278 	.word	0x20000278
 8001904:	2000030b 	.word	0x2000030b

08001908 <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 800190c:	4b07      	ldr	r3, [pc, #28]	; (800192c <BNO080_getQuatI+0x24>)
 800190e:	881b      	ldrh	r3, [r3, #0]
 8001910:	b21a      	sxth	r2, r3
 8001912:	4b07      	ldr	r3, [pc, #28]	; (8001930 <BNO080_getQuatI+0x28>)
 8001914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	4619      	mov	r1, r3
 800191c:	4610      	mov	r0, r2
 800191e:	f000 f8bb 	bl	8001a98 <BNO080_qToFloat>
 8001922:	eef0 7a40 	vmov.f32	s15, s0
}
 8001926:	eeb0 0a67 	vmov.f32	s0, s15
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20000312 	.word	0x20000312
 8001930:	20000000 	.word	0x20000000

08001934 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <BNO080_getQuatJ+0x24>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	b21a      	sxth	r2, r3
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <BNO080_getQuatJ+0x28>)
 8001940:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	4619      	mov	r1, r3
 8001948:	4610      	mov	r0, r2
 800194a:	f000 f8a5 	bl	8001a98 <BNO080_qToFloat>
 800194e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001952:	eeb0 0a67 	vmov.f32	s0, s15
 8001956:	bd80      	pop	{r7, pc}
 8001958:	2000027c 	.word	0x2000027c
 800195c:	20000000 	.word	0x20000000

08001960 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 8001964:	4b07      	ldr	r3, [pc, #28]	; (8001984 <BNO080_getQuatK+0x24>)
 8001966:	881b      	ldrh	r3, [r3, #0]
 8001968:	b21a      	sxth	r2, r3
 800196a:	4b07      	ldr	r3, [pc, #28]	; (8001988 <BNO080_getQuatK+0x28>)
 800196c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4619      	mov	r1, r3
 8001974:	4610      	mov	r0, r2
 8001976:	f000 f88f 	bl	8001a98 <BNO080_qToFloat>
 800197a:	eef0 7a40 	vmov.f32	s15, s0
}
 800197e:	eeb0 0a67 	vmov.f32	s0, s15
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000230 	.word	0x20000230
 8001988:	20000000 	.word	0x20000000

0800198c <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <BNO080_getQuatReal+0x24>)
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	b21a      	sxth	r2, r3
 8001996:	4b07      	ldr	r3, [pc, #28]	; (80019b4 <BNO080_getQuatReal+0x28>)
 8001998:	f9b3 3000 	ldrsh.w	r3, [r3]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	4619      	mov	r1, r3
 80019a0:	4610      	mov	r0, r2
 80019a2:	f000 f879 	bl	8001a98 <BNO080_qToFloat>
 80019a6:	eef0 7a40 	vmov.f32	s15, s0
}
 80019aa:	eeb0 0a67 	vmov.f32	s0, s15
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	2000023a 	.word	0x2000023a
 80019b4:	20000000 	.word	0x20000000

080019b8 <BNO080_getQuatRadianAccuracy>:

//Return the rotation vector accuracy
float BNO080_getQuatRadianAccuracy()
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
 80019bc:	4b07      	ldr	r3, [pc, #28]	; (80019dc <BNO080_getQuatRadianAccuracy+0x24>)
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <BNO080_getQuatRadianAccuracy+0x28>)
 80019c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	4619      	mov	r1, r3
 80019cc:	4610      	mov	r0, r2
 80019ce:	f000 f863 	bl	8001a98 <BNO080_qToFloat>
 80019d2:	eef0 7a40 	vmov.f32	s15, s0
}
 80019d6:	eeb0 0a67 	vmov.f32	s0, s15
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000274 	.word	0x20000274
 80019e0:	20000000 	.word	0x20000000

080019e4 <BNO080_getQuatAccuracy>:

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 80019e8:	4b03      	ldr	r3, [pc, #12]	; (80019f8 <BNO080_getQuatAccuracy+0x14>)
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	20000240 	.word	0x20000240

080019fc <BNO080_getMagX>:
	return (gyroAccuracy);
}

//Return the magnetometer component
float BNO080_getMagX()
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagX, magnetometer_Q1);
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <BNO080_getMagX+0x24>)
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	b21a      	sxth	r2, r3
 8001a06:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <BNO080_getMagX+0x28>)
 8001a08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4610      	mov	r0, r2
 8001a12:	f000 f841 	bl	8001a98 <BNO080_qToFloat>
 8001a16:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	2000026c 	.word	0x2000026c
 8001a24:	20000002 	.word	0x20000002

08001a28 <BNO080_getMagY>:

//Return the magnetometer component
float BNO080_getMagY()
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagY, magnetometer_Q1);
 8001a2c:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <BNO080_getMagY+0x24>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	b21a      	sxth	r2, r3
 8001a32:	4b07      	ldr	r3, [pc, #28]	; (8001a50 <BNO080_getMagY+0x28>)
 8001a34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	f000 f82b 	bl	8001a98 <BNO080_qToFloat>
 8001a42:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a46:	eeb0 0a67 	vmov.f32	s0, s15
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	2000030e 	.word	0x2000030e
 8001a50:	20000002 	.word	0x20000002

08001a54 <BNO080_getMagZ>:

//Return the magnetometer component
float BNO080_getMagZ()
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagZ, magnetometer_Q1);
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <BNO080_getMagZ+0x24>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	b21a      	sxth	r2, r3
 8001a5e:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <BNO080_getMagZ+0x28>)
 8001a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	4619      	mov	r1, r3
 8001a68:	4610      	mov	r0, r2
 8001a6a:	f000 f815 	bl	8001a98 <BNO080_qToFloat>
 8001a6e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a72:	eeb0 0a67 	vmov.f32	s0, s15
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20000270 	.word	0x20000270
 8001a7c:	20000002 	.word	0x20000002

08001a80 <BNO080_getMagAccuracy>:

//Return the mag component
uint8_t BNO080_getMagAccuracy()
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	return (magAccuracy);
 8001a84:	4b03      	ldr	r3, [pc, #12]	; (8001a94 <BNO080_getMagAccuracy+0x14>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	b2db      	uxtb	r3, r3
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	20000238 	.word	0x20000238

08001a98 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	ed2d 8b02 	vpush	{d8}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	80fb      	strh	r3, [r7, #6]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001aac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ab0:	ee07 3a90 	vmov	s15, r3
 8001ab4:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001ab8:	797b      	ldrb	r3, [r7, #5]
 8001aba:	425b      	negs	r3, r3
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac4:	eef0 0a67 	vmov.f32	s1, s15
 8001ac8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8001acc:	f00c fd84 	bl	800e5d8 <powf>
 8001ad0:	eef0 7a40 	vmov.f32	s15, s0
 8001ad4:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	ecbd 8b02 	vpop	{d8}
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4603      	mov	r3, r0
 8001aee:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8001af0:	88fb      	ldrh	r3, [r7, #6]
 8001af2:	2200      	movs	r2, #0
 8001af4:	4619      	mov	r1, r3
 8001af6:	2005      	movs	r0, #5
 8001af8:	f000 f83a 	bl	8001b70 <BNO080_setFeatureCommand>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <BNO080_enableGameRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	2200      	movs	r2, #0
 8001b12:	4619      	mov	r1, r3
 8001b14:	2008      	movs	r0, #8
 8001b16:	f000 f82b 	bl	8001b70 <BNO080_setFeatureCommand>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <BNO080_enableMagnetometer>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_GYROSCOPE, timeBetweenReports, 0);
}

//Sends the packet to enable the magnetometer
void BNO080_enableMagnetometer(uint16_t timeBetweenReports)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	4603      	mov	r3, r0
 8001b2a:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_MAGNETIC_FIELD, timeBetweenReports, 0);
 8001b2c:	88fb      	ldrh	r3, [r7, #6]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	4619      	mov	r1, r3
 8001b32:	2003      	movs	r0, #3
 8001b34:	f000 f81c 	bl	8001b70 <BNO080_setFeatureCommand>
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <BNO080_calibrateAll>:
	BNO080_sendCalibrateCommand(CALIBRATE_PLANAR_ACCEL);
}

//See 2.2 of the Calibration Procedure document 1000-4044
void BNO080_calibrateAll()
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	BNO080_sendCalibrateCommand(CALIBRATE_ACCEL_GYRO_MAG);
 8001b44:	2004      	movs	r0, #4
 8001b46:	f000 f885 	bl	8001c54 <BNO080_sendCalibrateCommand>
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <BNO080_calibrationComplete>:
}

//See page 51 of reference manual - ME Calibration Response
//Byte 5 is parsed during the readPacket and stored in calibrationStatus
int BNO080_calibrationComplete()
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
	if (calibrationStatus == 0)
 8001b54:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <BNO080_calibrationComplete+0x1c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <BNO080_calibrationComplete+0x10>
		return (1);
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <BNO080_calibrationComplete+0x12>
	return (0);
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	2000030b 	.word	0x2000030b

08001b70 <BNO080_setFeatureCommand>:

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
 8001b7c:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001b7e:	4b24      	ldr	r3, [pc, #144]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001b80:	22fd      	movs	r2, #253	; 0xfd
 8001b82:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001b84:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
 8001b88:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8001b8a:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001b90:	4b1f      	ldr	r3, [pc, #124]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001b96:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001ba2:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	0a1b      	lsrs	r3, r3, #8
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bac:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	0c1b      	lsrs	r3, r3, #16
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bb6:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	0e1b      	lsrs	r3, r3, #24
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bc0:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001bc8:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001bce:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001bd4:	4b0e      	ldr	r3, [pc, #56]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001be0:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	0a1b      	lsrs	r3, r3, #8
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bea:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	0c1b      	lsrs	r3, r3, #16
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bf4:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	0e1b      	lsrs	r3, r3, #24
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <BNO080_setFeatureCommand+0xa0>)
 8001bfe:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001c00:	2111      	movs	r1, #17
 8001c02:	2002      	movs	r0, #2
 8001c04:	f000 f938 	bl	8001e78 <BNO080_sendPacket>
}
 8001c08:	bf00      	nop
 8001c0a:	3710      	adds	r7, #16
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000288 	.word	0x20000288

08001c14 <BNO080_sendCommand>:

//Tell the sensor to do a command
//See 6.3.8 page 41, Command request
//The caller is expected to set P0 through P8 prior to calling
void BNO080_sendCommand(uint8_t command)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
	shtpData[0] = SHTP_REPORT_COMMAND_REQUEST; //Command Request
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <BNO080_sendCommand+0x38>)
 8001c20:	22f2      	movs	r2, #242	; 0xf2
 8001c22:	701a      	strb	r2, [r3, #0]
	shtpData[1] = commandSequenceNumber++;	 //Increments automatically each function call
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <BNO080_sendCommand+0x3c>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	b2d1      	uxtb	r1, r2
 8001c2c:	4a08      	ldr	r2, [pc, #32]	; (8001c50 <BNO080_sendCommand+0x3c>)
 8001c2e:	7011      	strb	r1, [r2, #0]
 8001c30:	4a06      	ldr	r2, [pc, #24]	; (8001c4c <BNO080_sendCommand+0x38>)
 8001c32:	7053      	strb	r3, [r2, #1]
	shtpData[2] = command;					   //Command
 8001c34:	4a05      	ldr	r2, [pc, #20]	; (8001c4c <BNO080_sendCommand+0x38>)
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	7093      	strb	r3, [r2, #2]
	shtpData[9] = 0;
	shtpData[10] = 0;
	shtpData[11] = 0;*/

	//Transmit packet on channel 2, 12 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 12);
 8001c3a:	210c      	movs	r1, #12
 8001c3c:	2002      	movs	r0, #2
 8001c3e:	f000 f91b 	bl	8001e78 <BNO080_sendPacket>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000288 	.word	0x20000288
 8001c50:	2000020a 	.word	0x2000020a

08001c54 <BNO080_sendCalibrateCommand>:

//This tells the BNO080 to begin calibrating
//See page 50 of reference manual and the 1000-4044 calibration doc
void BNO080_sendCalibrateCommand(uint8_t thingToCalibrate)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001c5e:	2303      	movs	r3, #3
 8001c60:	73fb      	strb	r3, [r7, #15]
 8001c62:	e006      	b.n	8001c72 <BNO080_sendCalibrateCommand+0x1e>
		shtpData[x] = 0;
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
 8001c66:	4a1d      	ldr	r2, [pc, #116]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001c68:	2100      	movs	r1, #0
 8001c6a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	73fb      	strb	r3, [r7, #15]
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
 8001c74:	2b0b      	cmp	r3, #11
 8001c76:	d9f5      	bls.n	8001c64 <BNO080_sendCalibrateCommand+0x10>

	if (thingToCalibrate == CALIBRATE_ACCEL)
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d103      	bne.n	8001c86 <BNO080_sendCalibrateCommand+0x32>
		shtpData[3] = 1;
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	70da      	strb	r2, [r3, #3]
 8001c84:	e020      	b.n	8001cc8 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_GYRO)
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d103      	bne.n	8001c94 <BNO080_sendCalibrateCommand+0x40>
		shtpData[4] = 1;
 8001c8c:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	711a      	strb	r2, [r3, #4]
 8001c92:	e019      	b.n	8001cc8 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_MAG)
 8001c94:	79fb      	ldrb	r3, [r7, #7]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d103      	bne.n	8001ca2 <BNO080_sendCalibrateCommand+0x4e>
		shtpData[5] = 1;
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	715a      	strb	r2, [r3, #5]
 8001ca0:	e012      	b.n	8001cc8 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_PLANAR_ACCEL)
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	d103      	bne.n	8001cb0 <BNO080_sendCalibrateCommand+0x5c>
		shtpData[7] = 1;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	71da      	strb	r2, [r3, #7]
 8001cae:	e00b      	b.n	8001cc8 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_ACCEL_GYRO_MAG)
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d108      	bne.n	8001cc8 <BNO080_sendCalibrateCommand+0x74>
	{
		shtpData[3] = 1;
 8001cb6:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	70da      	strb	r2, [r3, #3]
		shtpData[4] = 1;
 8001cbc:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	711a      	strb	r2, [r3, #4]
		shtpData[5] = 1;
 8001cc2:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <BNO080_sendCalibrateCommand+0x88>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	715a      	strb	r2, [r3, #5]
	}
	else if (thingToCalibrate == CALIBRATE_STOP)
		; //Do nothing, bytes are set to zero

	//Make the internal calStatus variable non-zero (operation failed) so that user can test while we wait
	calibrationStatus = 1;
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <BNO080_sendCalibrateCommand+0x8c>)
 8001cca:	2201      	movs	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001cce:	2007      	movs	r0, #7
 8001cd0:	f7ff ffa0 	bl	8001c14 <BNO080_sendCommand>
}
 8001cd4:	bf00      	nop
 8001cd6:	3710      	adds	r7, #16
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000288 	.word	0x20000288
 8001ce0:	2000030b 	.word	0x2000030b

08001ce4 <BNO080_requestCalibrationStatus>:

//Request ME Calibration Status from BNO080
//See page 51 of reference manual
void BNO080_requestCalibrationStatus()
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001cea:	2303      	movs	r3, #3
 8001cec:	71fb      	strb	r3, [r7, #7]
 8001cee:	e006      	b.n	8001cfe <BNO080_requestCalibrationStatus+0x1a>
		shtpData[x] = 0;
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	4a09      	ldr	r2, [pc, #36]	; (8001d18 <BNO080_requestCalibrationStatus+0x34>)
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	71fb      	strb	r3, [r7, #7]
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	2b0b      	cmp	r3, #11
 8001d02:	d9f5      	bls.n	8001cf0 <BNO080_requestCalibrationStatus+0xc>

	shtpData[6] = 0x01; //P3 - 0x01 - Subcommand: Get ME Calibration
 8001d04:	4b04      	ldr	r3, [pc, #16]	; (8001d18 <BNO080_requestCalibrationStatus+0x34>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	719a      	strb	r2, [r3, #6]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001d0a:	2007      	movs	r0, #7
 8001d0c:	f7ff ff82 	bl	8001c14 <BNO080_sendCommand>
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000288 	.word	0x20000288

08001d1c <BNO080_saveCalibration>:

//This tells the BNO080 to save the Dynamic Calibration Data (DCD) to flash
//See page 49 of reference manual and the 1000-4044 calibration doc
void BNO080_saveCalibration()
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d22:	2303      	movs	r3, #3
 8001d24:	71fb      	strb	r3, [r7, #7]
 8001d26:	e006      	b.n	8001d36 <BNO080_saveCalibration+0x1a>
		shtpData[x] = 0;
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <BNO080_saveCalibration+0x30>)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	3301      	adds	r3, #1
 8001d34:	71fb      	strb	r3, [r7, #7]
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	2b0b      	cmp	r3, #11
 8001d3a:	d9f5      	bls.n	8001d28 <BNO080_saveCalibration+0xc>

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_DCD); //Save DCD command
 8001d3c:	2006      	movs	r0, #6
 8001d3e:	f7ff ff69 	bl	8001c14 <BNO080_sendCommand>
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	20000288 	.word	0x20000288

08001d50 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001d56:	2300      	movs	r3, #0
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	e00c      	b.n	8001d76 <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001d5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d60:	480b      	ldr	r0, [pc, #44]	; (8001d90 <BNO080_waitForSPI+0x40>)
 8001d62:	f7ff fa92 	bl	800128a <LL_GPIO_IsInputPinSet>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e00a      	b.n	8001d86 <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	3301      	adds	r3, #1
 8001d74:	607b      	str	r3, [r7, #4]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d7c:	d1ee      	bne.n	8001d5c <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8001d7e:	4805      	ldr	r0, [pc, #20]	; (8001d94 <BNO080_waitForSPI+0x44>)
 8001d80:	f00a fd14 	bl	800c7ac <puts>
	return (0);
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40020800 	.word	0x40020800
 8001d94:	0800f580 	.word	0x0800f580

08001d98 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001d9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001da2:	4831      	ldr	r0, [pc, #196]	; (8001e68 <BNO080_receivePacket+0xd0>)
 8001da4:	f7ff fa71 	bl	800128a <LL_GPIO_IsInputPinSet>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8001dae:	2300      	movs	r3, #0
 8001db0:	e056      	b.n	8001e60 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8001db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001db6:	482d      	ldr	r0, [pc, #180]	; (8001e6c <BNO080_receivePacket+0xd4>)
 8001db8:	f7ff fa8a 	bl	80012d0 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f7ff fbf5 	bl	80015ac <SPI2_SendByte>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff fbf0 	bl	80015ac <SPI2_SendByte>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7ff fbeb 	bl	80015ac <SPI2_SendByte>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001dda:	2000      	movs	r0, #0
 8001ddc:	f7ff fbe6 	bl	80015ac <SPI2_SendByte>
 8001de0:	4603      	mov	r3, r0
 8001de2:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001de4:	4a22      	ldr	r2, [pc, #136]	; (8001e70 <BNO080_receivePacket+0xd8>)
 8001de6:	7b7b      	ldrb	r3, [r7, #13]
 8001de8:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001dea:	4a21      	ldr	r2, [pc, #132]	; (8001e70 <BNO080_receivePacket+0xd8>)
 8001dec:	7b3b      	ldrb	r3, [r7, #12]
 8001dee:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001df0:	4a1f      	ldr	r2, [pc, #124]	; (8001e70 <BNO080_receivePacket+0xd8>)
 8001df2:	7afb      	ldrb	r3, [r7, #11]
 8001df4:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001df6:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <BNO080_receivePacket+0xd8>)
 8001df8:	7abb      	ldrb	r3, [r7, #10]
 8001dfa:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001dfc:	7b3b      	ldrb	r3, [r7, #12]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	b21a      	sxth	r2, r3
 8001e02:	7b7b      	ldrb	r3, [r7, #13]
 8001e04:	b21b      	sxth	r3, r3
 8001e06:	4313      	orrs	r3, r2
 8001e08:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001e0a:	893b      	ldrh	r3, [r7, #8]
 8001e0c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e10:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001e12:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d101      	bne.n	8001e1e <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e020      	b.n	8001e60 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001e1e:	893b      	ldrh	r3, [r7, #8]
 8001e20:	3b04      	subs	r3, #4
 8001e22:	b29b      	uxth	r3, r3
 8001e24:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001e26:	2300      	movs	r3, #0
 8001e28:	81fb      	strh	r3, [r7, #14]
 8001e2a:	e00e      	b.n	8001e4a <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001e2c:	20ff      	movs	r0, #255	; 0xff
 8001e2e:	f7ff fbbd 	bl	80015ac <SPI2_SendByte>
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	2b7f      	cmp	r3, #127	; 0x7f
 8001e3a:	d803      	bhi.n	8001e44 <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001e3c:	89fb      	ldrh	r3, [r7, #14]
 8001e3e:	490d      	ldr	r1, [pc, #52]	; (8001e74 <BNO080_receivePacket+0xdc>)
 8001e40:	79fa      	ldrb	r2, [r7, #7]
 8001e42:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001e44:	89fb      	ldrh	r3, [r7, #14]
 8001e46:	3301      	adds	r3, #1
 8001e48:	81fb      	strh	r3, [r7, #14]
 8001e4a:	89fa      	ldrh	r2, [r7, #14]
 8001e4c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	dbeb      	blt.n	8001e2c <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001e54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e58:	4804      	ldr	r0, [pc, #16]	; (8001e6c <BNO080_receivePacket+0xd4>)
 8001e5a:	f7ff fa2b 	bl	80012b4 <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8001e5e:	2301      	movs	r3, #1
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40020800 	.word	0x40020800
 8001e6c:	40020400 	.word	0x40020400
 8001e70:	20000234 	.word	0x20000234
 8001e74:	20000288 	.word	0x20000288

08001e78 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	460a      	mov	r2, r1
 8001e82:	71fb      	strb	r3, [r7, #7]
 8001e84:	4613      	mov	r3, r2
 8001e86:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001e88:	79bb      	ldrb	r3, [r7, #6]
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8001e8e:	f7ff ff5f 	bl	8001d50 <BNO080_waitForSPI>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d101      	bne.n	8001e9c <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e032      	b.n	8001f02 <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8001e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ea0:	481a      	ldr	r0, [pc, #104]	; (8001f0c <BNO080_sendPacket+0x94>)
 8001ea2:	f7ff fa15 	bl	80012d0 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001ea6:	7bbb      	ldrb	r3, [r7, #14]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fb7f 	bl	80015ac <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001eae:	7bbb      	ldrb	r3, [r7, #14]
 8001eb0:	121b      	asrs	r3, r3, #8
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fb79 	bl	80015ac <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fb75 	bl	80015ac <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <BNO080_sendPacket+0x98>)
 8001ec6:	5cd2      	ldrb	r2, [r2, r3]
 8001ec8:	1c51      	adds	r1, r2, #1
 8001eca:	b2c8      	uxtb	r0, r1
 8001ecc:	4910      	ldr	r1, [pc, #64]	; (8001f10 <BNO080_sendPacket+0x98>)
 8001ece:	54c8      	strb	r0, [r1, r3]
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	f7ff fb6b 	bl	80015ac <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	73fb      	strb	r3, [r7, #15]
 8001eda:	e008      	b.n	8001eee <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
 8001ede:	4a0d      	ldr	r2, [pc, #52]	; (8001f14 <BNO080_sendPacket+0x9c>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff fb62 	bl	80015ac <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	3301      	adds	r3, #1
 8001eec:	73fb      	strb	r3, [r7, #15]
 8001eee:	7bfa      	ldrb	r2, [r7, #15]
 8001ef0:	79bb      	ldrb	r3, [r7, #6]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d3f2      	bcc.n	8001edc <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001ef6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001efa:	4804      	ldr	r0, [pc, #16]	; (8001f0c <BNO080_sendPacket+0x94>)
 8001efc:	f7ff f9da 	bl	80012b4 <LL_GPIO_SetOutputPin>

	return (1);
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40020400 	.word	0x40020400
 8001f10:	20000204 	.word	0x20000204
 8001f14:	20000288 	.word	0x20000288

08001f18 <iBus_Check_CHECKSUM>:

#include "FS_iA6B.h"

FSiA6B_iBus iBus;

unsigned char iBus_Check_CHECKSUM(unsigned char *data, unsigned char len) {
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]

	unsigned short checksum = 0xffff;
 8001f24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f28:	81fb      	strh	r3, [r7, #14]

	for (int i = 0; i < len - 2; i++) {
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	e00a      	b.n	8001f46 <iBus_Check_CHECKSUM+0x2e>
		checksum = checksum - data[i];
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	89fa      	ldrh	r2, [r7, #14]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < len - 2; i++) {
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	3301      	adds	r3, #1
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	78fb      	ldrb	r3, [r7, #3]
 8001f48:	3b02      	subs	r3, #2
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dbef      	blt.n	8001f30 <iBus_Check_CHECKSUM+0x18>
	}

	return ((checksum & 0x00ff) == data[30]) && ((checksum >> 8) == data[31]);
 8001f50:	89fb      	ldrh	r3, [r7, #14]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	321e      	adds	r2, #30
 8001f58:	7812      	ldrb	r2, [r2, #0]
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d10a      	bne.n	8001f74 <iBus_Check_CHECKSUM+0x5c>
 8001f5e:	89fb      	ldrh	r3, [r7, #14]
 8001f60:	0a1b      	lsrs	r3, r3, #8
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	331f      	adds	r3, #31
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d101      	bne.n	8001f74 <iBus_Check_CHECKSUM+0x5c>
 8001f70:	2301      	movs	r3, #1
 8001f72:	e000      	b.n	8001f76 <iBus_Check_CHECKSUM+0x5e>
 8001f74:	2300      	movs	r3, #0
 8001f76:	b2db      	uxtb	r3, r3
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <iBus_Parsing>:

void iBus_Parsing(unsigned char *data, FSiA6B_iBus *iBus) {
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3] << 8) & 0x0fff;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3302      	adds	r3, #2
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	b21a      	sxth	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3303      	adds	r3, #3
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	021b      	lsls	r3, r3, #8
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	b21b      	sxth	r3, r3
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5] << 8) & 0x0fff;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	b21a      	sxth	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3305      	adds	r3, #5
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	021b      	lsls	r3, r3, #8
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	b21b      	sxth	r3, r3
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7] << 8) & 0x0fff;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3306      	adds	r3, #6
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b21a      	sxth	r2, r3
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3307      	adds	r3, #7
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21b      	sxth	r3, r3
 8001fe8:	b29b      	uxth	r3, r3
 8001fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9] << 8) & 0x0fff;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	b21a      	sxth	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3309      	adds	r3, #9
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	021b      	lsls	r3, r3, #8
 8002004:	b21b      	sxth	r3, r3
 8002006:	4313      	orrs	r3, r2
 8002008:	b21b      	sxth	r3, r3
 800200a:	b29b      	uxth	r3, r3
 800200c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002010:	b29a      	uxth	r2, r3
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11] << 8) & 0x0fff;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	330a      	adds	r3, #10
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b21a      	sxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	330b      	adds	r3, #11
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	021b      	lsls	r3, r3, #8
 8002026:	b21b      	sxth	r3, r3
 8002028:	4313      	orrs	r3, r2
 800202a:	b21b      	sxth	r3, r3
 800202c:	b29b      	uxth	r3, r3
 800202e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002032:	b29a      	uxth	r2, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	811a      	strh	r2, [r3, #8]
	iBus->SwC = (data[12] | data[13] << 8) & 0x0fff;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	330c      	adds	r3, #12
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	b21a      	sxth	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	330d      	adds	r3, #13
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	021b      	lsls	r3, r3, #8
 8002048:	b21b      	sxth	r3, r3
 800204a:	4313      	orrs	r3, r2
 800204c:	b21b      	sxth	r3, r3
 800204e:	b29b      	uxth	r3, r3
 8002050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002054:	b29a      	uxth	r2, r3
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	819a      	strh	r2, [r3, #12]

#define _USE_FS_I6
#ifdef _USE_FS_I6
	iBus->FailSafe = (data[13] >> 4);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	330d      	adds	r3, #13
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	091b      	lsrs	r3, r3, #4
 8002062:	b2db      	uxtb	r3, r3
 8002064:	b29a      	uxth	r2, r3
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	829a      	strh	r2, [r3, #20]

#ifdef _USE_FS_I6X
	iBus->SwD = (data[14] | data[15] << 8) & 0x0fff;
	iBus->FailSafe = iBus -> SwD == 1500;
#endif
}
 800206a:	bf00      	nop
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA6B_iBus *iBus) {
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
	//1: Not Failsafe mode, 0: Failsafe mode
	return iBus -> FailSafe != 0;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	8a9b      	ldrh	r3, [r3, #20]
 8002082:	2b00      	cmp	r3, #0
 8002084:	bf14      	ite	ne
 8002086:	2301      	movne	r3, #1
 8002088:	2300      	moveq	r3, #0
 800208a:	b2db      	uxtb	r3, r3
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_SPI_Enable>:
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	601a      	str	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_SPI_SetStandard>:
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f023 0210 	bic.w	r2, r3, #16
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	431a      	orrs	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	605a      	str	r2, [r3, #4]
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <LL_SPI_IsActiveFlag_RXNE>:
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d101      	bne.n	80020f6 <LL_SPI_IsActiveFlag_RXNE+0x18>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_SPI_IsActiveFlag_TXE>:
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b02      	cmp	r3, #2
 8002116:	d101      	bne.n	800211c <LL_SPI_IsActiveFlag_TXE+0x18>
 8002118:	2301      	movs	r3, #1
 800211a:	e000      	b.n	800211e <LL_SPI_IsActiveFlag_TXE+0x1a>
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_SPI_ReceiveData8>:
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	b2db      	uxtb	r3, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <LL_SPI_TransmitData8>:
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	460b      	mov	r3, r1
 800214e:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	330c      	adds	r3, #12
 8002154:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	701a      	strb	r2, [r3, #0]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <LL_GPIO_IsInputPinSet>:
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691a      	ldr	r2, [r3, #16]
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	4013      	ands	r3, r2
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	bf0c      	ite	eq
 8002180:	2301      	moveq	r3, #1
 8002182:	2300      	movne	r3, #0
 8002184:	b2db      	uxtb	r3, r3
}
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <LL_GPIO_SetOutputPin>:
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	619a      	str	r2, [r3, #24]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_GPIO_ResetOutputPin>:
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	041a      	lsls	r2, r3, #16
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	619a      	str	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_AHB1_GRP1_EnableClock>:
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021d4:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021d8:	4907      	ldr	r1, [pc, #28]	; (80021f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4313      	orrs	r3, r2
 80021de:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4013      	ands	r3, r2
 80021e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	40023800 	.word	0x40023800

080021fc <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002204:	4b08      	ldr	r3, [pc, #32]	; (8002228 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002206:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002208:	4907      	ldr	r1, [pc, #28]	; (8002228 <LL_APB2_GRP1_EnableClock+0x2c>)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4313      	orrs	r3, r2
 800220e:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002210:	4b05      	ldr	r3, [pc, #20]	; (8002228 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002212:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	4013      	ands	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800221a:	68fb      	ldr	r3, [r7, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40023800 	.word	0x40023800

0800222c <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b090      	sub	sp, #64	; 0x40
 8002230:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8002232:	f107 0318 	add.w	r3, r7, #24
 8002236:	2228      	movs	r2, #40	; 0x28
 8002238:	2100      	movs	r1, #0
 800223a:	4618      	mov	r0, r3
 800223c:	f009 fdde 	bl	800bdfc <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	463b      	mov	r3, r7
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	605a      	str	r2, [r3, #4]
 8002248:	609a      	str	r2, [r3, #8]
 800224a:	60da      	str	r2, [r3, #12]
 800224c:	611a      	str	r2, [r3, #16]
 800224e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002250:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002254:	f7ff ffd2 	bl	80021fc <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002258:	2001      	movs	r0, #1
 800225a:	f7ff ffb7 	bl	80021cc <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800225e:	2004      	movs	r0, #4
 8002260:	f7ff ffb4 	bl	80021cc <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002264:	23e0      	movs	r3, #224	; 0xe0
 8002266:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002268:	2302      	movs	r3, #2
 800226a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800226c:	2303      	movs	r3, #3
 800226e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8002278:	2305      	movs	r3, #5
 800227a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227c:	463b      	mov	r3, r7
 800227e:	4619      	mov	r1, r3
 8002280:	4825      	ldr	r0, [pc, #148]	; (8002318 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8002282:	f008 fe26 	bl	800aed2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800228a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800228e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002290:	2300      	movs	r3, #0
 8002292:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8002294:	2302      	movs	r3, #2
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002298:	2301      	movs	r3, #1
 800229a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800229c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80022a2:	2310      	movs	r3, #16
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022a6:	2300      	movs	r3, #0
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022aa:	2300      	movs	r3, #0
 80022ac:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80022ae:	230a      	movs	r3, #10
 80022b0:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 80022b2:	f107 0318 	add.w	r3, r7, #24
 80022b6:	4619      	mov	r1, r3
 80022b8:	4818      	ldr	r0, [pc, #96]	; (800231c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80022ba:	f008 ffd8 	bl	800b26e <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80022be:	2100      	movs	r1, #0
 80022c0:	4816      	ldr	r0, [pc, #88]	; (800231c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80022c2:	f7ff fef9 	bl	80020b8 <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80022c6:	2110      	movs	r1, #16
 80022c8:	4815      	ldr	r0, [pc, #84]	; (8002320 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80022ca:	f7ff ff70 	bl	80021ae <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 80022ce:	2310      	movs	r3, #16
 80022d0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80022d2:	2301      	movs	r3, #1
 80022d4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022d6:	2303      	movs	r3, #3
 80022d8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 80022e2:	463b      	mov	r3, r7
 80022e4:	4619      	mov	r1, r3
 80022e6:	480e      	ldr	r0, [pc, #56]	; (8002320 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80022e8:	f008 fdf3 	bl	800aed2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 80022ec:	2320      	movs	r3, #32
 80022ee:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80022f0:	2300      	movs	r3, #0
 80022f2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80022f4:	2301      	movs	r3, #1
 80022f6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 80022f8:	463b      	mov	r3, r7
 80022fa:	4619      	mov	r1, r3
 80022fc:	4808      	ldr	r0, [pc, #32]	; (8002320 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 80022fe:	f008 fde8 	bl	800aed2 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8002302:	4806      	ldr	r0, [pc, #24]	; (800231c <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8002304:	f7ff fec8 	bl	8002098 <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8002308:	2110      	movs	r1, #16
 800230a:	4805      	ldr	r0, [pc, #20]	; (8002320 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 800230c:	f7ff ff41 	bl	8002192 <LL_GPIO_SetOutputPin>
}
 8002310:	bf00      	nop
 8002312:	3740      	adds	r7, #64	; 0x40
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40020000 	.word	0x40020000
 800231c:	40013000 	.word	0x40013000
 8002320:	40020800 	.word	0x40020800

08002324 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 800232e:	bf00      	nop
 8002330:	480c      	ldr	r0, [pc, #48]	; (8002364 <SPI1_SendByte+0x40>)
 8002332:	f7ff fee7 	bl	8002104 <LL_SPI_IsActiveFlag_TXE>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0f9      	beq.n	8002330 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	4619      	mov	r1, r3
 8002340:	4808      	ldr	r0, [pc, #32]	; (8002364 <SPI1_SendByte+0x40>)
 8002342:	f7ff feff 	bl	8002144 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8002346:	bf00      	nop
 8002348:	4806      	ldr	r0, [pc, #24]	; (8002364 <SPI1_SendByte+0x40>)
 800234a:	f7ff fec8 	bl	80020de <LL_SPI_IsActiveFlag_RXNE>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d0f9      	beq.n	8002348 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8002354:	4803      	ldr	r0, [pc, #12]	; (8002364 <SPI1_SendByte+0x40>)
 8002356:	f7ff fee8 	bl	800212a <LL_SPI_ReceiveData8>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40013000 	.word	0x40013000

08002368 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8002372:	2110      	movs	r1, #16
 8002374:	480b      	ldr	r0, [pc, #44]	; (80023a4 <ICM20602_Readbyte+0x3c>)
 8002376:	f7ff ff1a 	bl	80021ae <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002380:	b2db      	uxtb	r3, r3
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ffce 	bl	8002324 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8002388:	2000      	movs	r0, #0
 800238a:	f7ff ffcb 	bl	8002324 <SPI1_SendByte>
 800238e:	4603      	mov	r3, r0
 8002390:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8002392:	2110      	movs	r1, #16
 8002394:	4803      	ldr	r0, [pc, #12]	; (80023a4 <ICM20602_Readbyte+0x3c>)
 8002396:	f7ff fefc 	bl	8002192 <LL_GPIO_SetOutputPin>
	
	return val;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
}
 800239c:	4618      	mov	r0, r3
 800239e:	3710      	adds	r7, #16
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40020800 	.word	0x40020800

080023a8 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	603a      	str	r2, [r7, #0]
 80023b2:	71fb      	strb	r3, [r7, #7]
 80023b4:	460b      	mov	r3, r1
 80023b6:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 80023bc:	2110      	movs	r1, #16
 80023be:	4810      	ldr	r0, [pc, #64]	; (8002400 <ICM20602_Readbytes+0x58>)
 80023c0:	f7ff fef5 	bl	80021ae <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff ffa9 	bl	8002324 <SPI1_SendByte>
	while(i < len)
 80023d2:	e009      	b.n	80023e8 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	1c5a      	adds	r2, r3, #1
 80023d8:	60fa      	str	r2, [r7, #12]
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	18d4      	adds	r4, r2, r3
 80023de:	2000      	movs	r0, #0
 80023e0:	f7ff ffa0 	bl	8002324 <SPI1_SendByte>
 80023e4:	4603      	mov	r3, r0
 80023e6:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80023e8:	79bb      	ldrb	r3, [r7, #6]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d3f1      	bcc.n	80023d4 <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 80023f0:	2110      	movs	r1, #16
 80023f2:	4803      	ldr	r0, [pc, #12]	; (8002400 <ICM20602_Readbytes+0x58>)
 80023f4:	f7ff fecd 	bl	8002192 <LL_GPIO_SetOutputPin>
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd90      	pop	{r4, r7, pc}
 8002400:	40020800 	.word	0x40020800

08002404 <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	4603      	mov	r3, r0
 800240c:	460a      	mov	r2, r1
 800240e:	71fb      	strb	r3, [r7, #7]
 8002410:	4613      	mov	r3, r2
 8002412:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8002414:	2110      	movs	r1, #16
 8002416:	480b      	ldr	r0, [pc, #44]	; (8002444 <ICM20602_Writebyte+0x40>)
 8002418:	f7ff fec9 	bl	80021ae <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002422:	b2db      	uxtb	r3, r3
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff ff7d 	bl	8002324 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 800242a:	79bb      	ldrb	r3, [r7, #6]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff79 	bl	8002324 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8002432:	2110      	movs	r1, #16
 8002434:	4803      	ldr	r0, [pc, #12]	; (8002444 <ICM20602_Writebyte+0x40>)
 8002436:	f7ff feac 	bl	8002192 <LL_GPIO_SetOutputPin>
}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40020800 	.word	0x40020800

08002448 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 800245c:	463b      	mov	r3, r7
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8002464:	f7ff fee2 	bl	800222c <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8002468:	4833      	ldr	r0, [pc, #204]	; (8002538 <ICM20602_Initialization+0xf0>)
 800246a:	f00a f92b 	bl	800c6c4 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 800246e:	2075      	movs	r0, #117	; 0x75
 8002470:	f7ff ff7a 	bl	8002368 <ICM20602_Readbyte>
 8002474:	4603      	mov	r3, r0
 8002476:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8002478:	7bfb      	ldrb	r3, [r7, #15]
 800247a:	2b12      	cmp	r3, #18
 800247c:	d105      	bne.n	800248a <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	4619      	mov	r1, r3
 8002482:	482e      	ldr	r0, [pc, #184]	; (800253c <ICM20602_Initialization+0xf4>)
 8002484:	f00a f91e 	bl	800c6c4 <iprintf>
 8002488:	e012      	b.n	80024b0 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	2b12      	cmp	r3, #18
 800248e:	d00f      	beq.n	80024b0 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8002490:	2075      	movs	r0, #117	; 0x75
 8002492:	f7ff ff69 	bl	8002368 <ICM20602_Readbyte>
 8002496:	4603      	mov	r3, r0
 8002498:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	2b12      	cmp	r3, #18
 800249e:	d007      	beq.n	80024b0 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	2212      	movs	r2, #18
 80024a4:	4619      	mov	r1, r3
 80024a6:	4826      	ldr	r0, [pc, #152]	; (8002540 <ICM20602_Initialization+0xf8>)
 80024a8:	f00a f90c 	bl	800c6c4 <iprintf>
			return 1; //ERROR
 80024ac:	2301      	movs	r3, #1
 80024ae:	e03f      	b.n	8002530 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80024b0:	2180      	movs	r1, #128	; 0x80
 80024b2:	206b      	movs	r0, #107	; 0x6b
 80024b4:	f7ff ffa6 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 80024b8:	2032      	movs	r0, #50	; 0x32
 80024ba:	f004 fe25 	bl	8007108 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80024be:	2101      	movs	r1, #1
 80024c0:	206b      	movs	r0, #107	; 0x6b
 80024c2:	f7ff ff9f 	bl	8002404 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 80024c6:	2032      	movs	r0, #50	; 0x32
 80024c8:	f004 fe1e 	bl	8007108 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 80024cc:	2138      	movs	r1, #56	; 0x38
 80024ce:	206c      	movs	r0, #108	; 0x6c
 80024d0:	f7ff ff98 	bl	8002404 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 80024d4:	2032      	movs	r0, #50	; 0x32
 80024d6:	f004 fe17 	bl	8007108 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 80024da:	2100      	movs	r1, #0
 80024dc:	2019      	movs	r0, #25
 80024de:	f7ff ff91 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 80024e2:	2032      	movs	r0, #50	; 0x32
 80024e4:	f004 fe10 	bl	8007108 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 80024e8:	2105      	movs	r1, #5
 80024ea:	201a      	movs	r0, #26
 80024ec:	f7ff ff8a 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 80024f0:	2032      	movs	r0, #50	; 0x32
 80024f2:	f004 fe09 	bl	8007108 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 80024f6:	2118      	movs	r1, #24
 80024f8:	201b      	movs	r0, #27
 80024fa:	f7ff ff83 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 80024fe:	2032      	movs	r0, #50	; 0x32
 8002500:	f004 fe02 	bl	8007108 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8002504:	2118      	movs	r1, #24
 8002506:	201c      	movs	r0, #28
 8002508:	f7ff ff7c 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 800250c:	2032      	movs	r0, #50	; 0x32
 800250e:	f004 fdfb 	bl	8007108 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8002512:	2103      	movs	r1, #3
 8002514:	201d      	movs	r0, #29
 8002516:	f7ff ff75 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 800251a:	2032      	movs	r0, #50	; 0x32
 800251c:	f004 fdf4 	bl	8007108 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002520:	2101      	movs	r1, #1
 8002522:	2038      	movs	r0, #56	; 0x38
 8002524:	f7ff ff6e 	bl	8002404 <ICM20602_Writebyte>
	HAL_Delay(50);
 8002528:	2032      	movs	r0, #50	; 0x32
 800252a:	f004 fded 	bl	8007108 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	0800f594 	.word	0x0800f594
 800253c:	0800f5ac 	.word	0x0800f5ac
 8002540:	0800f5d0 	.word	0x0800f5d0

08002544 <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 800254c:	f107 0308 	add.w	r3, r7, #8
 8002550:	461a      	mov	r2, r3
 8002552:	2106      	movs	r1, #6
 8002554:	2043      	movs	r0, #67	; 0x43
 8002556:	f7ff ff27 	bl	80023a8 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 800255a:	7a3b      	ldrb	r3, [r7, #8]
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	b21a      	sxth	r2, r3
 8002560:	7a7b      	ldrb	r3, [r7, #9]
 8002562:	b21b      	sxth	r3, r3
 8002564:	4313      	orrs	r3, r2
 8002566:	b21a      	sxth	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 800256c:	7abb      	ldrb	r3, [r7, #10]
 800256e:	021b      	lsls	r3, r3, #8
 8002570:	b219      	sxth	r1, r3
 8002572:	7afb      	ldrb	r3, [r7, #11]
 8002574:	b21a      	sxth	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	3302      	adds	r3, #2
 800257a:	430a      	orrs	r2, r1
 800257c:	b212      	sxth	r2, r2
 800257e:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 8002580:	7b3b      	ldrb	r3, [r7, #12]
 8002582:	021b      	lsls	r3, r3, #8
 8002584:	b219      	sxth	r1, r3
 8002586:	7b7b      	ldrb	r3, [r7, #13]
 8002588:	b21a      	sxth	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	3304      	adds	r3, #4
 800258e:	430a      	orrs	r2, r1
 8002590:	b212      	sxth	r2, r2
 8002592:	801a      	strh	r2, [r3, #0]
}
 8002594:	bf00      	nop
 8002596:	3710      	adds	r7, #16
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 80025a0:	2120      	movs	r1, #32
 80025a2:	4803      	ldr	r0, [pc, #12]	; (80025b0 <ICM20602_DataReady+0x14>)
 80025a4:	f7ff fde0 	bl	8002168 <LL_GPIO_IsInputPinSet>
 80025a8:	4603      	mov	r3, r0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40020800 	.word	0x40020800

080025b4 <LL_SPI_Enable>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	601a      	str	r2, [r3, #0]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <LL_SPI_SetStandard>:
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f023 0210 	bic.w	r2, r3, #16
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	605a      	str	r2, [r3, #4]
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <LL_SPI_IsActiveFlag_RXNE>:
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <LL_SPI_IsActiveFlag_RXNE+0x18>
 800260e:	2301      	movs	r3, #1
 8002610:	e000      	b.n	8002614 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <LL_SPI_IsActiveFlag_TXE>:
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b02      	cmp	r3, #2
 8002632:	d101      	bne.n	8002638 <LL_SPI_IsActiveFlag_TXE+0x18>
 8002634:	2301      	movs	r3, #1
 8002636:	e000      	b.n	800263a <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <LL_SPI_ReceiveData8>:
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	b2db      	uxtb	r3, r3
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_SPI_TransmitData8>:
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	460b      	mov	r3, r1
 800266a:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	330c      	adds	r3, #12
 8002670:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	701a      	strb	r2, [r3, #0]
}
 8002678:	bf00      	nop
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <LL_GPIO_IsInputPinSet>:
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	4013      	ands	r3, r2
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	bf0c      	ite	eq
 800269c:	2301      	moveq	r3, #1
 800269e:	2300      	movne	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <LL_GPIO_SetOutputPin>:
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	619a      	str	r2, [r3, #24]
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <LL_GPIO_ResetOutputPin>:
{
 80026ca:	b480      	push	{r7}
 80026cc:	b083      	sub	sp, #12
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
 80026d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	041a      	lsls	r2, r3, #16
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	619a      	str	r2, [r3, #24]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_AHB1_GRP1_EnableClock>:
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026f0:	4b08      	ldr	r3, [pc, #32]	; (8002714 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026f4:	4907      	ldr	r1, [pc, #28]	; (8002714 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026fc:	4b05      	ldr	r3, [pc, #20]	; (8002714 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4013      	ands	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002706:	68fb      	ldr	r3, [r7, #12]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	40023800 	.word	0x40023800

08002718 <LL_APB1_GRP1_EnableClock>:
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002720:	4b08      	ldr	r3, [pc, #32]	; (8002744 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002722:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002724:	4907      	ldr	r1, [pc, #28]	; (8002744 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4313      	orrs	r3, r2
 800272a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800272c:	4b05      	ldr	r3, [pc, #20]	; (8002744 <LL_APB1_GRP1_EnableClock+0x2c>)
 800272e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4013      	ands	r3, r2
 8002734:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002736:	68fb      	ldr	r3, [r7, #12]
}
 8002738:	bf00      	nop
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	40023800 	.word	0x40023800

08002748 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b090      	sub	sp, #64	; 0x40
 800274c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800274e:	f107 0318 	add.w	r3, r7, #24
 8002752:	2228      	movs	r2, #40	; 0x28
 8002754:	2100      	movs	r1, #0
 8002756:	4618      	mov	r0, r3
 8002758:	f009 fb50 	bl	800bdfc <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	463b      	mov	r3, r7
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	605a      	str	r2, [r3, #4]
 8002764:	609a      	str	r2, [r3, #8]
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	611a      	str	r2, [r3, #16]
 800276a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800276c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002770:	f7ff ffd2 	bl	8002718 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002774:	2002      	movs	r0, #2
 8002776:	f7ff ffb7 	bl	80026e8 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800277a:	2338      	movs	r3, #56	; 0x38
 800277c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800277e:	2302      	movs	r3, #2
 8002780:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002782:	2303      	movs	r3, #3
 8002784:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800278a:	2300      	movs	r3, #0
 800278c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800278e:	2306      	movs	r3, #6
 8002790:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002792:	463b      	mov	r3, r7
 8002794:	4619      	mov	r1, r3
 8002796:	4826      	ldr	r0, [pc, #152]	; (8002830 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002798:	f008 fb9b 	bl	800aed2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800279c:	2300      	movs	r3, #0
 800279e:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80027a0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80027a4:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80027a6:	2300      	movs	r3, #0
 80027a8:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80027aa:	2302      	movs	r3, #2
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80027ae:	2301      	movs	r3, #1
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80027b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80027b8:	2308      	movs	r3, #8
 80027ba:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80027bc:	2300      	movs	r3, #0
 80027be:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80027c4:	230a      	movs	r3, #10
 80027c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 80027c8:	f107 0318 	add.w	r3, r7, #24
 80027cc:	4619      	mov	r1, r3
 80027ce:	4819      	ldr	r0, [pc, #100]	; (8002834 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80027d0:	f008 fd4d 	bl	800b26e <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80027d4:	2100      	movs	r1, #0
 80027d6:	4817      	ldr	r0, [pc, #92]	; (8002834 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80027d8:	f7ff fefc 	bl	80025d4 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 80027dc:	2140      	movs	r1, #64	; 0x40
 80027de:	4814      	ldr	r0, [pc, #80]	; (8002830 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80027e0:	f7ff ff73 	bl	80026ca <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 80027e4:	2340      	movs	r3, #64	; 0x40
 80027e6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80027e8:	2301      	movs	r3, #1
 80027ea:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80027ec:	2303      	movs	r3, #3
 80027ee:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027f4:	2300      	movs	r3, #0
 80027f6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 80027f8:	463b      	mov	r3, r7
 80027fa:	4619      	mov	r1, r3
 80027fc:	480c      	ldr	r0, [pc, #48]	; (8002830 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80027fe:	f008 fb68 	bl	800aed2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 8002802:	2380      	movs	r3, #128	; 0x80
 8002804:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002806:	2300      	movs	r3, #0
 8002808:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800280a:	2301      	movs	r3, #1
 800280c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 800280e:	463b      	mov	r3, r7
 8002810:	4619      	mov	r1, r3
 8002812:	4807      	ldr	r0, [pc, #28]	; (8002830 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002814:	f008 fb5d 	bl	800aed2 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8002818:	4806      	ldr	r0, [pc, #24]	; (8002834 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 800281a:	f7ff fecb 	bl	80025b4 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 800281e:	2140      	movs	r1, #64	; 0x40
 8002820:	4803      	ldr	r0, [pc, #12]	; (8002830 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002822:	f7ff ff44 	bl	80026ae <LL_GPIO_SetOutputPin>
}
 8002826:	bf00      	nop
 8002828:	3740      	adds	r7, #64	; 0x40
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40020400 	.word	0x40020400
 8002834:	40003c00 	.word	0x40003c00

08002838 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8002842:	bf00      	nop
 8002844:	480c      	ldr	r0, [pc, #48]	; (8002878 <SPI3_SendByte+0x40>)
 8002846:	f7ff feeb 	bl	8002620 <LL_SPI_IsActiveFlag_TXE>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f9      	beq.n	8002844 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	4619      	mov	r1, r3
 8002854:	4808      	ldr	r0, [pc, #32]	; (8002878 <SPI3_SendByte+0x40>)
 8002856:	f7ff ff03 	bl	8002660 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 800285a:	bf00      	nop
 800285c:	4806      	ldr	r0, [pc, #24]	; (8002878 <SPI3_SendByte+0x40>)
 800285e:	f7ff fecc 	bl	80025fa <LL_SPI_IsActiveFlag_RXNE>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d0f9      	beq.n	800285c <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8002868:	4803      	ldr	r0, [pc, #12]	; (8002878 <SPI3_SendByte+0x40>)
 800286a:	f7ff feec 	bl	8002646 <LL_SPI_ReceiveData8>
 800286e:	4603      	mov	r3, r0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40003c00 	.word	0x40003c00

0800287c <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8002886:	2140      	movs	r1, #64	; 0x40
 8002888:	480b      	ldr	r0, [pc, #44]	; (80028b8 <LPS22HH_Readbyte+0x3c>)
 800288a:	f7ff ff1e 	bl	80026ca <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002894:	b2db      	uxtb	r3, r3
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff ffce 	bl	8002838 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 800289c:	2000      	movs	r0, #0
 800289e:	f7ff ffcb 	bl	8002838 <SPI3_SendByte>
 80028a2:	4603      	mov	r3, r0
 80028a4:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 80028a6:	2140      	movs	r1, #64	; 0x40
 80028a8:	4803      	ldr	r0, [pc, #12]	; (80028b8 <LPS22HH_Readbyte+0x3c>)
 80028aa:	f7ff ff00 	bl	80026ae <LL_GPIO_SetOutputPin>
	
	return val;
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40020400 	.word	0x40020400

080028bc <LPS22HH_Readbytes>:

void LPS22HH_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80028bc:	b590      	push	{r4, r7, lr}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	4603      	mov	r3, r0
 80028c4:	603a      	str	r2, [r7, #0]
 80028c6:	71fb      	strb	r3, [r7, #7]
 80028c8:	460b      	mov	r3, r1
 80028ca:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(LPS22HH);
 80028d0:	2140      	movs	r1, #64	; 0x40
 80028d2:	4810      	ldr	r0, [pc, #64]	; (8002914 <LPS22HH_Readbytes+0x58>)
 80028d4:	f7ff fef9 	bl	80026ca <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ffa9 	bl	8002838 <SPI3_SendByte>
	while(i < len)
 80028e6:	e009      	b.n	80028fc <LPS22HH_Readbytes+0x40>
	{
		data[i++] = SPI3_SendByte(0x00); //Send DUMMY
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	60fa      	str	r2, [r7, #12]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	18d4      	adds	r4, r2, r3
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7ff ffa0 	bl	8002838 <SPI3_SendByte>
 80028f8:	4603      	mov	r3, r0
 80028fa:	7023      	strb	r3, [r4, #0]
	while(i < len)
 80028fc:	79bb      	ldrb	r3, [r7, #6]
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	429a      	cmp	r2, r3
 8002902:	d3f1      	bcc.n	80028e8 <LPS22HH_Readbytes+0x2c>
	}
	CHIP_DESELECT(LPS22HH);
 8002904:	2140      	movs	r1, #64	; 0x40
 8002906:	4803      	ldr	r0, [pc, #12]	; (8002914 <LPS22HH_Readbytes+0x58>)
 8002908:	f7ff fed1 	bl	80026ae <LL_GPIO_SetOutputPin>
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	bd90      	pop	{r4, r7, pc}
 8002914:	40020400 	.word	0x40020400

08002918 <LPS22HH_Writebyte>:

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	460a      	mov	r2, r1
 8002922:	71fb      	strb	r3, [r7, #7]
 8002924:	4613      	mov	r3, r2
 8002926:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8002928:	2140      	movs	r1, #64	; 0x40
 800292a:	480b      	ldr	r0, [pc, #44]	; (8002958 <LPS22HH_Writebyte+0x40>)
 800292c:	f7ff fecd 	bl	80026ca <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002936:	b2db      	uxtb	r3, r3
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff ff7d 	bl	8002838 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 800293e:	79bb      	ldrb	r3, [r7, #6]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff ff79 	bl	8002838 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002946:	2140      	movs	r1, #64	; 0x40
 8002948:	4803      	ldr	r0, [pc, #12]	; (8002958 <LPS22HH_Writebyte+0x40>)
 800294a:	f7ff feb0 	bl	80026ae <LL_GPIO_SetOutputPin>
}
 800294e:	bf00      	nop
 8002950:	3708      	adds	r7, #8
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	40020400 	.word	0x40020400

0800295c <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 8002962:	2300      	movs	r3, #0
 8002964:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 8002966:	f7ff feef 	bl	8002748 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 800296a:	4841      	ldr	r0, [pc, #260]	; (8002a70 <LPS22HH_Initialization+0x114>)
 800296c:	f009 feaa 	bl	800c6c4 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8002970:	200f      	movs	r0, #15
 8002972:	f7ff ff83 	bl	800287c <LPS22HH_Readbyte>
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	2bb3      	cmp	r3, #179	; 0xb3
 800297e:	d105      	bne.n	800298c <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	4619      	mov	r1, r3
 8002984:	483b      	ldr	r0, [pc, #236]	; (8002a74 <LPS22HH_Initialization+0x118>)
 8002986:	f009 fe9d 	bl	800c6c4 <iprintf>
 800298a:	e012      	b.n	80029b2 <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	2bb3      	cmp	r3, #179	; 0xb3
 8002990:	d00f      	beq.n	80029b2 <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8002992:	200f      	movs	r0, #15
 8002994:	f7ff ff72 	bl	800287c <LPS22HH_Readbyte>
 8002998:	4603      	mov	r3, r0
 800299a:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	2bb3      	cmp	r3, #179	; 0xb3
 80029a0:	d007      	beq.n	80029b2 <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	22b3      	movs	r2, #179	; 0xb3
 80029a6:	4619      	mov	r1, r3
 80029a8:	4833      	ldr	r0, [pc, #204]	; (8002a78 <LPS22HH_Initialization+0x11c>)
 80029aa:	f009 fe8b 	bl	800c6c4 <iprintf>
			return 1; //ERROR
 80029ae:	2301      	movs	r3, #1
 80029b0:	e059      	b.n	8002a66 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 80029b2:	2104      	movs	r1, #4
 80029b4:	2011      	movs	r0, #17
 80029b6:	f7ff ffaf 	bl	8002918 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 80029ba:	2011      	movs	r0, #17
 80029bc:	f7ff ff5e 	bl	800287c <LPS22HH_Readbyte>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f003 0304 	and.w	r3, r3, #4
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f7      	bne.n	80029ba <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80029ca:	2010      	movs	r0, #16
 80029cc:	f7ff ff56 	bl	800287c <LPS22HH_Readbyte>
 80029d0:	4603      	mov	r3, r0
 80029d2:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 80029d4:	79bb      	ldrb	r3, [r7, #6]
 80029d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029da:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 80029dc:	79bb      	ldrb	r3, [r7, #6]
 80029de:	4619      	mov	r1, r3
 80029e0:	2010      	movs	r0, #16
 80029e2:	f7ff ff99 	bl	8002918 <LPS22HH_Writebyte>
	temp_reg = 0;
 80029e6:	2300      	movs	r3, #0
 80029e8:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80029ea:	2010      	movs	r0, #16
 80029ec:	f7ff ff46 	bl	800287c <LPS22HH_Readbyte>
 80029f0:	4603      	mov	r3, r0
 80029f2:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80029f4:	2010      	movs	r0, #16
 80029f6:	f7ff ff41 	bl	800287c <LPS22HH_Readbyte>
 80029fa:	4603      	mov	r3, r0
 80029fc:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 80029fe:	79bb      	ldrb	r3, [r7, #6]
 8002a00:	f043 030c 	orr.w	r3, r3, #12
 8002a04:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	2010      	movs	r0, #16
 8002a0c:	f7ff ff84 	bl	8002918 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002a10:	2010      	movs	r0, #16
 8002a12:	f7ff ff33 	bl	800287c <LPS22HH_Readbyte>
 8002a16:	4603      	mov	r3, r0
 8002a18:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002a1a:	79bb      	ldrb	r3, [r7, #6]
 8002a1c:	f043 0302 	orr.w	r3, r3, #2
 8002a20:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002a22:	79bb      	ldrb	r3, [r7, #6]
 8002a24:	4619      	mov	r1, r3
 8002a26:	2010      	movs	r0, #16
 8002a28:	f7ff ff76 	bl	8002918 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8002a2c:	2011      	movs	r0, #17
 8002a2e:	f7ff ff25 	bl	800287c <LPS22HH_Readbyte>
 8002a32:	4603      	mov	r3, r0
 8002a34:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002a36:	79bb      	ldrb	r3, [r7, #6]
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8002a3e:	79bb      	ldrb	r3, [r7, #6]
 8002a40:	4619      	mov	r1, r3
 8002a42:	2011      	movs	r0, #17
 8002a44:	f7ff ff68 	bl	8002918 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8002a48:	2012      	movs	r0, #18
 8002a4a:	f7ff ff17 	bl	800287c <LPS22HH_Readbyte>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8002a52:	79bb      	ldrb	r3, [r7, #6]
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8002a5a:	79bb      	ldrb	r3, [r7, #6]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	2012      	movs	r0, #18
 8002a60:	f7ff ff5a 	bl	8002918 <LPS22HH_Writebyte>
	
	return 0; //OK
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	0800f5fc 	.word	0x0800f5fc
 8002a74:	0800f610 	.word	0x0800f610
 8002a78:	0800f634 	.word	0x0800f634

08002a7c <LPS22HH_DataReady>:


int LPS22HH_DataReady(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(LPS22HH_INT_PORT, LPS22HH_INT_PIN);
 8002a80:	2180      	movs	r1, #128	; 0x80
 8002a82:	4803      	ldr	r0, [pc, #12]	; (8002a90 <LPS22HH_DataReady+0x14>)
 8002a84:	f7ff fdfe 	bl	8002684 <LL_GPIO_IsInputPinSet>
 8002a88:	4603      	mov	r3, r0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40020400 	.word	0x40020400

08002a94 <LPS22HH_GetPressure>:

void LPS22HH_GetPressure(int32_t* pressure)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(PRESSURE_OUT_XL, 3, (unsigned char*)pressure);
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	2103      	movs	r1, #3
 8002aa0:	2028      	movs	r0, #40	; 0x28
 8002aa2:	f7ff ff0b 	bl	80028bc <LPS22HH_Readbytes>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <LPS22HH_GetTemperature>:

void LPS22HH_GetTemperature(int16_t* temperature)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(TEMP_OUT_L, 2, (unsigned char*)temperature);
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	2102      	movs	r1, #2
 8002aba:	202b      	movs	r0, #43	; 0x2b
 8002abc:	f7ff fefe 	bl	80028bc <LPS22HH_Readbytes>
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <getAltitude2>:
{
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * 44307.69396f; //145366.45f * 0.3048f = 44307.69396f;
}

float getAltitude2(float pressure, float temperature) //Get Altitude with temperature correction.
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ad2:	edc7 0a00 	vstr	s1, [r7]
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * (temperature + 273.15f) / 0.0065f;
 8002ad6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ada:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002b20 <getAltitude2+0x58>
 8002ade:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002ae2:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002b24 <getAltitude2+0x5c>
 8002ae6:	eeb0 0a66 	vmov.f32	s0, s13
 8002aea:	f00b fd75 	bl	800e5d8 <powf>
 8002aee:	eeb0 7a40 	vmov.f32	s14, s0
 8002af2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8002af6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002afa:	edd7 7a00 	vldr	s15, [r7]
 8002afe:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002b28 <getAltitude2+0x60>
 8002b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b0a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002b2c <getAltitude2+0x64>
 8002b0e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b12:	eef0 7a66 	vmov.f32	s15, s13
}
 8002b16:	eeb0 0a67 	vmov.f32	s0, s15
 8002b1a:	3708      	adds	r7, #8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	447d5000 	.word	0x447d5000
 8002b24:	3e42c9b7 	.word	0x3e42c9b7
 8002b28:	43889333 	.word	0x43889333
 8002b2c:	3bd4fdf4 	.word	0x3bd4fdf4

08002b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b34:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <__NVIC_GetPriorityGrouping+0x18>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	0a1b      	lsrs	r3, r3, #8
 8002b3a:	f003 0307 	and.w	r3, r3, #7
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	e000ed00 	.word	0xe000ed00

08002b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	db0b      	blt.n	8002b76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	f003 021f 	and.w	r2, r3, #31
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <__NVIC_EnableIRQ+0x38>)
 8002b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2001      	movs	r0, #1
 8002b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000e100 	.word	0xe000e100

08002b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	6039      	str	r1, [r7, #0]
 8002b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	db0a      	blt.n	8002bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	490c      	ldr	r1, [pc, #48]	; (8002bd4 <__NVIC_SetPriority+0x4c>)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	0112      	lsls	r2, r2, #4
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	440b      	add	r3, r1
 8002bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb0:	e00a      	b.n	8002bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4908      	ldr	r1, [pc, #32]	; (8002bd8 <__NVIC_SetPriority+0x50>)
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	3b04      	subs	r3, #4
 8002bc0:	0112      	lsls	r2, r2, #4
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	761a      	strb	r2, [r3, #24]
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	e000e100 	.word	0xe000e100
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b089      	sub	sp, #36	; 0x24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f1c3 0307 	rsb	r3, r3, #7
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	bf28      	it	cs
 8002bfa:	2304      	movcs	r3, #4
 8002bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3304      	adds	r3, #4
 8002c02:	2b06      	cmp	r3, #6
 8002c04:	d902      	bls.n	8002c0c <NVIC_EncodePriority+0x30>
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3b03      	subs	r3, #3
 8002c0a:	e000      	b.n	8002c0e <NVIC_EncodePriority+0x32>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	401a      	ands	r2, r3
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2e:	43d9      	mvns	r1, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c34:	4313      	orrs	r3, r2
         );
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3724      	adds	r7, #36	; 0x24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	60da      	str	r2, [r3, #12]
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr

08002c62 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	615a      	str	r2, [r3, #20]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr

08002c8e <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c9e:	2b80      	cmp	r3, #128	; 0x80
 8002ca0:	bf0c      	ite	eq
 8002ca2:	2301      	moveq	r3, #1
 8002ca4:	2300      	movne	r3, #0
 8002ca6:	b2db      	uxtb	r3, r3
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002cc0:	78fa      	ldrb	r2, [r7, #3]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	605a      	str	r2, [r3, #4]
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <LL_AHB1_GRP1_EnableClock>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002cdc:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002cde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ce0:	4907      	ldr	r1, [pc, #28]	; (8002d00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002ce8:	4b05      	ldr	r3, [pc, #20]	; (8002d00 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
}
 8002cf4:	bf00      	nop
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	40023800 	.word	0x40023800

08002d04 <LL_APB1_GRP1_EnableClock>:
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002d0c:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d10:	4907      	ldr	r1, [pc, #28]	; (8002d30 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002d18:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d22:	68fb      	ldr	r3, [r7, #12]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	40023800 	.word	0x40023800

08002d34 <M8N_TransmitData>:
		0xB5, 0x62, 0x06, 0x09, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x00,
		0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
		0xBF
};

void M8N_TransmitData(unsigned char *data, unsigned char len) {
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < len; i++) {
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	e011      	b.n	8002d6a <M8N_TransmitData+0x36>
		while(!LL_USART_IsActiveFlag_TXE(UART4));
 8002d46:	bf00      	nop
 8002d48:	480c      	ldr	r0, [pc, #48]	; (8002d7c <M8N_TransmitData+0x48>)
 8002d4a:	f7ff ffa0 	bl	8002c8e <LL_USART_IsActiveFlag_TXE>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0f9      	beq.n	8002d48 <M8N_TransmitData+0x14>
		LL_USART_TransmitData8(UART4, *(data + i));
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	4413      	add	r3, r2
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4807      	ldr	r0, [pc, #28]	; (8002d7c <M8N_TransmitData+0x48>)
 8002d60:	f7ff ffa8 	bl	8002cb4 <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	3301      	adds	r3, #1
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	78fb      	ldrb	r3, [r7, #3]
 8002d6c:	68fa      	ldr	r2, [r7, #12]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	dbe9      	blt.n	8002d46 <M8N_TransmitData+0x12>
	}
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40004c00 	.word	0x40004c00

08002d80 <M8N_UART4_Initialization>:

void M8N_UART4_Initialization(void) {
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08e      	sub	sp, #56	; 0x38
 8002d84:	af00      	add	r7, sp, #0
	  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002d86:	f107 031c 	add.w	r3, r7, #28
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]
 8002d92:	60da      	str	r2, [r3, #12]
 8002d94:	611a      	str	r2, [r3, #16]
 8002d96:	615a      	str	r2, [r3, #20]
 8002d98:	619a      	str	r2, [r3, #24]

	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9a:	1d3b      	adds	r3, r7, #4
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	60da      	str	r2, [r3, #12]
 8002da6:	611a      	str	r2, [r3, #16]
 8002da8:	615a      	str	r2, [r3, #20]

	  /* Peripheral clock enable */
	  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8002daa:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002dae:	f7ff ffa9 	bl	8002d04 <LL_APB1_GRP1_EnableClock>

	  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002db2:	2004      	movs	r0, #4
 8002db4:	f7ff ff8e 	bl	8002cd4 <LL_AHB1_GRP1_EnableClock>
	  /**UART4 GPIO Configuration
	  PC10   ------> UART4_TX
	  PC11   ------> UART4_RX
	  */
	  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8002db8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002dbc:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002dce:	2308      	movs	r3, #8
 8002dd0:	61bb      	str	r3, [r7, #24]
	  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dd2:	1d3b      	adds	r3, r7, #4
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	4819      	ldr	r0, [pc, #100]	; (8002e3c <M8N_UART4_Initialization+0xbc>)
 8002dd8:	f008 f87b 	bl	800aed2 <LL_GPIO_Init>

	  /* UART4 interrupt Init */
	  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002ddc:	f7ff fea8 	bl	8002b30 <__NVIC_GetPriorityGrouping>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2200      	movs	r2, #0
 8002de4:	2100      	movs	r1, #0
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fef8 	bl	8002bdc <NVIC_EncodePriority>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4619      	mov	r1, r3
 8002df0:	2034      	movs	r0, #52	; 0x34
 8002df2:	f7ff fec9 	bl	8002b88 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(UART4_IRQn);
 8002df6:	2034      	movs	r0, #52	; 0x34
 8002df8:	f7ff fea8 	bl	8002b4c <__NVIC_EnableIRQ>

	  USART_InitStruct.BaudRate = 9600;
 8002dfc:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002e00:	61fb      	str	r3, [r7, #28]
	  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002e02:	2300      	movs	r3, #0
 8002e04:	623b      	str	r3, [r7, #32]
	  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
	  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	62bb      	str	r3, [r7, #40]	; 0x28
	  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002e0e:	230c      	movs	r3, #12
 8002e10:	62fb      	str	r3, [r7, #44]	; 0x2c
	  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	633b      	str	r3, [r7, #48]	; 0x30
	  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002e16:	2300      	movs	r3, #0
 8002e18:	637b      	str	r3, [r7, #52]	; 0x34
	  LL_USART_Init(UART4, &USART_InitStruct);
 8002e1a:	f107 031c 	add.w	r3, r7, #28
 8002e1e:	4619      	mov	r1, r3
 8002e20:	4807      	ldr	r0, [pc, #28]	; (8002e40 <M8N_UART4_Initialization+0xc0>)
 8002e22:	f008 ff41 	bl	800bca8 <LL_USART_Init>
	  LL_USART_ConfigAsyncMode(UART4);
 8002e26:	4806      	ldr	r0, [pc, #24]	; (8002e40 <M8N_UART4_Initialization+0xc0>)
 8002e28:	f7ff ff1b 	bl	8002c62 <LL_USART_ConfigAsyncMode>
	  LL_USART_Enable(UART4);
 8002e2c:	4804      	ldr	r0, [pc, #16]	; (8002e40 <M8N_UART4_Initialization+0xc0>)
 8002e2e:	f7ff ff08 	bl	8002c42 <LL_USART_Enable>
}
 8002e32:	bf00      	nop
 8002e34:	3738      	adds	r7, #56	; 0x38
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40004c00 	.word	0x40004c00

08002e44 <M8N_Initialization>:

void M8N_Initialization(void) {
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
	M8N_UART4_Initialization();
 8002e48:	f7ff ff9a 	bl	8002d80 <M8N_UART4_Initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 8002e4c:	211c      	movs	r1, #28
 8002e4e:	480d      	ldr	r0, [pc, #52]	; (8002e84 <M8N_Initialization+0x40>)
 8002e50:	f7ff ff70 	bl	8002d34 <M8N_TransmitData>
	HAL_Delay(100);
 8002e54:	2064      	movs	r0, #100	; 0x64
 8002e56:	f004 f957 	bl	8007108 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 8002e5a:	2110      	movs	r1, #16
 8002e5c:	480a      	ldr	r0, [pc, #40]	; (8002e88 <M8N_Initialization+0x44>)
 8002e5e:	f7ff ff69 	bl	8002d34 <M8N_TransmitData>
	HAL_Delay(100);
 8002e62:	2064      	movs	r0, #100	; 0x64
 8002e64:	f004 f950 	bl	8007108 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8002e68:	210e      	movs	r1, #14
 8002e6a:	4808      	ldr	r0, [pc, #32]	; (8002e8c <M8N_Initialization+0x48>)
 8002e6c:	f7ff ff62 	bl	8002d34 <M8N_TransmitData>
	HAL_Delay(100);
 8002e70:	2064      	movs	r0, #100	; 0x64
 8002e72:	f004 f949 	bl	8007108 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 8002e76:	2115      	movs	r1, #21
 8002e78:	4805      	ldr	r0, [pc, #20]	; (8002e90 <M8N_Initialization+0x4c>)
 8002e7a:	f7ff ff5b 	bl	8002d34 <M8N_TransmitData>
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	0800f8a0 	.word	0x0800f8a0
 8002e88:	0800f8bc 	.word	0x0800f8bc
 8002e8c:	0800f8cc 	.word	0x0800f8cc
 8002e90:	0800f8dc 	.word	0x0800f8dc

08002e94 <M8N_UBX_CHKSUM_Check>:

unsigned char M8N_UBX_CHKSUM_Check(unsigned char *data, unsigned char len) {
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	70fb      	strb	r3, [r7, #3]
	unsigned char CK_A = 0, CK_B = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	73fb      	strb	r3, [r7, #15]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	73bb      	strb	r3, [r7, #14]

	for (int i = 2; i < len - 2; i++) {
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	e00d      	b.n	8002eca <M8N_UBX_CHKSUM_Check+0x36>
		//exclude SYNC CHAR and CHECKSUM bytes
		CK_A = CK_A + data[i];
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	781a      	ldrb	r2, [r3, #0]
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	4413      	add	r3, r2
 8002eba:	73fb      	strb	r3, [r7, #15]
		CK_B = CK_B + CK_A;
 8002ebc:	7bba      	ldrb	r2, [r7, #14]
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	73bb      	strb	r3, [r7, #14]
	for (int i = 2; i < len - 2; i++) {
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	3b02      	subs	r3, #2
 8002ece:	68ba      	ldr	r2, [r7, #8]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	dbec      	blt.n	8002eae <M8N_UBX_CHKSUM_Check+0x1a>
	}

	return (CK_A == data[len - 2]) && (CK_B == data[len - 1]);
 8002ed4:	78fb      	ldrb	r3, [r7, #3]
 8002ed6:	3b02      	subs	r3, #2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	4413      	add	r3, r2
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	7bfa      	ldrb	r2, [r7, #15]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d109      	bne.n	8002ef8 <M8N_UBX_CHKSUM_Check+0x64>
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	4413      	add	r3, r2
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	7bba      	ldrb	r2, [r7, #14]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d101      	bne.n	8002ef8 <M8N_UBX_CHKSUM_Check+0x64>
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e000      	b.n	8002efa <M8N_UBX_CHKSUM_Check+0x66>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3714      	adds	r7, #20
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <M8N_UBX_NAV_POSLLH_Parsing>:


void M8N_UBX_NAV_POSLLH_Parsing(unsigned char *data, M8N_UBX_NAV_POSLLH *posllh) {
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
	posllh -> CLASS = data[2];
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	789a      	ldrb	r2, [r3, #2]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	701a      	strb	r2, [r3, #0]
	posllh -> ID = data[3];
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	78da      	ldrb	r2, [r3, #3]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	705a      	strb	r2, [r3, #1]
	posllh -> length = data[4] | data[5] << 8;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3304      	adds	r3, #4
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	b21a      	sxth	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3305      	adds	r3, #5
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	021b      	lsls	r3, r3, #8
 8002f32:	b21b      	sxth	r3, r3
 8002f34:	4313      	orrs	r3, r2
 8002f36:	b21b      	sxth	r3, r3
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	805a      	strh	r2, [r3, #2]

	posllh -> iTOW = data[6] | data[7] << 8 | data[8] << 16 | data[9] << 24;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3306      	adds	r3, #6
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	3307      	adds	r3, #7
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	021b      	lsls	r3, r3, #8
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	3308      	adds	r3, #8
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	041b      	lsls	r3, r3, #16
 8002f58:	431a      	orrs	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3309      	adds	r3, #9
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	061b      	lsls	r3, r3, #24
 8002f62:	4313      	orrs	r3, r2
 8002f64:	461a      	mov	r2, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	605a      	str	r2, [r3, #4]
	posllh -> lon = data[10] | data[11] << 8 | data[12] << 16 | data[13] << 24;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	330a      	adds	r3, #10
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	461a      	mov	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	330b      	adds	r3, #11
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	330c      	adds	r3, #12
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	041b      	lsls	r3, r3, #16
 8002f84:	431a      	orrs	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	330d      	adds	r3, #13
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	061b      	lsls	r3, r3, #24
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	609a      	str	r2, [r3, #8]
	posllh -> lat = data[14] | data[15] << 8 | data[16] << 16 | data[17] << 24;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	330e      	adds	r3, #14
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	330f      	adds	r3, #15
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	431a      	orrs	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3310      	adds	r3, #16
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	041b      	lsls	r3, r3, #16
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3311      	adds	r3, #17
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	061b      	lsls	r3, r3, #24
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	60da      	str	r2, [r3, #12]
	posllh -> height = data[18] | data[19] << 8 | data[20] << 16 | data[21] << 24;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3312      	adds	r3, #18
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	3313      	adds	r3, #19
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	021b      	lsls	r3, r3, #8
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3314      	adds	r3, #20
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	041b      	lsls	r3, r3, #16
 8002fd8:	431a      	orrs	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	3315      	adds	r3, #21
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	061b      	lsls	r3, r3, #24
 8002fe2:	431a      	orrs	r2, r3
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	611a      	str	r2, [r3, #16]
	posllh -> hMSL = data[22] | data[23] << 8 | data[24] << 16 | data[25] << 24;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3316      	adds	r3, #22
 8002fec:	781b      	ldrb	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3317      	adds	r3, #23
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	021b      	lsls	r3, r3, #8
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	3318      	adds	r3, #24
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	041b      	lsls	r3, r3, #16
 8003002:	431a      	orrs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3319      	adds	r3, #25
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	061b      	lsls	r3, r3, #24
 800300c:	431a      	orrs	r2, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	615a      	str	r2, [r3, #20]
	posllh -> hAcc = data[26] | data[27] << 8 | data[28] << 16 | data[29] << 24;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	331a      	adds	r3, #26
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	461a      	mov	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	331b      	adds	r3, #27
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	021b      	lsls	r3, r3, #8
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	331c      	adds	r3, #28
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	041b      	lsls	r3, r3, #16
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	331d      	adds	r3, #29
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	061b      	lsls	r3, r3, #24
 8003036:	4313      	orrs	r3, r2
 8003038:	461a      	mov	r2, r3
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	619a      	str	r2, [r3, #24]
	posllh -> vAcc = data[30] | data[31] << 8 | data[32] << 16 | data[33] << 24;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	331e      	adds	r3, #30
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	331f      	adds	r3, #31
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	3320      	adds	r3, #32
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	041b      	lsls	r3, r3, #16
 8003058:	431a      	orrs	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	3321      	adds	r3, #33	; 0x21
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	061b      	lsls	r3, r3, #24
 8003062:	4313      	orrs	r3, r2
 8003064:	461a      	mov	r2, r3
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	61da      	str	r2, [r3, #28]

//	posllh -> lon_f64 = posllh -> lon / 10000000.;
//	posllh -> lat_f64 = posllh -> lat / 10000000.;

}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <Double_Roll_Pitch_PID_Calculation>:
#define DT 0.001f
#define OUTER_DERIV_FILT_ENABLE 1
#define INNER_DERIV_FILT_ENABLE 1

void Double_Roll_Pitch_PID_Calculation(PIDDouble* axis, float set_point_angle, float angle/*BNO080 Rotation Angle*/, float rate/*ICM-20602 Angular Rate*/)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	ed87 0a02 	vstr	s0, [r7, #8]
 8003084:	edc7 0a01 	vstr	s1, [r7, #4]
 8003088:	ed87 1a00 	vstr	s2, [r7]
	/*********** Double PID Outer Begin (Roll and Pitch Angular Position Control) *************/
	axis->out.reference = set_point_angle;	//Set point of outer PID control
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	645a      	str	r2, [r3, #68]	; 0x44
	axis->out.meas_value = angle;			//BNO080 rotation angle
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	649a      	str	r2, [r3, #72]	; 0x48

	axis->out.error = axis->out.reference - axis->out.meas_value;	//Define error of outer loop
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80030a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	axis->out.p_result = axis->out.error * axis->out.kp;			//Calculate P result of outer loop
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80030ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

	axis->out.error_sum = axis->out.error_sum + axis->out.error * DT;	//Define summation of outer loop
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80030d0:	eddf 6a7f 	vldr	s13, [pc, #508]	; 80032d0 <Double_Roll_Pitch_PID_Calculation+0x258>
 80030d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80030d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
#define OUT_ERR_SUM_MAX 500
#define OUT_I_ERR_MIN -OUT_ERR_SUM_MAX
	if(axis->out.error_sum > OUT_ERR_SUM_MAX) axis->out.error_sum = OUT_ERR_SUM_MAX;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80030e8:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 80032d4 <Double_Roll_Pitch_PID_Calculation+0x25c>
 80030ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	dd03      	ble.n	80030fe <Double_Roll_Pitch_PID_Calculation+0x86>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4a77      	ldr	r2, [pc, #476]	; (80032d8 <Double_Roll_Pitch_PID_Calculation+0x260>)
 80030fa:	655a      	str	r2, [r3, #84]	; 0x54
 80030fc:	e00c      	b.n	8003118 <Double_Roll_Pitch_PID_Calculation+0xa0>
	else if(axis->out.error_sum < OUT_I_ERR_MIN) axis->out.error_sum = OUT_I_ERR_MIN;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003104:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80032dc <Double_Roll_Pitch_PID_Calculation+0x264>
 8003108:	eef4 7ac7 	vcmpe.f32	s15, s14
 800310c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003110:	d502      	bpl.n	8003118 <Double_Roll_Pitch_PID_Calculation+0xa0>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4a72      	ldr	r2, [pc, #456]	; (80032e0 <Double_Roll_Pitch_PID_Calculation+0x268>)
 8003116:	655a      	str	r2, [r3, #84]	; 0x54
	axis->out.i_result = axis->out.error_sum * axis->out.ki;			//Calculate I result of outer loop
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003124:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	axis->out.error_deriv = -rate;										//Define derivative of outer loop (rate = ICM-20602 Angular Rate)
 800312e:	edd7 7a00 	vldr	s15, [r7]
 8003132:	eef1 7a67 	vneg.f32	s15, s15
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

#if !OUTER_DERIV_FILT_ENABLE
	axis->out.d_result = axis->out.error_deriv * axis->out.kd;			//Calculate D result of outer loop
#else
	axis->out.error_deriv_filt = axis->out.error_deriv_filt * 0.4f + axis->out.error_deriv * 0.6f;	//digital iir 1st order filter for derivative
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003142:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80032e4 <Double_Roll_Pitch_PID_Calculation+0x26c>
 8003146:	ee27 7a87 	vmul.f32	s14, s15, s14
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003150:	eddf 6a65 	vldr	s13, [pc, #404]	; 80032e8 <Double_Roll_Pitch_PID_Calculation+0x270>
 8003154:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	axis->out.d_result = axis->out.error_deriv_filt * axis->out.kd;									//Calculate D result of inner loop
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800316e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
#endif

	axis->out.pid_result = axis->out.p_result + axis->out.i_result + axis->out.d_result;  //Calculate PID result of outer loop
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003184:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800318e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	/****************************************************************************************/
	
	/************ Double PID Inner Begin (Roll and Pitch Angular Rate Control) **************/
	axis->in.reference = axis->out.pid_result;	//Set point of inner PID control is the PID result of outer loop (for double PID control)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	60da      	str	r2, [r3, #12]
	axis->in.meas_value = rate;					//ICM-20602 angular rate
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	611a      	str	r2, [r3, #16]

	axis->in.error = axis->in.reference - axis->in.meas_value;	//Define error of inner loop
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	ed93 7a03 	vldr	s14, [r3, #12]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80031b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	edc3 7a06 	vstr	s15, [r3, #24]
	axis->in.p_result = axis->in.error * axis->in.kp;			//Calculate P result of inner loop
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	ed93 7a06 	vldr	s14, [r3, #24]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	edd3 7a00 	vldr	s15, [r3]
 80031c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	axis->in.error_sum = axis->in.error_sum + axis->in.error * DT;	//Define summation of inner loop
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	ed93 7a07 	vldr	s14, [r3, #28]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	edd3 7a06 	vldr	s15, [r3, #24]
 80031de:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80032d0 <Double_Roll_Pitch_PID_Calculation+0x258>
 80031e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	edc3 7a07 	vstr	s15, [r3, #28]
#define IN_ERR_SUM_MAX 500
#define IN_I_ERR_MIN -IN_ERR_SUM_MAX
	if(axis->out.error_sum > IN_ERR_SUM_MAX) axis->out.error_sum = IN_ERR_SUM_MAX;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80031f6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80032d4 <Double_Roll_Pitch_PID_Calculation+0x25c>
 80031fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003202:	dd03      	ble.n	800320c <Double_Roll_Pitch_PID_Calculation+0x194>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4a34      	ldr	r2, [pc, #208]	; (80032d8 <Double_Roll_Pitch_PID_Calculation+0x260>)
 8003208:	655a      	str	r2, [r3, #84]	; 0x54
 800320a:	e00c      	b.n	8003226 <Double_Roll_Pitch_PID_Calculation+0x1ae>
	else if(axis->out.error_sum < IN_I_ERR_MIN) axis->out.error_sum = IN_I_ERR_MIN;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003212:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80032dc <Double_Roll_Pitch_PID_Calculation+0x264>
 8003216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800321a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321e:	d502      	bpl.n	8003226 <Double_Roll_Pitch_PID_Calculation+0x1ae>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4a2f      	ldr	r2, [pc, #188]	; (80032e0 <Double_Roll_Pitch_PID_Calculation+0x268>)
 8003224:	655a      	str	r2, [r3, #84]	; 0x54
	axis->in.i_result = axis->in.error_sum * axis->in.ki;							//Calculate I result of inner loop
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	ed93 7a07 	vldr	s14, [r3, #28]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	axis->in.error_deriv = -(axis->in.meas_value - axis->in.meas_value_prev) / DT;	//Define derivative of inner loop
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	ed93 7a04 	vldr	s14, [r3, #16]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	edd3 7a05 	vldr	s15, [r3, #20]
 8003248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800324c:	eeb1 7a67 	vneg.f32	s14, s15
 8003250:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80032d0 <Double_Roll_Pitch_PID_Calculation+0x258>
 8003254:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->in.meas_value_prev = axis->in.meas_value;									//Refresh value_prev to the latest value
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	691a      	ldr	r2, [r3, #16]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	615a      	str	r2, [r3, #20]

#if !INNER_DERIV_FILT_ENABLE
	axis->in.d_result = axis->in.error_deriv * axis->in.kd;				//Calculate D result of inner loop
#else
	axis->in.error_deriv_filt = axis->in.error_deriv_filt * 0.5f + axis->in.error_deriv * 0.5f;	//filter for derivative
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800326c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003270:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	edd3 7a08 	vldr	s15, [r3, #32]
 800327a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800327e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003282:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	axis->in.d_result = axis->in.error_deriv_filt * axis->in.kd;								//Calculate D result of inner loop
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	edd3 7a02 	vldr	s15, [r3, #8]
 8003298:	ee67 7a27 	vmul.f32	s15, s14, s15
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
#endif
	
	axis->in.pid_result = axis->in.p_result + axis->in.i_result + axis->in.d_result; //Calculate PID result of inner loop
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80032ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80032b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	/****************************************************************************************/
}
 80032c2:	bf00      	nop
 80032c4:	3714      	adds	r7, #20
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	3a83126f 	.word	0x3a83126f
 80032d4:	43fa0000 	.word	0x43fa0000
 80032d8:	43fa0000 	.word	0x43fa0000
 80032dc:	c3fa0000 	.word	0xc3fa0000
 80032e0:	c3fa0000 	.word	0xc3fa0000
 80032e4:	3ecccccd 	.word	0x3ecccccd
 80032e8:	3f19999a 	.word	0x3f19999a

080032ec <Reset_PID_Integrator>:
	axis->pid_result = axis->p_result + axis->i_result + axis->d_result; //Calculate PID result of yaw control
	/*******************************************************************/
}

void Reset_PID_Integrator(PIDSingle* axis)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	axis->error_sum = 0;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	61da      	str	r2, [r3, #28]
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <Reset_All_PID_Integrator>:

void Reset_All_PID_Integrator(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
	Reset_PID_Integrator(&roll.in);
 800330c:	4809      	ldr	r0, [pc, #36]	; (8003334 <Reset_All_PID_Integrator+0x2c>)
 800330e:	f7ff ffed 	bl	80032ec <Reset_PID_Integrator>
	Reset_PID_Integrator(&roll.out);
 8003312:	4809      	ldr	r0, [pc, #36]	; (8003338 <Reset_All_PID_Integrator+0x30>)
 8003314:	f7ff ffea 	bl	80032ec <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.in);
 8003318:	4808      	ldr	r0, [pc, #32]	; (800333c <Reset_All_PID_Integrator+0x34>)
 800331a:	f7ff ffe7 	bl	80032ec <Reset_PID_Integrator>
	Reset_PID_Integrator(&pitch.out);
 800331e:	4808      	ldr	r0, [pc, #32]	; (8003340 <Reset_All_PID_Integrator+0x38>)
 8003320:	f7ff ffe4 	bl	80032ec <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_heading);
 8003324:	4807      	ldr	r0, [pc, #28]	; (8003344 <Reset_All_PID_Integrator+0x3c>)
 8003326:	f7ff ffe1 	bl	80032ec <Reset_PID_Integrator>
	Reset_PID_Integrator(&yaw_rate);
 800332a:	4807      	ldr	r0, [pc, #28]	; (8003348 <Reset_All_PID_Integrator+0x40>)
 800332c:	f7ff ffde 	bl	80032ec <Reset_PID_Integrator>
}
 8003330:	bf00      	nop
 8003332:	bd80      	pop	{r7, pc}
 8003334:	20000488 	.word	0x20000488
 8003338:	200004c0 	.word	0x200004c0
 800333c:	20000418 	.word	0x20000418
 8003340:	20000450 	.word	0x20000450
 8003344:	200003e0 	.word	0x200003e0
 8003348:	200003a8 	.word	0x200003a8

0800334c <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	ed93 7a00 	vldr	s14, [r3]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	edd3 7a00 	vldr	s15, [r3]
 8003360:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3304      	adds	r3, #4
 8003368:	edd3 6a00 	vldr	s13, [r3]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3304      	adds	r3, #4
 8003370:	edd3 7a00 	vldr	s15, [r3]
 8003374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003378:	ee37 7a27 	vadd.f32	s14, s14, s15
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3308      	adds	r3, #8
 8003380:	edd3 6a00 	vldr	s13, [r3]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3308      	adds	r3, #8
 8003388:	edd3 7a00 	vldr	s15, [r3]
 800338c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003390:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	330c      	adds	r3, #12
 8003398:	edd3 6a00 	vldr	s13, [r3]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	330c      	adds	r3, #12
 80033a0:	edd3 7a00 	vldr	s15, [r3]
 80033a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033ac:	eeb0 0a67 	vmov.f32	s0, s15
 80033b0:	f000 f91e 	bl	80035f0 <invSqrt>
 80033b4:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	ed97 7a07 	vldr	s14, [r7, #28]
 80033c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c6:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3304      	adds	r3, #4
 80033ce:	edd3 7a00 	vldr	s15, [r3]
 80033d2:	ed97 7a07 	vldr	s14, [r7, #28]
 80033d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033da:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	3308      	adds	r3, #8
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80033ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ee:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	330c      	adds	r3, #12
 80033f6:	edd3 7a00 	vldr	s15, [r3]
 80033fa:	ed97 7a07 	vldr	s14, [r7, #28]
 80033fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003402:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8003406:	ed97 7a05 	vldr	s14, [r7, #20]
 800340a:	edd7 7a04 	vldr	s15, [r7, #16]
 800340e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003412:	edd7 6a06 	vldr	s13, [r7, #24]
 8003416:	edd7 7a03 	vldr	s15, [r7, #12]
 800341a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800341e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003422:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8003426:	ed97 7a06 	vldr	s14, [r7, #24]
 800342a:	edd7 7a06 	vldr	s15, [r7, #24]
 800342e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003432:	edd7 6a05 	vldr	s13, [r7, #20]
 8003436:	edd7 7a05 	vldr	s15, [r7, #20]
 800343a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800343e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003442:	edd7 6a04 	vldr	s13, [r7, #16]
 8003446:	edd7 7a04 	vldr	s15, [r7, #16]
 800344a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800344e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003452:	edd7 6a03 	vldr	s13, [r7, #12]
 8003456:	edd7 7a03 	vldr	s15, [r7, #12]
 800345a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800345e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003462:	eef0 0a67 	vmov.f32	s1, s15
 8003466:	eeb0 0a46 	vmov.f32	s0, s12
 800346a:	f00b f8b3 	bl	800e5d4 <atan2f>
 800346e:	eef0 7a40 	vmov.f32	s15, s0
 8003472:	4b59      	ldr	r3, [pc, #356]	; (80035d8 <Quaternion_Update+0x28c>)
 8003474:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8003478:	ed97 7a05 	vldr	s14, [r7, #20]
 800347c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003480:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003484:	edd7 6a06 	vldr	s13, [r7, #24]
 8003488:	edd7 7a04 	vldr	s15, [r7, #16]
 800348c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003494:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003498:	eeb0 0a67 	vmov.f32	s0, s15
 800349c:	f00b f842 	bl	800e524 <asinf>
 80034a0:	eef0 7a40 	vmov.f32	s15, s0
 80034a4:	eef1 7a67 	vneg.f32	s15, s15
 80034a8:	4b4c      	ldr	r3, [pc, #304]	; (80035dc <Quaternion_Update+0x290>)
 80034aa:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 80034ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80034b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80034b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034ba:	edd7 6a04 	vldr	s13, [r7, #16]
 80034be:	edd7 7a03 	vldr	s15, [r7, #12]
 80034c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ca:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80034ce:	ed97 7a06 	vldr	s14, [r7, #24]
 80034d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80034d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034da:	edd7 6a05 	vldr	s13, [r7, #20]
 80034de:	edd7 7a05 	vldr	s15, [r7, #20]
 80034e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034ea:	edd7 6a04 	vldr	s13, [r7, #16]
 80034ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80034f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034fa:	edd7 6a03 	vldr	s13, [r7, #12]
 80034fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8003502:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003506:	ee77 7a27 	vadd.f32	s15, s14, s15
 800350a:	eef0 0a67 	vmov.f32	s1, s15
 800350e:	eeb0 0a46 	vmov.f32	s0, s12
 8003512:	f00b f85f 	bl	800e5d4 <atan2f>
 8003516:	eef0 7a40 	vmov.f32	s15, s0
 800351a:	4b31      	ldr	r3, [pc, #196]	; (80035e0 <Quaternion_Update+0x294>)
 800351c:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8003520:	4b2d      	ldr	r3, [pc, #180]	; (80035d8 <Quaternion_Update+0x28c>)
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80035e4 <Quaternion_Update+0x298>
 800352a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800352e:	4b2a      	ldr	r3, [pc, #168]	; (80035d8 <Quaternion_Update+0x28c>)
 8003530:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8003534:	4b29      	ldr	r3, [pc, #164]	; (80035dc <Quaternion_Update+0x290>)
 8003536:	edd3 7a00 	vldr	s15, [r3]
 800353a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80035e4 <Quaternion_Update+0x298>
 800353e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003542:	4b26      	ldr	r3, [pc, #152]	; (80035dc <Quaternion_Update+0x290>)
 8003544:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8003548:	4b25      	ldr	r3, [pc, #148]	; (80035e0 <Quaternion_Update+0x294>)
 800354a:	edd3 7a00 	vldr	s15, [r3]
 800354e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80035e4 <Quaternion_Update+0x298>
 8003552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003556:	4b22      	ldr	r3, [pc, #136]	; (80035e0 <Quaternion_Update+0x294>)
 8003558:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 800355c:	4b20      	ldr	r3, [pc, #128]	; (80035e0 <Quaternion_Update+0x294>)
 800355e:	edd3 7a00 	vldr	s15, [r3]
 8003562:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356a:	db0a      	blt.n	8003582 <Quaternion_Update+0x236>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 800356c:	4b1c      	ldr	r3, [pc, #112]	; (80035e0 <Quaternion_Update+0x294>)
 800356e:	edd3 7a00 	vldr	s15, [r3]
 8003572:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80035e8 <Quaternion_Update+0x29c>
 8003576:	ee77 7a67 	vsub.f32	s15, s14, s15
 800357a:	4b19      	ldr	r3, [pc, #100]	; (80035e0 <Quaternion_Update+0x294>)
 800357c:	edc3 7a00 	vstr	s15, [r3]
 8003580:	e007      	b.n	8003592 <Quaternion_Update+0x246>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 8003582:	4b17      	ldr	r3, [pc, #92]	; (80035e0 <Quaternion_Update+0x294>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	eef1 7a67 	vneg.f32	s15, s15
 800358c:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <Quaternion_Update+0x294>)
 800358e:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 8003592:	4b11      	ldr	r3, [pc, #68]	; (80035d8 <Quaternion_Update+0x28c>)
 8003594:	edd3 7a00 	vldr	s15, [r3]
 8003598:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800359c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a0:	db0a      	blt.n	80035b8 <Quaternion_Update+0x26c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 80035a2:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <Quaternion_Update+0x28c>)
 80035a4:	edd3 7a00 	vldr	s15, [r3]
 80035a8:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80035ec <Quaternion_Update+0x2a0>
 80035ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035b0:	4b09      	ldr	r3, [pc, #36]	; (80035d8 <Quaternion_Update+0x28c>)
 80035b2:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 80035b6:	e00b      	b.n	80035d0 <Quaternion_Update+0x284>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 80035b8:	4b07      	ldr	r3, [pc, #28]	; (80035d8 <Quaternion_Update+0x28c>)
 80035ba:	edd3 7a00 	vldr	s15, [r3]
 80035be:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80035ec <Quaternion_Update+0x2a0>
 80035c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80035c6:	eef1 7a67 	vneg.f32	s15, s15
 80035ca:	4b03      	ldr	r3, [pc, #12]	; (80035d8 <Quaternion_Update+0x28c>)
 80035cc:	edc3 7a00 	vstr	s15, [r3]
}
 80035d0:	bf00      	nop
 80035d2:	3720      	adds	r7, #32
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	20000500 	.word	0x20000500
 80035dc:	200004f8 	.word	0x200004f8
 80035e0:	200004fc 	.word	0x200004fc
 80035e4:	42652ee1 	.word	0x42652ee1
 80035e8:	43b40000 	.word	0x43b40000
 80035ec:	43340000 	.word	0x43340000

080035f0 <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b087      	sub	sp, #28
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80035fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80035fe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003602:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003606:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 800360e:	f107 0310 	add.w	r3, r7, #16
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	105a      	asrs	r2, r3, #1
 800361a:	4b12      	ldr	r3, [pc, #72]	; (8003664 <invSqrt+0x74>)
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8003620:	f107 030c 	add.w	r3, r7, #12
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003628:	ed97 7a04 	vldr	s14, [r7, #16]
 800362c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003630:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003634:	edd7 7a04 	vldr	s15, [r7, #16]
 8003638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800363c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8003640:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003644:	edd7 7a04 	vldr	s15, [r7, #16]
 8003648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364c:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	ee07 3a90 	vmov	s15, r3
}
 8003656:	eeb0 0a67 	vmov.f32	s0, s15
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	5f3759df 	.word	0x5f3759df

08003668 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800366e:	463b      	mov	r3, r7
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	605a      	str	r2, [r3, #4]
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800367a:	4b21      	ldr	r3, [pc, #132]	; (8003700 <MX_ADC1_Init+0x98>)
 800367c:	4a21      	ldr	r2, [pc, #132]	; (8003704 <MX_ADC1_Init+0x9c>)
 800367e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003680:	4b1f      	ldr	r3, [pc, #124]	; (8003700 <MX_ADC1_Init+0x98>)
 8003682:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003686:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003688:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <MX_ADC1_Init+0x98>)
 800368a:	2200      	movs	r2, #0
 800368c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800368e:	4b1c      	ldr	r3, [pc, #112]	; (8003700 <MX_ADC1_Init+0x98>)
 8003690:	2200      	movs	r2, #0
 8003692:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003694:	4b1a      	ldr	r3, [pc, #104]	; (8003700 <MX_ADC1_Init+0x98>)
 8003696:	2201      	movs	r2, #1
 8003698:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800369a:	4b19      	ldr	r3, [pc, #100]	; (8003700 <MX_ADC1_Init+0x98>)
 800369c:	2200      	movs	r2, #0
 800369e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80036a2:	4b17      	ldr	r3, [pc, #92]	; (8003700 <MX_ADC1_Init+0x98>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036a8:	4b15      	ldr	r3, [pc, #84]	; (8003700 <MX_ADC1_Init+0x98>)
 80036aa:	4a17      	ldr	r2, [pc, #92]	; (8003708 <MX_ADC1_Init+0xa0>)
 80036ac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036ae:	4b14      	ldr	r3, [pc, #80]	; (8003700 <MX_ADC1_Init+0x98>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80036b4:	4b12      	ldr	r3, [pc, #72]	; (8003700 <MX_ADC1_Init+0x98>)
 80036b6:	2201      	movs	r2, #1
 80036b8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <MX_ADC1_Init+0x98>)
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036c2:	4b0f      	ldr	r3, [pc, #60]	; (8003700 <MX_ADC1_Init+0x98>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036c8:	480d      	ldr	r0, [pc, #52]	; (8003700 <MX_ADC1_Init+0x98>)
 80036ca:	f003 fd3f 	bl	800714c <HAL_ADC_Init>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80036d4:	f002 faea 	bl	8005cac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80036d8:	2308      	movs	r3, #8
 80036da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80036dc:	2301      	movs	r3, #1
 80036de:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80036e0:	2307      	movs	r3, #7
 80036e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80036e4:	463b      	mov	r3, r7
 80036e6:	4619      	mov	r1, r3
 80036e8:	4805      	ldr	r0, [pc, #20]	; (8003700 <MX_ADC1_Init+0x98>)
 80036ea:	f003 fe83 	bl	80073f4 <HAL_ADC_ConfigChannel>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80036f4:	f002 fada 	bl	8005cac <Error_Handler>
  }

}
 80036f8:	bf00      	nop
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20000504 	.word	0x20000504
 8003704:	40012000 	.word	0x40012000
 8003708:	0f000001 	.word	0x0f000001

0800370c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b08a      	sub	sp, #40	; 0x28
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003714:	f107 0314 	add.w	r3, r7, #20
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a2e      	ldr	r2, [pc, #184]	; (80037e4 <HAL_ADC_MspInit+0xd8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d156      	bne.n	80037dc <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
 8003732:	4b2d      	ldr	r3, [pc, #180]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 8003734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003736:	4a2c      	ldr	r2, [pc, #176]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 8003738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800373c:	6453      	str	r3, [r2, #68]	; 0x44
 800373e:	4b2a      	ldr	r3, [pc, #168]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 8003740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
 800374e:	4b26      	ldr	r3, [pc, #152]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	4a25      	ldr	r2, [pc, #148]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 8003754:	f043 0302 	orr.w	r3, r3, #2
 8003758:	6313      	str	r3, [r2, #48]	; 0x30
 800375a:	4b23      	ldr	r3, [pc, #140]	; (80037e8 <HAL_ADC_MspInit+0xdc>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003766:	2301      	movs	r3, #1
 8003768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800376a:	2303      	movs	r3, #3
 800376c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	4619      	mov	r1, r3
 8003778:	481c      	ldr	r0, [pc, #112]	; (80037ec <HAL_ADC_MspInit+0xe0>)
 800377a:	f004 fd7d 	bl	8008278 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800377e:	4b1c      	ldr	r3, [pc, #112]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 8003780:	4a1c      	ldr	r2, [pc, #112]	; (80037f4 <HAL_ADC_MspInit+0xe8>)
 8003782:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 8003786:	2200      	movs	r2, #0
 8003788:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800378a:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003790:	4b17      	ldr	r3, [pc, #92]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 8003792:	2200      	movs	r2, #0
 8003794:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8003796:	4b16      	ldr	r3, [pc, #88]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 8003798:	2200      	movs	r2, #0
 800379a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800379c:	4b14      	ldr	r3, [pc, #80]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 800379e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037a4:	4b12      	ldr	r3, [pc, #72]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80037aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80037ac:	4b10      	ldr	r3, [pc, #64]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80037b4:	4b0e      	ldr	r3, [pc, #56]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037bc:	2200      	movs	r2, #0
 80037be:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80037c0:	480b      	ldr	r0, [pc, #44]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037c2:	f004 f9c9 	bl	8007b58 <HAL_DMA_Init>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 80037cc:	f002 fa6e 	bl	8005cac <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	4a07      	ldr	r2, [pc, #28]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037d4:	639a      	str	r2, [r3, #56]	; 0x38
 80037d6:	4a06      	ldr	r2, [pc, #24]	; (80037f0 <HAL_ADC_MspInit+0xe4>)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80037dc:	bf00      	nop
 80037de:	3728      	adds	r7, #40	; 0x28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40012000 	.word	0x40012000
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40020400 	.word	0x40020400
 80037f0:	2000054c 	.word	0x2000054c
 80037f4:	40026410 	.word	0x40026410

080037f8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	607b      	str	r3, [r7, #4]
 8003802:	4b0c      	ldr	r3, [pc, #48]	; (8003834 <MX_DMA_Init+0x3c>)
 8003804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003806:	4a0b      	ldr	r2, [pc, #44]	; (8003834 <MX_DMA_Init+0x3c>)
 8003808:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800380c:	6313      	str	r3, [r2, #48]	; 0x30
 800380e:	4b09      	ldr	r3, [pc, #36]	; (8003834 <MX_DMA_Init+0x3c>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003816:	607b      	str	r3, [r7, #4]
 8003818:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800381a:	2200      	movs	r2, #0
 800381c:	2100      	movs	r1, #0
 800381e:	2038      	movs	r0, #56	; 0x38
 8003820:	f004 f963 	bl	8007aea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003824:	2038      	movs	r0, #56	; 0x38
 8003826:	f004 f97c 	bl	8007b22 <HAL_NVIC_EnableIRQ>

}
 800382a:	bf00      	nop
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40023800 	.word	0x40023800

08003838 <LL_GPIO_SetOutputPin>:
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	619a      	str	r2, [r3, #24]
}
 8003848:	bf00      	nop
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <LL_GPIO_ResetOutputPin>:
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	041a      	lsls	r2, r3, #16
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	619a      	str	r2, [r3, #24]
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
	...

08003874 <LL_AHB1_GRP1_EnableClock>:
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800387c:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800387e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003880:	4907      	ldr	r1, [pc, #28]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4313      	orrs	r3, r2
 8003886:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800388a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4013      	ands	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003892:	68fb      	ldr	r3, [r7, #12]
}
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	40023800 	.word	0x40023800

080038a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038aa:	463b      	mov	r3, r7
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	60da      	str	r2, [r3, #12]
 80038b6:	611a      	str	r2, [r3, #16]
 80038b8:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80038ba:	2004      	movs	r0, #4
 80038bc:	f7ff ffda 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80038c0:	2080      	movs	r0, #128	; 0x80
 80038c2:	f7ff ffd7 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80038c6:	2001      	movs	r0, #1
 80038c8:	f7ff ffd4 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80038cc:	2002      	movs	r0, #2
 80038ce:	f7ff ffd1 	bl	8003874 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 80038d2:	2008      	movs	r0, #8
 80038d4:	f7ff ffce 	bl	8003874 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_13);
 80038d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038dc:	482e      	ldr	r0, [pc, #184]	; (8003998 <MX_GPIO_Init+0xf4>)
 80038de:	f7ff ffab 	bl	8003838 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_4 
 80038e2:	f240 2117 	movw	r1, #535	; 0x217
 80038e6:	482c      	ldr	r0, [pc, #176]	; (8003998 <MX_GPIO_Init+0xf4>)
 80038e8:	f7ff ffb4 	bl	8003854 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_9);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_6);
 80038ec:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80038f0:	482a      	ldr	r0, [pc, #168]	; (800399c <MX_GPIO_Init+0xf8>)
 80038f2:	f7ff ffaf 	bl	8003854 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 80038f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038fa:	4829      	ldr	r0, [pc, #164]	; (80039a0 <MX_GPIO_Init+0xfc>)
 80038fc:	f7ff ffaa 	bl	8003854 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2 
 8003900:	f242 2317 	movw	r3, #8727	; 0x2217
 8003904:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_9;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8003906:	2301      	movs	r3, #1
 8003908:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800390e:	2300      	movs	r3, #0
 8003910:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003912:	2300      	movs	r3, #0
 8003914:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003916:	463b      	mov	r3, r7
 8003918:	4619      	mov	r1, r3
 800391a:	481f      	ldr	r0, [pc, #124]	; (8003998 <MX_GPIO_Init+0xf4>)
 800391c:	f007 fad9 	bl	800aed2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_8;
 8003920:	f44f 7390 	mov.w	r3, #288	; 0x120
 8003924:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003926:	2300      	movs	r3, #0
 8003928:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800392a:	2300      	movs	r3, #0
 800392c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800392e:	463b      	mov	r3, r7
 8003930:	4619      	mov	r1, r3
 8003932:	4819      	ldr	r0, [pc, #100]	; (8003998 <MX_GPIO_Init+0xf4>)
 8003934:	f007 facd 	bl	800aed2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_6;
 8003938:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 800393c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800393e:	2301      	movs	r3, #1
 8003940:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003942:	2300      	movs	r3, #0
 8003944:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003946:	2300      	movs	r3, #0
 8003948:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800394e:	463b      	mov	r3, r7
 8003950:	4619      	mov	r1, r3
 8003952:	4812      	ldr	r0, [pc, #72]	; (800399c <MX_GPIO_Init+0xf8>)
 8003954:	f007 fabd 	bl	800aed2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8003958:	f44f 7380 	mov.w	r3, #256	; 0x100
 800395c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800395e:	2301      	movs	r3, #1
 8003960:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003962:	2300      	movs	r3, #0
 8003964:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800396a:	2300      	movs	r3, #0
 800396c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800396e:	463b      	mov	r3, r7
 8003970:	4619      	mov	r1, r3
 8003972:	480b      	ldr	r0, [pc, #44]	; (80039a0 <MX_GPIO_Init+0xfc>)
 8003974:	f007 faad 	bl	800aed2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8003978:	2380      	movs	r3, #128	; 0x80
 800397a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800397c:	2300      	movs	r3, #0
 800397e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003980:	2300      	movs	r3, #0
 8003982:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003984:	463b      	mov	r3, r7
 8003986:	4619      	mov	r1, r3
 8003988:	4804      	ldr	r0, [pc, #16]	; (800399c <MX_GPIO_Init+0xf8>)
 800398a:	f007 faa2 	bl	800aed2 <LL_GPIO_Init>

}
 800398e:	bf00      	nop
 8003990:	3718      	adds	r7, #24
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40020800 	.word	0x40020800
 800399c:	40020400 	.word	0x40020400
 80039a0:	40020000 	.word	0x40020000

080039a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80039a8:	4b12      	ldr	r3, [pc, #72]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039aa:	4a13      	ldr	r2, [pc, #76]	; (80039f8 <MX_I2C1_Init+0x54>)
 80039ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80039ae:	4b11      	ldr	r3, [pc, #68]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039b0:	4a12      	ldr	r2, [pc, #72]	; (80039fc <MX_I2C1_Init+0x58>)
 80039b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80039b4:	4b0f      	ldr	r3, [pc, #60]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80039ba:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039c0:	4b0c      	ldr	r3, [pc, #48]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039c8:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80039ce:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039d4:	4b07      	ldr	r3, [pc, #28]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039da:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039dc:	2200      	movs	r2, #0
 80039de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80039e0:	4804      	ldr	r0, [pc, #16]	; (80039f4 <MX_I2C1_Init+0x50>)
 80039e2:	f004 fde3 	bl	80085ac <HAL_I2C_Init>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80039ec:	f002 f95e 	bl	8005cac <Error_Handler>
  }

}
 80039f0:	bf00      	nop
 80039f2:	bd80      	pop	{r7, pc}
 80039f4:	200005ac 	.word	0x200005ac
 80039f8:	40005400 	.word	0x40005400
 80039fc:	00061a80 	.word	0x00061a80

08003a00 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	; 0x28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a08:	f107 0314 	add.w	r3, r7, #20
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_I2C_MspInit+0x84>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d12c      	bne.n	8003a7c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	4b18      	ldr	r3, [pc, #96]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a2c:	f043 0302 	orr.w	r3, r3, #2
 8003a30:	6313      	str	r3, [r2, #48]	; 0x30
 8003a32:	4b15      	ldr	r3, [pc, #84]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	613b      	str	r3, [r7, #16]
 8003a3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a3e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a44:	2312      	movs	r3, #18
 8003a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a50:	2304      	movs	r3, #4
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a54:	f107 0314 	add.w	r3, r7, #20
 8003a58:	4619      	mov	r1, r3
 8003a5a:	480c      	ldr	r0, [pc, #48]	; (8003a8c <HAL_I2C_MspInit+0x8c>)
 8003a5c:	f004 fc0c 	bl	8008278 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a60:	2300      	movs	r3, #0
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	4b08      	ldr	r3, [pc, #32]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a68:	4a07      	ldr	r2, [pc, #28]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a6e:	6413      	str	r3, [r2, #64]	; 0x40
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <HAL_I2C_MspInit+0x88>)
 8003a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a78:	60fb      	str	r3, [r7, #12]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	3728      	adds	r7, #40	; 0x28
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40005400 	.word	0x40005400
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	40020400 	.word	0x40020400

08003a90 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f043 0201 	orr.w	r2, r3, #1
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	601a      	str	r2, [r3, #0]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1a      	ldr	r2, [r3, #32]
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	431a      	orrs	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	621a      	str	r2, [r3, #32]
}
 8003ac6:	bf00      	nop
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr

08003ad2 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1a      	ldr	r2, [r3, #32]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	401a      	ands	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	621a      	str	r2, [r3, #32]
}
 8003aea:	bf00      	nop
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f043 0201 	orr.w	r2, r3, #1
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60da      	str	r2, [r3, #12]
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <LL_USART_IsActiveFlag_TXE>:
{
 8003b16:	b480      	push	{r7}
 8003b18:	b083      	sub	sp, #12
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b26:	2b80      	cmp	r3, #128	; 0x80
 8003b28:	bf0c      	ite	eq
 8003b2a:	2301      	moveq	r3, #1
 8003b2c:	2300      	movne	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <LL_USART_EnableIT_RXNE>:
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f043 0220 	orr.w	r2, r3, #32
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	60da      	str	r2, [r3, #12]
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <LL_USART_TransmitData8>:
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	460b      	mov	r3, r1
 8003b66:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	605a      	str	r2, [r3, #4]
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <LL_GPIO_SetOutputPin>:
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
 8003b82:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	683a      	ldr	r2, [r7, #0]
 8003b88:	619a      	str	r2, [r3, #24]
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <LL_GPIO_ResetOutputPin>:
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
 8003b9e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	041a      	lsls	r2, r3, #16
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	619a      	str	r2, [r3, #24]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	695a      	ldr	r2, [r3, #20]
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	405a      	eors	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	615a      	str	r2, [r3, #20]
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <_write>:

/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len) {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8003be4:	2300      	movs	r3, #0
 8003be6:	617b      	str	r3, [r7, #20]
 8003be8:	e011      	b.n	8003c0e <_write+0x36>
		while (!LL_USART_IsActiveFlag_TXE(USART6))
 8003bea:	bf00      	nop
 8003bec:	480c      	ldr	r0, [pc, #48]	; (8003c20 <_write+0x48>)
 8003bee:	f7ff ff92 	bl	8003b16 <LL_USART_IsActiveFlag_TXE>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0f9      	beq.n	8003bec <_write+0x14>
			;
		LL_USART_TransmitData8(USART6, *(p + i));
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	4619      	mov	r1, r3
 8003c02:	4807      	ldr	r0, [pc, #28]	; (8003c20 <_write+0x48>)
 8003c04:	f7ff ffaa 	bl	8003b5c <LL_USART_TransmitData8>
	for (int i = 0; i < len; i++) {
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	dbe9      	blt.n	8003bea <_write+0x12>
	}
	return len;
 8003c16:	687b      	ldr	r3, [r7, #4]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40011400 	.word	0x40011400

08003c24 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003c24:	b590      	push	{r4, r7, lr}
 8003c26:	b099      	sub	sp, #100	; 0x64
 8003c28:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = {1};
 8003c2a:	f107 0318 	add.w	r3, r7, #24
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]
 8003c32:	605a      	str	r2, [r3, #4]
 8003c34:	609a      	str	r2, [r3, #8]
 8003c36:	60da      	str	r2, [r3, #12]
 8003c38:	2301      	movs	r3, #1
 8003c3a:	763b      	strb	r3, [r7, #24]
	unsigned char buf_write[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8003c3c:	4bae      	ldr	r3, [pc, #696]	; (8003ef8 <main+0x2d4>)
 8003c3e:	f107 0408 	add.w	r4, r7, #8
 8003c42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	unsigned short adcVal;

	short gyro_x_offset = 8;
 8003c48:	2308      	movs	r3, #8
 8003c4a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	short gyro_y_offset = -23;
 8003c4e:	f64f 73e9 	movw	r3, #65513	; 0xffe9
 8003c52:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	short gyro_z_offset = -2;
 8003c56:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003c5a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	unsigned char motor_arming_flag = 0;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	unsigned short iBus_SwA_Prev = 0;
 8003c64:	2300      	movs	r3, #0
 8003c66:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
	unsigned char iBus_rx_cnt = 0;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

	float pitch_reference;
	float pitch_p;
	float pitch_error;
	float pitch_i;
	float pitch_error_sum = 0;
 8003c70:	f04f 0300 	mov.w	r3, #0
 8003c74:	643b      	str	r3, [r7, #64]	; 0x40

	float pitch_rate_reference;
	float pitch_rate_p;
	float pitch_rate_error;
	float pitch_rate_i;
	float pitch_rate_error_sum = 0;
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003c7c:	f003 f9d2 	bl	8007024 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003c80:	f001 facc 	bl	800521c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003c84:	f7ff fe0e 	bl	80038a4 <MX_GPIO_Init>
	MX_DMA_Init();
 8003c88:	f7ff fdb6 	bl	80037f8 <MX_DMA_Init>
	MX_TIM3_Init();
 8003c8c:	f002 fd9e 	bl	80067cc <MX_TIM3_Init>
	MX_USART6_UART_Init();
 8003c90:	f003 f8ee 	bl	8006e70 <MX_USART6_UART_Init>
	MX_SPI2_Init();
 8003c94:	f002 f8be 	bl	8005e14 <MX_SPI2_Init>
	MX_SPI1_Init();
 8003c98:	f002 f86a 	bl	8005d70 <MX_SPI1_Init>
	MX_SPI3_Init();
 8003c9c:	f002 f90e 	bl	8005ebc <MX_SPI3_Init>
	MX_UART4_Init();
 8003ca0:	f002 ffe2 	bl	8006c68 <MX_UART4_Init>
	MX_UART5_Init();
 8003ca4:	f003 f842 	bl	8006d2c <MX_UART5_Init>
	MX_TIM5_Init();
 8003ca8:	f002 fdfe 	bl	80068a8 <MX_TIM5_Init>
	MX_I2C1_Init();
 8003cac:	f7ff fe7a 	bl	80039a4 <MX_I2C1_Init>
	MX_ADC1_Init();
 8003cb0:	f7ff fcda 	bl	8003668 <MX_ADC1_Init>
	MX_USART1_UART_Init(); //3DR Telemetry
 8003cb4:	f003 f8b2 	bl	8006e1c <MX_USART1_UART_Init>
	MX_TIM7_Init();
 8003cb8:	f002 fea4 	bl	8006a04 <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	//TIM3 Initialization - Buzzer
	LL_TIM_EnableCounter(TIM3);
 8003cbc:	488f      	ldr	r0, [pc, #572]	; (8003efc <main+0x2d8>)
 8003cbe:	f7ff fee7 	bl	8003a90 <LL_TIM_EnableCounter>

	//UART4, 5, 6 Initialization
	//Debug UART
	LL_USART_EnableIT_RXNE(USART6);
 8003cc2:	488f      	ldr	r0, [pc, #572]	; (8003f00 <main+0x2dc>)
 8003cc4:	f7ff ff3a 	bl	8003b3c <LL_USART_EnableIT_RXNE>
	//GPS
	LL_USART_EnableIT_RXNE(UART4);
 8003cc8:	488e      	ldr	r0, [pc, #568]	; (8003f04 <main+0x2e0>)
 8003cca:	f7ff ff37 	bl	8003b3c <LL_USART_EnableIT_RXNE>
	//FS-iA6B
	LL_USART_EnableIT_RXNE(UART5);
 8003cce:	488e      	ldr	r0, [pc, #568]	; (8003f08 <main+0x2e4>)
 8003cd0:	f7ff ff34 	bl	8003b3c <LL_USART_EnableIT_RXNE>

	//TIM5 Initialization - Motor
	LL_TIM_EnableCounter(TIM5);
 8003cd4:	488d      	ldr	r0, [pc, #564]	; (8003f0c <main+0x2e8>)
 8003cd6:	f7ff fedb 	bl	8003a90 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH1);
 8003cda:	2101      	movs	r1, #1
 8003cdc:	488b      	ldr	r0, [pc, #556]	; (8003f0c <main+0x2e8>)
 8003cde:	f7ff fee7 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH2);
 8003ce2:	2110      	movs	r1, #16
 8003ce4:	4889      	ldr	r0, [pc, #548]	; (8003f0c <main+0x2e8>)
 8003ce6:	f7ff fee3 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH3);
 8003cea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cee:	4887      	ldr	r0, [pc, #540]	; (8003f0c <main+0x2e8>)
 8003cf0:	f7ff fede 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM5, LL_TIM_CHANNEL_CH4);
 8003cf4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cf8:	4884      	ldr	r0, [pc, #528]	; (8003f0c <main+0x2e8>)
 8003cfa:	f7ff fed9 	bl	8003ab0 <LL_TIM_CC_EnableChannel>

	//Battery ADC
	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1);
 8003cfe:	1dbb      	adds	r3, r7, #6
 8003d00:	2201      	movs	r2, #1
 8003d02:	4619      	mov	r1, r3
 8003d04:	4882      	ldr	r0, [pc, #520]	; (8003f10 <main+0x2ec>)
 8003d06:	f003 fa65 	bl	80071d4 <HAL_ADC_Start_DMA>

	//UART1 - HAL Rx Interrupt - 3DR Telemetry
	HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1); //3DR Telemetry
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4981      	ldr	r1, [pc, #516]	; (8003f14 <main+0x2f0>)
 8003d0e:	4882      	ldr	r0, [pc, #520]	; (8003f18 <main+0x2f4>)
 8003d10:	f006 f989 	bl	800a026 <HAL_UART_Receive_IT>

	//TIM7 Initialization for FC <-> GCS
	LL_TIM_EnableCounter(TIM7); //10Hz, 50Hz, 1kHz loop
 8003d14:	4881      	ldr	r0, [pc, #516]	; (8003f1c <main+0x2f8>)
 8003d16:	f7ff febb 	bl	8003a90 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8003d1a:	4880      	ldr	r0, [pc, #512]	; (8003f1c <main+0x2f8>)
 8003d1c:	f7ff feeb 	bl	8003af6 <LL_TIM_EnableIT_UPDATE>

	TIM3->PSC = 1000;
 8003d20:	4b76      	ldr	r3, [pc, #472]	; (8003efc <main+0x2d8>)
 8003d22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d26:	629a      	str	r2, [r3, #40]	; 0x28
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003d28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d2c:	4873      	ldr	r0, [pc, #460]	; (8003efc <main+0x2d8>)
 8003d2e:	f7ff febf 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	HAL_Delay(60);
 8003d32:	203c      	movs	r0, #60	; 0x3c
 8003d34:	f003 f9e8 	bl	8007108 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003d38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d3c:	486f      	ldr	r0, [pc, #444]	; (8003efc <main+0x2d8>)
 8003d3e:	f7ff fec8 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
	HAL_Delay(60);
 8003d42:	203c      	movs	r0, #60	; 0x3c
 8003d44:	f003 f9e0 	bl	8007108 <HAL_Delay>
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003d48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d4c:	486b      	ldr	r0, [pc, #428]	; (8003efc <main+0x2d8>)
 8003d4e:	f7ff feaf 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	HAL_Delay(60);
 8003d52:	203c      	movs	r0, #60	; 0x3c
 8003d54:	f003 f9d8 	bl	8007108 <HAL_Delay>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003d58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d5c:	4867      	ldr	r0, [pc, #412]	; (8003efc <main+0x2d8>)
 8003d5e:	f7ff feb8 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
	HAL_Delay(60);
 8003d62:	203c      	movs	r0, #60	; 0x3c
 8003d64:	f003 f9d0 	bl	8007108 <HAL_Delay>

	printf("Checking sensor connection..\n");
 8003d68:	486d      	ldr	r0, [pc, #436]	; (8003f20 <main+0x2fc>)
 8003d6a:	f008 fd1f 	bl	800c7ac <puts>

	//9DOF Initialization
	if (BNO080_Initialization() != 0) {
 8003d6e:	f7fd fba9 	bl	80014c4 <BNO080_Initialization>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d03a      	beq.n	8003dee <main+0x1ca>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003d78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003d7c:	485f      	ldr	r0, [pc, #380]	; (8003efc <main+0x2d8>)
 8003d7e:	f7ff fe97 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1000;
 8003d82:	4b5e      	ldr	r3, [pc, #376]	; (8003efc <main+0x2d8>)
 8003d84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d88:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003d8a:	2064      	movs	r0, #100	; 0x64
 8003d8c:	f003 f9bc 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 8003d90:	4b5a      	ldr	r3, [pc, #360]	; (8003efc <main+0x2d8>)
 8003d92:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003d96:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003d98:	2064      	movs	r0, #100	; 0x64
 8003d9a:	f003 f9b5 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 2000;
 8003d9e:	4b57      	ldr	r3, [pc, #348]	; (8003efc <main+0x2d8>)
 8003da0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003da4:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003da6:	2064      	movs	r0, #100	; 0x64
 8003da8:	f003 f9ae 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003dac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003db0:	4852      	ldr	r0, [pc, #328]	; (8003efc <main+0x2d8>)
 8003db2:	f7ff fe8e 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		printf("\nBNO080 failed. Program shutting down...");
 8003db6:	485b      	ldr	r0, [pc, #364]	; (8003f24 <main+0x300>)
 8003db8:	f008 fc84 	bl	800c6c4 <iprintf>

		while(1) {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003dbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dc0:	484e      	ldr	r0, [pc, #312]	; (8003efc <main+0x2d8>)
 8003dc2:	f7ff fe86 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	4857      	ldr	r0, [pc, #348]	; (8003f28 <main+0x304>)
 8003dca:	f7ff fef3 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003dce:	20c8      	movs	r0, #200	; 0xc8
 8003dd0:	f003 f99a 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003dd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003dd8:	4848      	ldr	r0, [pc, #288]	; (8003efc <main+0x2d8>)
 8003dda:	f7ff fe69 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8003dde:	2101      	movs	r1, #1
 8003de0:	4851      	ldr	r0, [pc, #324]	; (8003f28 <main+0x304>)
 8003de2:	f7ff fee7 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003de6:	20c8      	movs	r0, #200	; 0xc8
 8003de8:	f003 f98e 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003dec:	e7e6      	b.n	8003dbc <main+0x198>
		}
	}

	BNO080_enableRotationVector(2500); //400Hz, maximum value describing in datasheet
 8003dee:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8003df2:	f7fd fe78 	bl	8001ae6 <BNO080_enableRotationVector>

	//6DOF Initialization
	if(ICM20602_Initialization() != 0) {
 8003df6:	f7fe fb27 	bl	8002448 <ICM20602_Initialization>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d03a      	beq.n	8003e76 <main+0x252>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e04:	483d      	ldr	r0, [pc, #244]	; (8003efc <main+0x2d8>)
 8003e06:	f7ff fe53 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1000;
 8003e0a:	4b3c      	ldr	r3, [pc, #240]	; (8003efc <main+0x2d8>)
 8003e0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e10:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003e12:	2064      	movs	r0, #100	; 0x64
 8003e14:	f003 f978 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 8003e18:	4b38      	ldr	r3, [pc, #224]	; (8003efc <main+0x2d8>)
 8003e1a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003e1e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003e20:	2064      	movs	r0, #100	; 0x64
 8003e22:	f003 f971 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 2000;
 8003e26:	4b35      	ldr	r3, [pc, #212]	; (8003efc <main+0x2d8>)
 8003e28:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003e2c:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003e2e:	2064      	movs	r0, #100	; 0x64
 8003e30:	f003 f96a 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e38:	4830      	ldr	r0, [pc, #192]	; (8003efc <main+0x2d8>)
 8003e3a:	f7ff fe4a 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		printf("\ICM-20602 failed. Program shutting down...");
 8003e3e:	483b      	ldr	r0, [pc, #236]	; (8003f2c <main+0x308>)
 8003e40:	f008 fc40 	bl	800c6c4 <iprintf>

		while(1) {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e48:	482c      	ldr	r0, [pc, #176]	; (8003efc <main+0x2d8>)
 8003e4a:	f7ff fe42 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 8003e4e:	2102      	movs	r1, #2
 8003e50:	4835      	ldr	r0, [pc, #212]	; (8003f28 <main+0x304>)
 8003e52:	f7ff feaf 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003e56:	20c8      	movs	r0, #200	; 0xc8
 8003e58:	f003 f956 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e60:	4826      	ldr	r0, [pc, #152]	; (8003efc <main+0x2d8>)
 8003e62:	f7ff fe25 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 8003e66:	2102      	movs	r1, #2
 8003e68:	482f      	ldr	r0, [pc, #188]	; (8003f28 <main+0x304>)
 8003e6a:	f7ff fea3 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003e6e:	20c8      	movs	r0, #200	; 0xc8
 8003e70:	f003 f94a 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e74:	e7e6      	b.n	8003e44 <main+0x220>
		}
	}

	if(LPS22HH_Initialization() != 0) {
 8003e76:	f7fe fd71 	bl	800295c <LPS22HH_Initialization>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d059      	beq.n	8003f34 <main+0x310>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003e80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e84:	481d      	ldr	r0, [pc, #116]	; (8003efc <main+0x2d8>)
 8003e86:	f7ff fe13 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1000;
 8003e8a:	4b1c      	ldr	r3, [pc, #112]	; (8003efc <main+0x2d8>)
 8003e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003e90:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003e92:	2064      	movs	r0, #100	; 0x64
 8003e94:	f003 f938 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 8003e98:	4b18      	ldr	r3, [pc, #96]	; (8003efc <main+0x2d8>)
 8003e9a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8003e9e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003ea0:	2064      	movs	r0, #100	; 0x64
 8003ea2:	f003 f931 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 2000;
 8003ea6:	4b15      	ldr	r3, [pc, #84]	; (8003efc <main+0x2d8>)
 8003ea8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003eac:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8003eae:	2064      	movs	r0, #100	; 0x64
 8003eb0:	f003 f92a 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003eb8:	4810      	ldr	r0, [pc, #64]	; (8003efc <main+0x2d8>)
 8003eba:	f7ff fe0a 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		printf("\LPS22HH failed. Program shutting down...");
 8003ebe:	481c      	ldr	r0, [pc, #112]	; (8003f30 <main+0x30c>)
 8003ec0:	f008 fc00 	bl	800c6c4 <iprintf>

		while(1) {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003ec4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ec8:	480c      	ldr	r0, [pc, #48]	; (8003efc <main+0x2d8>)
 8003eca:	f7ff fe02 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8003ece:	2104      	movs	r1, #4
 8003ed0:	4815      	ldr	r0, [pc, #84]	; (8003f28 <main+0x304>)
 8003ed2:	f7ff fe6f 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003ed6:	20c8      	movs	r0, #200	; 0xc8
 8003ed8:	f003 f916 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ee0:	4806      	ldr	r0, [pc, #24]	; (8003efc <main+0x2d8>)
 8003ee2:	f7ff fde5 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8003ee6:	2104      	movs	r1, #4
 8003ee8:	480f      	ldr	r0, [pc, #60]	; (8003f28 <main+0x304>)
 8003eea:	f7ff fe63 	bl	8003bb4 <LL_GPIO_TogglePin>
			HAL_Delay(200);
 8003eee:	20c8      	movs	r0, #200	; 0xc8
 8003ef0:	f003 f90a 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8003ef4:	e7e6      	b.n	8003ec4 <main+0x2a0>
 8003ef6:	bf00      	nop
 8003ef8:	0800f760 	.word	0x0800f760
 8003efc:	40000400 	.word	0x40000400
 8003f00:	40011400 	.word	0x40011400
 8003f04:	40004c00 	.word	0x40004c00
 8003f08:	40005000 	.word	0x40005000
 8003f0c:	40000c00 	.word	0x40000c00
 8003f10:	20000504 	.word	0x20000504
 8003f14:	20000216 	.word	0x20000216
 8003f18:	20000688 	.word	0x20000688
 8003f1c:	40001400 	.word	0x40001400
 8003f20:	0800f660 	.word	0x0800f660
 8003f24:	0800f680 	.word	0x0800f680
 8003f28:	40020800 	.word	0x40020800
 8003f2c:	0800f6ac 	.word	0x0800f6ac
 8003f30:	0800f6d8 	.word	0x0800f6d8
		}
	}

	printf("All sensors OK!\n\n");
 8003f34:	48c2      	ldr	r0, [pc, #776]	; (8004240 <main+0x61c>)
 8003f36:	f008 fc39 	bl	800c7ac <puts>

	M8N_Initialization();
 8003f3a:	f7fe ff83 	bl	8002e44 <M8N_Initialization>

	//ICM20602 DC BIAS OFFSET CALIBRATION
	ICM20602_Writebyte(0x13, (gyro_x_offset * -2) >> 8);
 8003f3e:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8003f42:	4613      	mov	r3, r2
 8003f44:	07db      	lsls	r3, r3, #31
 8003f46:	1a9b      	subs	r3, r3, r2
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	121b      	asrs	r3, r3, #8
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	2013      	movs	r0, #19
 8003f50:	f7fe fa58 	bl	8002404 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 8003f54:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8003f58:	4613      	mov	r3, r2
 8003f5a:	07db      	lsls	r3, r3, #31
 8003f5c:	1a9b      	subs	r3, r3, r2
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	4619      	mov	r1, r3
 8003f62:	2014      	movs	r0, #20
 8003f64:	f7fe fa4e 	bl	8002404 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset * -2) >> 8);
 8003f68:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	07db      	lsls	r3, r3, #31
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	121b      	asrs	r3, r3, #8
 8003f76:	4619      	mov	r1, r3
 8003f78:	2015      	movs	r0, #21
 8003f7a:	f7fe fa43 	bl	8002404 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 8003f7e:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8003f82:	4613      	mov	r3, r2
 8003f84:	07db      	lsls	r3, r3, #31
 8003f86:	1a9b      	subs	r3, r3, r2
 8003f88:	005b      	lsls	r3, r3, #1
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	2016      	movs	r0, #22
 8003f8e:	f7fe fa39 	bl	8002404 <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_z_offset * -2) >> 8);
 8003f92:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	; 0x46
 8003f96:	4613      	mov	r3, r2
 8003f98:	07db      	lsls	r3, r3, #31
 8003f9a:	1a9b      	subs	r3, r3, r2
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	121b      	asrs	r3, r3, #8
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	2017      	movs	r0, #23
 8003fa4:	f7fe fa2e 	bl	8002404 <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_z_offset * -2));
 8003fa8:	f9b7 2046 	ldrsh.w	r2, [r7, #70]	; 0x46
 8003fac:	4613      	mov	r3, r2
 8003fae:	07db      	lsls	r3, r3, #31
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	2018      	movs	r0, #24
 8003fb8:	f7fe fa24 	bl	8002404 <ICM20602_Writebyte>

	//0 - Roll 0, 1 - Roll 1, 2 - Pitch 0, 3 - Pitch 1, 4 - Yaw 0, 5 - Yaw 1

	printf("Loading PID Gain...\n");
 8003fbc:	48a1      	ldr	r0, [pc, #644]	; (8004244 <main+0x620>)
 8003fbe:	f008 fbf5 	bl	800c7ac <puts>

	if ( EP_PIDGain_Read(0, &roll.in.kp, &roll.in.ki, &roll.in.kd) != 0 ||
 8003fc2:	4ba1      	ldr	r3, [pc, #644]	; (8004248 <main+0x624>)
 8003fc4:	4aa1      	ldr	r2, [pc, #644]	; (800424c <main+0x628>)
 8003fc6:	49a2      	ldr	r1, [pc, #648]	; (8004250 <main+0x62c>)
 8003fc8:	2000      	movs	r0, #0
 8003fca:	f7fd f896 	bl	80010fa <EP_PIDGain_Read>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d12c      	bne.n	800402e <main+0x40a>
			EP_PIDGain_Read(1, &roll.out.kp, &roll.out.ki, &roll.out.kd) != 0 ||
 8003fd4:	4b9f      	ldr	r3, [pc, #636]	; (8004254 <main+0x630>)
 8003fd6:	4aa0      	ldr	r2, [pc, #640]	; (8004258 <main+0x634>)
 8003fd8:	49a0      	ldr	r1, [pc, #640]	; (800425c <main+0x638>)
 8003fda:	2001      	movs	r0, #1
 8003fdc:	f7fd f88d 	bl	80010fa <EP_PIDGain_Read>
 8003fe0:	4603      	mov	r3, r0
	if ( EP_PIDGain_Read(0, &roll.in.kp, &roll.in.ki, &roll.in.kd) != 0 ||
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d123      	bne.n	800402e <main+0x40a>
			EP_PIDGain_Read(2, &pitch.in.kp, &pitch.in.ki, &pitch.in.kd) != 0 ||
 8003fe6:	4b9e      	ldr	r3, [pc, #632]	; (8004260 <main+0x63c>)
 8003fe8:	4a9e      	ldr	r2, [pc, #632]	; (8004264 <main+0x640>)
 8003fea:	499f      	ldr	r1, [pc, #636]	; (8004268 <main+0x644>)
 8003fec:	2002      	movs	r0, #2
 8003fee:	f7fd f884 	bl	80010fa <EP_PIDGain_Read>
 8003ff2:	4603      	mov	r3, r0
			EP_PIDGain_Read(1, &roll.out.kp, &roll.out.ki, &roll.out.kd) != 0 ||
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d11a      	bne.n	800402e <main+0x40a>
			EP_PIDGain_Read(3, &pitch.out.kp, &pitch.out.ki, &pitch.out.kd) != 0 ||
 8003ff8:	4b9c      	ldr	r3, [pc, #624]	; (800426c <main+0x648>)
 8003ffa:	4a9d      	ldr	r2, [pc, #628]	; (8004270 <main+0x64c>)
 8003ffc:	499d      	ldr	r1, [pc, #628]	; (8004274 <main+0x650>)
 8003ffe:	2003      	movs	r0, #3
 8004000:	f7fd f87b 	bl	80010fa <EP_PIDGain_Read>
 8004004:	4603      	mov	r3, r0
			EP_PIDGain_Read(2, &pitch.in.kp, &pitch.in.ki, &pitch.in.kd) != 0 ||
 8004006:	2b00      	cmp	r3, #0
 8004008:	d111      	bne.n	800402e <main+0x40a>
			EP_PIDGain_Read(4, &yaw_heading.kp, &yaw_heading.ki, &yaw_heading.kd) != 0 ||
 800400a:	4b9b      	ldr	r3, [pc, #620]	; (8004278 <main+0x654>)
 800400c:	4a9b      	ldr	r2, [pc, #620]	; (800427c <main+0x658>)
 800400e:	499c      	ldr	r1, [pc, #624]	; (8004280 <main+0x65c>)
 8004010:	2004      	movs	r0, #4
 8004012:	f7fd f872 	bl	80010fa <EP_PIDGain_Read>
 8004016:	4603      	mov	r3, r0
			EP_PIDGain_Read(3, &pitch.out.kp, &pitch.out.ki, &pitch.out.kd) != 0 ||
 8004018:	2b00      	cmp	r3, #0
 800401a:	d108      	bne.n	800402e <main+0x40a>
			EP_PIDGain_Read(5, &yaw_rate.kp, &yaw_rate.ki, &yaw_rate.kd) != 0 ) {
 800401c:	4b99      	ldr	r3, [pc, #612]	; (8004284 <main+0x660>)
 800401e:	4a9a      	ldr	r2, [pc, #616]	; (8004288 <main+0x664>)
 8004020:	499a      	ldr	r1, [pc, #616]	; (800428c <main+0x668>)
 8004022:	2005      	movs	r0, #5
 8004024:	f7fd f869 	bl	80010fa <EP_PIDGain_Read>
 8004028:	4603      	mov	r3, r0
			EP_PIDGain_Read(4, &yaw_heading.kp, &yaw_heading.ki, &yaw_heading.kd) != 0 ||
 800402a:	2b00      	cmp	r3, #0
 800402c:	d026      	beq.n	800407c <main+0x458>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800402e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004032:	4897      	ldr	r0, [pc, #604]	; (8004290 <main+0x66c>)
 8004034:	f7ff fd3c 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1000;
 8004038:	4b95      	ldr	r3, [pc, #596]	; (8004290 <main+0x66c>)
 800403a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800403e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8004040:	2064      	movs	r0, #100	; 0x64
 8004042:	f003 f861 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 8004046:	4b92      	ldr	r3, [pc, #584]	; (8004290 <main+0x66c>)
 8004048:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800404c:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 800404e:	2064      	movs	r0, #100	; 0x64
 8004050:	f003 f85a 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 2000;
 8004054:	4b8e      	ldr	r3, [pc, #568]	; (8004290 <main+0x66c>)
 8004056:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800405a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 800405c:	2064      	movs	r0, #100	; 0x64
 800405e:	f003 f853 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004062:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004066:	488a      	ldr	r0, [pc, #552]	; (8004290 <main+0x66c>)
 8004068:	f7ff fd33 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		HAL_Delay(500);
 800406c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004070:	f003 f84a 	bl	8007108 <HAL_Delay>
		printf("\nCouldn't load PID gain.\n");
 8004074:	4887      	ldr	r0, [pc, #540]	; (8004294 <main+0x670>)
 8004076:	f008 fb99 	bl	800c7ac <puts>
 800407a:	e098      	b.n	80041ae <main+0x58a>
	}
	else {
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll.in.kp, roll.in.ki, roll.in.kd);
 800407c:	4b74      	ldr	r3, [pc, #464]	; (8004250 <main+0x62c>)
 800407e:	edd3 7a00 	vldr	s15, [r3]
 8004082:	4b73      	ldr	r3, [pc, #460]	; (8004250 <main+0x62c>)
 8004084:	ed93 7a01 	vldr	s14, [r3, #4]
 8004088:	4b71      	ldr	r3, [pc, #452]	; (8004250 <main+0x62c>)
 800408a:	edd3 6a02 	vldr	s13, [r3, #8]
 800408e:	eeb0 1a66 	vmov.f32	s2, s13
 8004092:	eef0 0a47 	vmov.f32	s1, s14
 8004096:	eeb0 0a67 	vmov.f32	s0, s15
 800409a:	2100      	movs	r1, #0
 800409c:	487e      	ldr	r0, [pc, #504]	; (8004298 <main+0x674>)
 800409e:	f001 fdb3 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80040a2:	230a      	movs	r3, #10
 80040a4:	2214      	movs	r2, #20
 80040a6:	497c      	ldr	r1, [pc, #496]	; (8004298 <main+0x674>)
 80040a8:	487c      	ldr	r0, [pc, #496]	; (800429c <main+0x678>)
 80040aa:	f005 fede 	bl	8009e6a <HAL_UART_Transmit>
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll.out.kp, roll.out.ki, roll.out.kd);
 80040ae:	4b68      	ldr	r3, [pc, #416]	; (8004250 <main+0x62c>)
 80040b0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80040b4:	4b66      	ldr	r3, [pc, #408]	; (8004250 <main+0x62c>)
 80040b6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80040ba:	4b65      	ldr	r3, [pc, #404]	; (8004250 <main+0x62c>)
 80040bc:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 80040c0:	eeb0 1a66 	vmov.f32	s2, s13
 80040c4:	eef0 0a47 	vmov.f32	s1, s14
 80040c8:	eeb0 0a67 	vmov.f32	s0, s15
 80040cc:	2101      	movs	r1, #1
 80040ce:	4872      	ldr	r0, [pc, #456]	; (8004298 <main+0x674>)
 80040d0:	f001 fd9a 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80040d4:	230a      	movs	r3, #10
 80040d6:	2214      	movs	r2, #20
 80040d8:	496f      	ldr	r1, [pc, #444]	; (8004298 <main+0x674>)
 80040da:	4870      	ldr	r0, [pc, #448]	; (800429c <main+0x678>)
 80040dc:	f005 fec5 	bl	8009e6a <HAL_UART_Transmit>
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch.in.kp, pitch.in.ki, pitch.in.kd);
 80040e0:	4b61      	ldr	r3, [pc, #388]	; (8004268 <main+0x644>)
 80040e2:	edd3 7a00 	vldr	s15, [r3]
 80040e6:	4b60      	ldr	r3, [pc, #384]	; (8004268 <main+0x644>)
 80040e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80040ec:	4b5e      	ldr	r3, [pc, #376]	; (8004268 <main+0x644>)
 80040ee:	edd3 6a02 	vldr	s13, [r3, #8]
 80040f2:	eeb0 1a66 	vmov.f32	s2, s13
 80040f6:	eef0 0a47 	vmov.f32	s1, s14
 80040fa:	eeb0 0a67 	vmov.f32	s0, s15
 80040fe:	2102      	movs	r1, #2
 8004100:	4865      	ldr	r0, [pc, #404]	; (8004298 <main+0x674>)
 8004102:	f001 fd81 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004106:	230a      	movs	r3, #10
 8004108:	2214      	movs	r2, #20
 800410a:	4963      	ldr	r1, [pc, #396]	; (8004298 <main+0x674>)
 800410c:	4863      	ldr	r0, [pc, #396]	; (800429c <main+0x678>)
 800410e:	f005 feac 	bl	8009e6a <HAL_UART_Transmit>
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004112:	4b55      	ldr	r3, [pc, #340]	; (8004268 <main+0x644>)
 8004114:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004118:	4b53      	ldr	r3, [pc, #332]	; (8004268 <main+0x644>)
 800411a:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800411e:	4b52      	ldr	r3, [pc, #328]	; (8004268 <main+0x644>)
 8004120:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004124:	eeb0 1a66 	vmov.f32	s2, s13
 8004128:	eef0 0a47 	vmov.f32	s1, s14
 800412c:	eeb0 0a67 	vmov.f32	s0, s15
 8004130:	2103      	movs	r1, #3
 8004132:	4859      	ldr	r0, [pc, #356]	; (8004298 <main+0x674>)
 8004134:	f001 fd68 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004138:	230a      	movs	r3, #10
 800413a:	2214      	movs	r2, #20
 800413c:	4956      	ldr	r1, [pc, #344]	; (8004298 <main+0x674>)
 800413e:	4857      	ldr	r0, [pc, #348]	; (800429c <main+0x678>)
 8004140:	f005 fe93 	bl	8009e6a <HAL_UART_Transmit>
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004144:	4b4e      	ldr	r3, [pc, #312]	; (8004280 <main+0x65c>)
 8004146:	edd3 7a00 	vldr	s15, [r3]
 800414a:	4b4d      	ldr	r3, [pc, #308]	; (8004280 <main+0x65c>)
 800414c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004150:	4b4b      	ldr	r3, [pc, #300]	; (8004280 <main+0x65c>)
 8004152:	edd3 6a02 	vldr	s13, [r3, #8]
 8004156:	eeb0 1a66 	vmov.f32	s2, s13
 800415a:	eef0 0a47 	vmov.f32	s1, s14
 800415e:	eeb0 0a67 	vmov.f32	s0, s15
 8004162:	2104      	movs	r1, #4
 8004164:	484c      	ldr	r0, [pc, #304]	; (8004298 <main+0x674>)
 8004166:	f001 fd4f 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800416a:	230a      	movs	r3, #10
 800416c:	2214      	movs	r2, #20
 800416e:	494a      	ldr	r1, [pc, #296]	; (8004298 <main+0x674>)
 8004170:	484a      	ldr	r0, [pc, #296]	; (800429c <main+0x678>)
 8004172:	f005 fe7a 	bl	8009e6a <HAL_UART_Transmit>
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004176:	4b45      	ldr	r3, [pc, #276]	; (800428c <main+0x668>)
 8004178:	edd3 7a00 	vldr	s15, [r3]
 800417c:	4b43      	ldr	r3, [pc, #268]	; (800428c <main+0x668>)
 800417e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004182:	4b42      	ldr	r3, [pc, #264]	; (800428c <main+0x668>)
 8004184:	edd3 6a02 	vldr	s13, [r3, #8]
 8004188:	eeb0 1a66 	vmov.f32	s2, s13
 800418c:	eef0 0a47 	vmov.f32	s1, s14
 8004190:	eeb0 0a67 	vmov.f32	s0, s15
 8004194:	2105      	movs	r1, #5
 8004196:	4840      	ldr	r0, [pc, #256]	; (8004298 <main+0x674>)
 8004198:	f001 fd36 	bl	8005c08 <Encode_Msg_PID_Gain>
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 800419c:	230a      	movs	r3, #10
 800419e:	2214      	movs	r2, #20
 80041a0:	493d      	ldr	r1, [pc, #244]	; (8004298 <main+0x674>)
 80041a2:	483e      	ldr	r0, [pc, #248]	; (800429c <main+0x678>)
 80041a4:	f005 fe61 	bl	8009e6a <HAL_UART_Transmit>
		printf("\nAll gains Ok!\n\n");
 80041a8:	483d      	ldr	r0, [pc, #244]	; (80042a0 <main+0x67c>)
 80041aa:	f008 faff 	bl	800c7ac <puts>



	//	adcVal = ADC1 -> DR;
	//FS-i6 PACKET CHECK
	while(Is_iBus_Received() == 0) {
 80041ae:	e013      	b.n	80041d8 <main+0x5b4>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80041b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041b4:	4836      	ldr	r0, [pc, #216]	; (8004290 <main+0x66c>)
 80041b6:	f7ff fc7b 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 3000;
 80041ba:	4b35      	ldr	r3, [pc, #212]	; (8004290 <main+0x66c>)
 80041bc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80041c0:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80041c2:	20c8      	movs	r0, #200	; 0xc8
 80041c4:	f002 ffa0 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80041c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041cc:	4830      	ldr	r0, [pc, #192]	; (8004290 <main+0x66c>)
 80041ce:	f7ff fc80 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		HAL_Delay(200);
 80041d2:	20c8      	movs	r0, #200	; 0xc8
 80041d4:	f002 ff98 	bl	8007108 <HAL_Delay>
	while(Is_iBus_Received() == 0) {
 80041d8:	f001 f8de 	bl	8005398 <Is_iBus_Received>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0e6      	beq.n	80041b0 <main+0x58c>
	}


	//CALIBRATION BASED ON SwC
	if(iBus.SwC == 2000) {
 80041e2:	4b30      	ldr	r3, [pc, #192]	; (80042a4 <main+0x680>)
 80041e4:	899b      	ldrh	r3, [r3, #12]
 80041e6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80041ea:	d17d      	bne.n	80042e8 <main+0x6c4>
		//ESC CALIBRATION
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80041ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80041f0:	4827      	ldr	r0, [pc, #156]	; (8004290 <main+0x66c>)
 80041f2:	f7ff fc5d 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 80041f6:	4b26      	ldr	r3, [pc, #152]	; (8004290 <main+0x66c>)
 80041f8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80041fc:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 80041fe:	20c8      	movs	r0, #200	; 0xc8
 8004200:	f002 ff82 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 4000;
 8004204:	4b22      	ldr	r3, [pc, #136]	; (8004290 <main+0x66c>)
 8004206:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800420a:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 800420c:	20c8      	movs	r0, #200	; 0xc8
 800420e:	f002 ff7b 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 8004212:	4b1f      	ldr	r3, [pc, #124]	; (8004290 <main+0x66c>)
 8004214:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004218:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 800421a:	20c8      	movs	r0, #200	; 0xc8
 800421c:	f002 ff74 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 4000;
 8004220:	4b1b      	ldr	r3, [pc, #108]	; (8004290 <main+0x66c>)
 8004222:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004226:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8004228:	20c8      	movs	r0, #200	; 0xc8
 800422a:	f002 ff6d 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800422e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004232:	4817      	ldr	r0, [pc, #92]	; (8004290 <main+0x66c>)
 8004234:	f7ff fc4d 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		ESC_Calibration();
 8004238:	f001 f880 	bl	800533c <ESC_Calibration>
		while(iBus.SwC != 1000) {
 800423c:	e04e      	b.n	80042dc <main+0x6b8>
 800423e:	bf00      	nop
 8004240:	0800f704 	.word	0x0800f704
 8004244:	0800f718 	.word	0x0800f718
 8004248:	20000490 	.word	0x20000490
 800424c:	2000048c 	.word	0x2000048c
 8004250:	20000488 	.word	0x20000488
 8004254:	200004c8 	.word	0x200004c8
 8004258:	200004c4 	.word	0x200004c4
 800425c:	200004c0 	.word	0x200004c0
 8004260:	20000420 	.word	0x20000420
 8004264:	2000041c 	.word	0x2000041c
 8004268:	20000418 	.word	0x20000418
 800426c:	20000458 	.word	0x20000458
 8004270:	20000454 	.word	0x20000454
 8004274:	20000450 	.word	0x20000450
 8004278:	200003e8 	.word	0x200003e8
 800427c:	200003e4 	.word	0x200003e4
 8004280:	200003e0 	.word	0x200003e0
 8004284:	200003b0 	.word	0x200003b0
 8004288:	200003ac 	.word	0x200003ac
 800428c:	200003a8 	.word	0x200003a8
 8004290:	40000400 	.word	0x40000400
 8004294:	0800f72c 	.word	0x0800f72c
 8004298:	2000061c 	.word	0x2000061c
 800429c:	20000688 	.word	0x20000688
 80042a0:	0800f748 	.word	0x0800f748
 80042a4:	20000318 	.word	0x20000318
			Is_iBus_Received();
 80042a8:	f001 f876 	bl	8005398 <Is_iBus_Received>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80042ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042b0:	48c5      	ldr	r0, [pc, #788]	; (80045c8 <main+0x9a4>)
 80042b2:	f7ff fbfd 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
			TIM3->PSC = 1500;
 80042b6:	4bc4      	ldr	r3, [pc, #784]	; (80045c8 <main+0x9a4>)
 80042b8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80042bc:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 80042be:	20c8      	movs	r0, #200	; 0xc8
 80042c0:	f002 ff22 	bl	8007108 <HAL_Delay>
			TIM3->PSC = 6000;
 80042c4:	4bc0      	ldr	r3, [pc, #768]	; (80045c8 <main+0x9a4>)
 80042c6:	f241 7270 	movw	r2, #6000	; 0x1770
 80042ca:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 80042cc:	20c8      	movs	r0, #200	; 0xc8
 80042ce:	f002 ff1b 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80042d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042d6:	48bc      	ldr	r0, [pc, #752]	; (80045c8 <main+0x9a4>)
 80042d8:	f7ff fbfb 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		while(iBus.SwC != 1000) {
 80042dc:	4bbb      	ldr	r3, [pc, #748]	; (80045cc <main+0x9a8>)
 80042de:	899b      	ldrh	r3, [r3, #12]
 80042e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042e4:	d1e0      	bne.n	80042a8 <main+0x684>
 80042e6:	e062      	b.n	80043ae <main+0x78a>
		}
	}
	else if (iBus.SwC == 1500) {
 80042e8:	4bb8      	ldr	r3, [pc, #736]	; (80045cc <main+0x9a8>)
 80042ea:	899b      	ldrh	r3, [r3, #12]
 80042ec:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d15c      	bne.n	80043ae <main+0x78a>
		//BNO080 CALIBRATION
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80042f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042f8:	48b3      	ldr	r0, [pc, #716]	; (80045c8 <main+0x9a4>)
 80042fa:	f7ff fbd9 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 80042fe:	4bb2      	ldr	r3, [pc, #712]	; (80045c8 <main+0x9a4>)
 8004300:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004304:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8004306:	20c8      	movs	r0, #200	; 0xc8
 8004308:	f002 fefe 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 4000;
 800430c:	4bae      	ldr	r3, [pc, #696]	; (80045c8 <main+0x9a4>)
 800430e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004312:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8004314:	20c8      	movs	r0, #200	; 0xc8
 8004316:	f002 fef7 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 1500;
 800431a:	4bab      	ldr	r3, [pc, #684]	; (80045c8 <main+0x9a4>)
 800431c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004320:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8004322:	20c8      	movs	r0, #200	; 0xc8
 8004324:	f002 fef0 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 4000;
 8004328:	4ba7      	ldr	r3, [pc, #668]	; (80045c8 <main+0x9a4>)
 800432a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800432e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(200);
 8004330:	20c8      	movs	r0, #200	; 0xc8
 8004332:	f002 fee9 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004336:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800433a:	48a3      	ldr	r0, [pc, #652]	; (80045c8 <main+0x9a4>)
 800433c:	f7ff fbc9 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

		BNO080_Calibration();
 8004340:	f001 f84a 	bl	80053d8 <BNO080_Calibration>
		while(iBus.SwC != 1000) {
 8004344:	e019      	b.n	800437a <main+0x756>
			Is_iBus_Received();
 8004346:	f001 f827 	bl	8005398 <Is_iBus_Received>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800434a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800434e:	489e      	ldr	r0, [pc, #632]	; (80045c8 <main+0x9a4>)
 8004350:	f7ff fbae 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
			TIM3->PSC = 1500;
 8004354:	4b9c      	ldr	r3, [pc, #624]	; (80045c8 <main+0x9a4>)
 8004356:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800435a:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 800435c:	20c8      	movs	r0, #200	; 0xc8
 800435e:	f002 fed3 	bl	8007108 <HAL_Delay>
			TIM3->PSC = 6000;
 8004362:	4b99      	ldr	r3, [pc, #612]	; (80045c8 <main+0x9a4>)
 8004364:	f241 7270 	movw	r2, #6000	; 0x1770
 8004368:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_Delay(200);
 800436a:	20c8      	movs	r0, #200	; 0xc8
 800436c:	f002 fecc 	bl	8007108 <HAL_Delay>
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004374:	4894      	ldr	r0, [pc, #592]	; (80045c8 <main+0x9a4>)
 8004376:	f7ff fbac 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		while(iBus.SwC != 1000) {
 800437a:	4b94      	ldr	r3, [pc, #592]	; (80045cc <main+0x9a8>)
 800437c:	899b      	ldrh	r3, [r3, #12]
 800437e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004382:	d1e0      	bne.n	8004346 <main+0x722>
	}


	//Check throttle stick is down -> minimum speed of motors
	//iBus.SwA: up - 1000, down - 2000
	while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000) {
 8004384:	e013      	b.n	80043ae <main+0x78a>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004386:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800438a:	488f      	ldr	r0, [pc, #572]	; (80045c8 <main+0x9a4>)
 800438c:	f7ff fb90 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 8004390:	4b8d      	ldr	r3, [pc, #564]	; (80045c8 <main+0x9a4>)
 8004392:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004396:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(100);
 8004398:	2064      	movs	r0, #100	; 0x64
 800439a:	f002 feb5 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800439e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80043a2:	4889      	ldr	r0, [pc, #548]	; (80045c8 <main+0x9a4>)
 80043a4:	f7ff fb95 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		HAL_Delay(100);
 80043a8:	2064      	movs	r0, #100	; 0x64
 80043aa:	f002 fead 	bl	8007108 <HAL_Delay>
	while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000) {
 80043ae:	f000 ff9f 	bl	80052f0 <Is_iBus_Throttle_Min>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0e6      	beq.n	8004386 <main+0x762>
 80043b8:	4b84      	ldr	r3, [pc, #528]	; (80045cc <main+0x9a8>)
 80043ba:	891b      	ldrh	r3, [r3, #8]
 80043bc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80043c0:	d0e1      	beq.n	8004386 <main+0x762>
	//
	//	//EEPROM Read
	//	EP_PIDGain_Read(0, &p, &i, &d);
	//	printf("%f %f %f", p, i, d);

	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80043c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80043c6:	4880      	ldr	r0, [pc, #512]	; (80045c8 <main+0x9a4>)
 80043c8:	f7ff fb72 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
	TIM3->PSC = 6000;
 80043cc:	4b7e      	ldr	r3, [pc, #504]	; (80045c8 <main+0x9a4>)
 80043ce:	f241 7270 	movw	r2, #6000	; 0x1770
 80043d2:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 80043d4:	20c8      	movs	r0, #200	; 0xc8
 80043d6:	f002 fe97 	bl	8007108 <HAL_Delay>
	TIM3->PSC = 4000;
 80043da:	4b7b      	ldr	r3, [pc, #492]	; (80045c8 <main+0x9a4>)
 80043dc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80043e0:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80043e2:	2064      	movs	r0, #100	; 0x64
 80043e4:	f002 fe90 	bl	8007108 <HAL_Delay>
	TIM3->PSC = 4000;
 80043e8:	4b77      	ldr	r3, [pc, #476]	; (80045c8 <main+0x9a4>)
 80043ea:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80043ee:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80043f0:	2064      	movs	r0, #100	; 0x64
 80043f2:	f002 fe89 	bl	8007108 <HAL_Delay>
	TIM3->PSC = 6000;
 80043f6:	4b74      	ldr	r3, [pc, #464]	; (80045c8 <main+0x9a4>)
 80043f8:	f241 7270 	movw	r2, #6000	; 0x1770
 80043fc:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(200);
 80043fe:	20c8      	movs	r0, #200	; 0xc8
 8004400:	f002 fe82 	bl	8007108 <HAL_Delay>
	//  TIM3 -> CCR4 = TIM3 -> ARR / 2;
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004404:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004408:	486f      	ldr	r0, [pc, #444]	; (80045c8 <main+0x9a4>)
 800440a:	f7ff fb62 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

	printf("Starts\n");
 800440e:	4870      	ldr	r0, [pc, #448]	; (80045d0 <main+0x9ac>)
 8004410:	f008 f9cc 	bl	800c7ac <puts>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//PID Control
		if (tim7_1ms_flag == 1) {
 8004414:	4b6f      	ldr	r3, [pc, #444]	; (80045d4 <main+0x9b0>)
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b01      	cmp	r3, #1
 800441a:	f040 80c1 	bne.w	80045a0 <main+0x97c>
			tim7_1ms_flag = 0;
 800441e:	4b6d      	ldr	r3, [pc, #436]	; (80045d4 <main+0x9b0>)
 8004420:	2200      	movs	r2, #0
 8004422:	701a      	strb	r2, [r3, #0]

			Double_Roll_Pitch_PID_Calculation(&pitch, (iBus.RV - 1500) * 0.1f, BNO080_Pitch, ICM20602.gyro_x);
 8004424:	4b69      	ldr	r3, [pc, #420]	; (80045cc <main+0x9a8>)
 8004426:	885b      	ldrh	r3, [r3, #2]
 8004428:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800442c:	ee07 3a90 	vmov	s15, r3
 8004430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004434:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80045d8 <main+0x9b4>
 8004438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800443c:	4b67      	ldr	r3, [pc, #412]	; (80045dc <main+0x9b8>)
 800443e:	ed93 7a00 	vldr	s14, [r3]
 8004442:	4b67      	ldr	r3, [pc, #412]	; (80045e0 <main+0x9bc>)
 8004444:	edd3 6a07 	vldr	s13, [r3, #28]
 8004448:	eeb0 1a66 	vmov.f32	s2, s13
 800444c:	eef0 0a47 	vmov.f32	s1, s14
 8004450:	eeb0 0a67 	vmov.f32	s0, s15
 8004454:	4863      	ldr	r0, [pc, #396]	; (80045e4 <main+0x9c0>)
 8004456:	f7fe fe0f 	bl	8003078 <Double_Roll_Pitch_PID_Calculation>
			Double_Roll_Pitch_PID_Calculation(&roll, (iBus.RH - 1500) * 0.1f, BNO080_Roll, ICM20602.gyro_y);
 800445a:	4b5c      	ldr	r3, [pc, #368]	; (80045cc <main+0x9a8>)
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8004462:	ee07 3a90 	vmov	s15, r3
 8004466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800446a:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80045d8 <main+0x9b4>
 800446e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004472:	4b5d      	ldr	r3, [pc, #372]	; (80045e8 <main+0x9c4>)
 8004474:	ed93 7a00 	vldr	s14, [r3]
 8004478:	4b59      	ldr	r3, [pc, #356]	; (80045e0 <main+0x9bc>)
 800447a:	edd3 6a08 	vldr	s13, [r3, #32]
 800447e:	eeb0 1a66 	vmov.f32	s2, s13
 8004482:	eef0 0a47 	vmov.f32	s1, s14
 8004486:	eeb0 0a67 	vmov.f32	s0, s15
 800448a:	4858      	ldr	r0, [pc, #352]	; (80045ec <main+0x9c8>)
 800448c:	f7fe fdf4 	bl	8003078 <Double_Roll_Pitch_PID_Calculation>

			if (iBus.LV < 1030 || motor_arming_flag == 0) Reset_All_PID_Integrator();
 8004490:	4b4e      	ldr	r3, [pc, #312]	; (80045cc <main+0x9a8>)
 8004492:	889b      	ldrh	r3, [r3, #4]
 8004494:	f240 4205 	movw	r2, #1029	; 0x405
 8004498:	4293      	cmp	r3, r2
 800449a:	d903      	bls.n	80044a4 <main+0x880>
 800449c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <main+0x884>
 80044a4:	f7fe ff30 	bl	8003308 <Reset_All_PID_Integrator>

			ccr1 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result + roll.in.pid_result;// - (iBus.LH - 1500) * 5;// Motor1
 80044a8:	4b48      	ldr	r3, [pc, #288]	; (80045cc <main+0x9a8>)
 80044aa:	889b      	ldrh	r3, [r3, #4]
 80044ac:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80044b0:	4613      	mov	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	005b      	lsls	r3, r3, #1
 80044b8:	f503 532b 	add.w	r3, r3, #10944	; 0x2ac0
 80044bc:	3338      	adds	r3, #56	; 0x38
 80044be:	ee07 3a90 	vmov	s15, r3
 80044c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80044c6:	4b47      	ldr	r3, [pc, #284]	; (80045e4 <main+0x9c0>)
 80044c8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80044cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044d0:	4b46      	ldr	r3, [pc, #280]	; (80045ec <main+0x9c8>)
 80044d2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80044d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044de:	ee17 3a90 	vmov	r3, s15
 80044e2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
			ccr2 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result + roll.in.pid_result;// + (iBus.LH - 1500) * 5;// Motor2
 80044e6:	4b39      	ldr	r3, [pc, #228]	; (80045cc <main+0x9a8>)
 80044e8:	889b      	ldrh	r3, [r3, #4]
 80044ea:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	f503 532b 	add.w	r3, r3, #10944	; 0x2ac0
 80044fa:	3338      	adds	r3, #56	; 0x38
 80044fc:	ee07 3a90 	vmov	s15, r3
 8004500:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004504:	4b37      	ldr	r3, [pc, #220]	; (80045e4 <main+0x9c0>)
 8004506:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800450a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800450e:	4b37      	ldr	r3, [pc, #220]	; (80045ec <main+0x9c8>)
 8004510:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004514:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004518:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800451c:	ee17 3a90 	vmov	r3, s15
 8004520:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
			ccr3 = 10500 + 500 + (iBus.LV - 1000) * 10 + pitch.in.pid_result - roll.in.pid_result;// - (iBus.LH - 1500) * 5;// Motor3
 8004524:	4b29      	ldr	r3, [pc, #164]	; (80045cc <main+0x9a8>)
 8004526:	889b      	ldrh	r3, [r3, #4]
 8004528:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	f503 532b 	add.w	r3, r3, #10944	; 0x2ac0
 8004538:	3338      	adds	r3, #56	; 0x38
 800453a:	ee07 3a90 	vmov	s15, r3
 800453e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004542:	4b28      	ldr	r3, [pc, #160]	; (80045e4 <main+0x9c0>)
 8004544:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004548:	ee37 7a27 	vadd.f32	s14, s14, s15
 800454c:	4b27      	ldr	r3, [pc, #156]	; (80045ec <main+0x9c8>)
 800454e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800455a:	ee17 3a90 	vmov	r3, s15
 800455e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
			ccr4 = 10500 + 500 + (iBus.LV - 1000) * 10 - pitch.in.pid_result - roll.in.pid_result;// + (iBus.LH - 1500) * 5;// Motor4
 8004562:	4b1a      	ldr	r3, [pc, #104]	; (80045cc <main+0x9a8>)
 8004564:	889b      	ldrh	r3, [r3, #4]
 8004566:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 800456a:	4613      	mov	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	f503 532b 	add.w	r3, r3, #10944	; 0x2ac0
 8004576:	3338      	adds	r3, #56	; 0x38
 8004578:	ee07 3a90 	vmov	s15, r3
 800457c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004580:	4b18      	ldr	r3, [pc, #96]	; (80045e4 <main+0x9c0>)
 8004582:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004586:	ee37 7a67 	vsub.f32	s14, s14, s15
 800458a:	4b18      	ldr	r3, [pc, #96]	; (80045ec <main+0x9c8>)
 800458c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8004590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004598:	ee17 3a90 	vmov	r3, s15
 800459c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
			//			printf("%f\t%f\t", BNO080_Roll, ICM20602.gyro_y);
			//			printf("%f\t%f\t", BNO080_Yaw, ICM20602.gyro_z);
		}

		//Arming
		if (iBus.SwA == 2000 && iBus_SwA_Prev != 2000) {
 80045a0:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <main+0x9a8>)
 80045a2:	891b      	ldrh	r3, [r3, #8]
 80045a4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80045a8:	d140      	bne.n	800462c <main+0xa08>
 80045aa:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80045ae:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80045b2:	d03b      	beq.n	800462c <main+0xa08>
			if (iBus.LV < 1010) {
 80045b4:	4b05      	ldr	r3, [pc, #20]	; (80045cc <main+0x9a8>)
 80045b6:	889b      	ldrh	r3, [r3, #4]
 80045b8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80045bc:	4293      	cmp	r3, r2
 80045be:	d82b      	bhi.n	8004618 <main+0x9f4>
				motor_arming_flag = 1;
 80045c0:	2301      	movs	r3, #1
 80045c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80045c6:	e031      	b.n	800462c <main+0xa08>
 80045c8:	40000400 	.word	0x40000400
 80045cc:	20000318 	.word	0x20000318
 80045d0:	0800f758 	.word	0x0800f758
 80045d4:	20000217 	.word	0x20000217
 80045d8:	3dcccccd 	.word	0x3dcccccd
 80045dc:	20000500 	.word	0x20000500
 80045e0:	2000033c 	.word	0x2000033c
 80045e4:	20000418 	.word	0x20000418
 80045e8:	200004f8 	.word	0x200004f8
 80045ec:	20000488 	.word	0x20000488
			}
			else {
				while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000) {
					LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80045f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80045f4:	48ad      	ldr	r0, [pc, #692]	; (80048ac <main+0xc88>)
 80045f6:	f7ff fa5b 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
					TIM3->PSC = 1500;
 80045fa:	4bac      	ldr	r3, [pc, #688]	; (80048ac <main+0xc88>)
 80045fc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8004600:	629a      	str	r2, [r3, #40]	; 0x28
					HAL_Delay(100);
 8004602:	2064      	movs	r0, #100	; 0x64
 8004604:	f002 fd80 	bl	8007108 <HAL_Delay>
					LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8004608:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800460c:	48a7      	ldr	r0, [pc, #668]	; (80048ac <main+0xc88>)
 800460e:	f7ff fa60 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
					HAL_Delay(100);
 8004612:	2064      	movs	r0, #100	; 0x64
 8004614:	f002 fd78 	bl	8007108 <HAL_Delay>
				while(Is_iBus_Throttle_Min() == 0 || iBus.SwA == 2000) {
 8004618:	f000 fe6a 	bl	80052f0 <Is_iBus_Throttle_Min>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0e6      	beq.n	80045f0 <main+0x9cc>
 8004622:	4ba3      	ldr	r3, [pc, #652]	; (80048b0 <main+0xc8c>)
 8004624:	891b      	ldrh	r3, [r3, #8]
 8004626:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800462a:	d0e1      	beq.n	80045f0 <main+0x9cc>
				}
			}
		}
		iBus_SwA_Prev = iBus.SwA;
 800462c:	4ba0      	ldr	r3, [pc, #640]	; (80048b0 <main+0xc8c>)
 800462e:	891b      	ldrh	r3, [r3, #8]
 8004630:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c

		//Disarming
		if (iBus.SwA != 2000) {
 8004634:	4b9e      	ldr	r3, [pc, #632]	; (80048b0 <main+0xc8c>)
 8004636:	891b      	ldrh	r3, [r3, #8]
 8004638:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800463c:	d002      	beq.n	8004644 <main+0xa20>
			motor_arming_flag = 0;
 800463e:	2300      	movs	r3, #0
 8004640:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		//Arming
		if(motor_arming_flag == 1) {
 8004644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004648:	2b01      	cmp	r3, #1
 800464a:	d178      	bne.n	800473e <main+0xb1a>
			if (failsafe_flag == 0) {
 800464c:	4b99      	ldr	r3, [pc, #612]	; (80048b4 <main+0xc90>)
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d163      	bne.n	800471c <main+0xaf8>
				if (iBus.LV > 1030) {
 8004654:	4b96      	ldr	r3, [pc, #600]	; (80048b0 <main+0xc8c>)
 8004656:	889b      	ldrh	r3, [r3, #4]
 8004658:	f240 4206 	movw	r2, #1030	; 0x406
 800465c:	4293      	cmp	r3, r2
 800465e:	d94c      	bls.n	80046fa <main+0xad6>
					TIM5 -> CCR1 = ccr1 > 21000 ? 21000 : ccr1 < 11000 ? 11000 : ccr1;// Motor1
 8004660:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004664:	f245 2208 	movw	r2, #21000	; 0x5208
 8004668:	4293      	cmp	r3, r2
 800466a:	d808      	bhi.n	800467e <main+0xa5a>
 800466c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004670:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8004674:	4293      	cmp	r3, r2
 8004676:	bf38      	it	cc
 8004678:	4613      	movcc	r3, r2
 800467a:	b29b      	uxth	r3, r3
 800467c:	e001      	b.n	8004682 <main+0xa5e>
 800467e:	f245 2308 	movw	r3, #21000	; 0x5208
 8004682:	4a8d      	ldr	r2, [pc, #564]	; (80048b8 <main+0xc94>)
 8004684:	6353      	str	r3, [r2, #52]	; 0x34
					TIM5 -> CCR2 = ccr2 > 21000 ? 21000 : ccr2 < 11000 ? 11000 : ccr2;//10500 + 500 + (iBus.LV - 1000) * 10;// Motor2
 8004686:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800468a:	f245 2208 	movw	r2, #21000	; 0x5208
 800468e:	4293      	cmp	r3, r2
 8004690:	d808      	bhi.n	80046a4 <main+0xa80>
 8004692:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004696:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800469a:	4293      	cmp	r3, r2
 800469c:	bf38      	it	cc
 800469e:	4613      	movcc	r3, r2
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	e001      	b.n	80046a8 <main+0xa84>
 80046a4:	f245 2308 	movw	r3, #21000	; 0x5208
 80046a8:	4a83      	ldr	r2, [pc, #524]	; (80048b8 <main+0xc94>)
 80046aa:	6393      	str	r3, [r2, #56]	; 0x38
					TIM5 -> CCR3 = ccr3 > 21000 ? 21000 : ccr3 < 11000 ? 11000 : ccr3;//10500 + 500 + (iBus.LV - 1000) * 10;// Motor3
 80046ac:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046b0:	f245 2208 	movw	r2, #21000	; 0x5208
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d808      	bhi.n	80046ca <main+0xaa6>
 80046b8:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80046bc:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80046c0:	4293      	cmp	r3, r2
 80046c2:	bf38      	it	cc
 80046c4:	4613      	movcc	r3, r2
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	e001      	b.n	80046ce <main+0xaaa>
 80046ca:	f245 2308 	movw	r3, #21000	; 0x5208
 80046ce:	4a7a      	ldr	r2, [pc, #488]	; (80048b8 <main+0xc94>)
 80046d0:	63d3      	str	r3, [r2, #60]	; 0x3c
					TIM5 -> CCR4 = ccr4 > 21000 ? 21000 : ccr4 < 11000 ? 11000 : ccr4;//10500 + 500 + (iBus.LV - 1000) * 10;// Motor4
 80046d2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80046d6:	f245 2208 	movw	r2, #21000	; 0x5208
 80046da:	4293      	cmp	r3, r2
 80046dc:	d808      	bhi.n	80046f0 <main+0xacc>
 80046de:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80046e2:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80046e6:	4293      	cmp	r3, r2
 80046e8:	bf38      	it	cc
 80046ea:	4613      	movcc	r3, r2
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	e001      	b.n	80046f4 <main+0xad0>
 80046f0:	f245 2308 	movw	r3, #21000	; 0x5208
 80046f4:	4a70      	ldr	r2, [pc, #448]	; (80048b8 <main+0xc94>)
 80046f6:	6413      	str	r3, [r2, #64]	; 0x40
 80046f8:	e031      	b.n	800475e <main+0xb3a>
				}
				else {
					TIM5 -> CCR1 = 1100;
 80046fa:	4b6f      	ldr	r3, [pc, #444]	; (80048b8 <main+0xc94>)
 80046fc:	f240 424c 	movw	r2, #1100	; 0x44c
 8004700:	635a      	str	r2, [r3, #52]	; 0x34
					TIM5 -> CCR2 = 1100;
 8004702:	4b6d      	ldr	r3, [pc, #436]	; (80048b8 <main+0xc94>)
 8004704:	f240 424c 	movw	r2, #1100	; 0x44c
 8004708:	639a      	str	r2, [r3, #56]	; 0x38
					TIM5 -> CCR3 = 1100;
 800470a:	4b6b      	ldr	r3, [pc, #428]	; (80048b8 <main+0xc94>)
 800470c:	f240 424c 	movw	r2, #1100	; 0x44c
 8004710:	63da      	str	r2, [r3, #60]	; 0x3c
					TIM5 -> CCR4 = 1100;
 8004712:	4b69      	ldr	r3, [pc, #420]	; (80048b8 <main+0xc94>)
 8004714:	f240 424c 	movw	r2, #1100	; 0x44c
 8004718:	641a      	str	r2, [r3, #64]	; 0x40
 800471a:	e020      	b.n	800475e <main+0xb3a>
				}
			}
			else {
				//Disarming
				TIM5 -> CCR1 = 10500;// Motor1
 800471c:	4b66      	ldr	r3, [pc, #408]	; (80048b8 <main+0xc94>)
 800471e:	f642 1204 	movw	r2, #10500	; 0x2904
 8004722:	635a      	str	r2, [r3, #52]	; 0x34
				TIM5 -> CCR2 = 10500;// Motor2
 8004724:	4b64      	ldr	r3, [pc, #400]	; (80048b8 <main+0xc94>)
 8004726:	f642 1204 	movw	r2, #10500	; 0x2904
 800472a:	639a      	str	r2, [r3, #56]	; 0x38
				TIM5 -> CCR3 = 10500;// Motor3
 800472c:	4b62      	ldr	r3, [pc, #392]	; (80048b8 <main+0xc94>)
 800472e:	f642 1204 	movw	r2, #10500	; 0x2904
 8004732:	63da      	str	r2, [r3, #60]	; 0x3c
				TIM5 -> CCR4 = 10500;// Motor4
 8004734:	4b60      	ldr	r3, [pc, #384]	; (80048b8 <main+0xc94>)
 8004736:	f642 1204 	movw	r2, #10500	; 0x2904
 800473a:	641a      	str	r2, [r3, #64]	; 0x40
 800473c:	e00f      	b.n	800475e <main+0xb3a>
			}
		}
		else {
			//Disarming
			TIM5 -> CCR1 = 10500;// Motor1
 800473e:	4b5e      	ldr	r3, [pc, #376]	; (80048b8 <main+0xc94>)
 8004740:	f642 1204 	movw	r2, #10500	; 0x2904
 8004744:	635a      	str	r2, [r3, #52]	; 0x34
			TIM5 -> CCR2 = 10500;// Motor2
 8004746:	4b5c      	ldr	r3, [pc, #368]	; (80048b8 <main+0xc94>)
 8004748:	f642 1204 	movw	r2, #10500	; 0x2904
 800474c:	639a      	str	r2, [r3, #56]	; 0x38
			TIM5 -> CCR3 = 10500;// Motor3
 800474e:	4b5a      	ldr	r3, [pc, #360]	; (80048b8 <main+0xc94>)
 8004750:	f642 1204 	movw	r2, #10500	; 0x2904
 8004754:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM5 -> CCR4 = 10500;// Motor4
 8004756:	4b58      	ldr	r3, [pc, #352]	; (80048b8 <main+0xc94>)
 8004758:	f642 1204 	movw	r2, #10500	; 0x2904
 800475c:	641a      	str	r2, [r3, #64]	; 0x40
		}

		//GCS -> FC Message Receiver
		if (telemetry_rx_cplt_flag == 1) {
 800475e:	4b57      	ldr	r3, [pc, #348]	; (80048bc <main+0xc98>)
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	2b01      	cmp	r3, #1
 8004764:	f040 838a 	bne.w	8004e7c <main+0x1258>
			telemetry_rx_cplt_flag = 0;
 8004768:	4b54      	ldr	r3, [pc, #336]	; (80048bc <main+0xc98>)
 800476a:	2200      	movs	r2, #0
 800476c:	701a      	strb	r2, [r3, #0]
			if (iBus.SwA == 1000) {
 800476e:	4b50      	ldr	r3, [pc, #320]	; (80048b0 <main+0xc8c>)
 8004770:	891b      	ldrh	r3, [r3, #8]
 8004772:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004776:	f040 8381 	bne.w	8004e7c <main+0x1258>
				unsigned char checksum = 0xff;
 800477a:	23ff      	movs	r3, #255	; 0xff
 800477c:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
				for (int i = 0; i < 19; i++) checksum -= telemetry_rx_buf[i];
 8004780:	2300      	movs	r3, #0
 8004782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004784:	e00b      	b.n	800479e <main+0xb7a>
 8004786:	4a4e      	ldr	r2, [pc, #312]	; (80048c0 <main+0xc9c>)
 8004788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800478a:	4413      	add	r3, r2
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8004798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800479a:	3301      	adds	r3, #1
 800479c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800479e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047a0:	2b12      	cmp	r3, #18
 80047a2:	ddf0      	ble.n	8004786 <main+0xb62>
				if (checksum == telemetry_rx_buf[19]) {
 80047a4:	4b46      	ldr	r3, [pc, #280]	; (80048c0 <main+0xc9c>)
 80047a6:	7cdb      	ldrb	r3, [r3, #19]
 80047a8:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 80047ac:	429a      	cmp	r2, r3
 80047ae:	f040 8365 	bne.w	8004e7c <main+0x1258>
					//iBus.SwA == 1000 -> Motor off state and can have delay
					//Buzzer Beep is available at SwA 1000
					LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80047b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80047b6:	483d      	ldr	r0, [pc, #244]	; (80048ac <main+0xc88>)
 80047b8:	f7ff f97a 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
					TIM3->PSC = 1000;
 80047bc:	4b3b      	ldr	r3, [pc, #236]	; (80048ac <main+0xc88>)
 80047be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047c2:	629a      	str	r2, [r3, #40]	; 0x28
					HAL_Delay(10);
 80047c4:	200a      	movs	r0, #10
 80047c6:	f002 fc9f 	bl	8007108 <HAL_Delay>
					LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80047ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80047ce:	4837      	ldr	r0, [pc, #220]	; (80048ac <main+0xc88>)
 80047d0:	f7ff f97f 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

					switch(telemetry_rx_buf[2]) {
 80047d4:	4b3a      	ldr	r3, [pc, #232]	; (80048c0 <main+0xc9c>)
 80047d6:	789b      	ldrb	r3, [r3, #2]
 80047d8:	2b10      	cmp	r3, #16
 80047da:	f200 834f 	bhi.w	8004e7c <main+0x1258>
 80047de:	a201      	add	r2, pc, #4	; (adr r2, 80047e4 <main+0xbc0>)
 80047e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e4:	08004829 	.word	0x08004829
 80047e8:	080048e5 	.word	0x080048e5
 80047ec:	08004969 	.word	0x08004969
 80047f0:	080049ed 	.word	0x080049ed
 80047f4:	08004a71 	.word	0x08004a71
 80047f8:	08004af5 	.word	0x08004af5
 80047fc:	08004e7d 	.word	0x08004e7d
 8004800:	08004e7d 	.word	0x08004e7d
 8004804:	08004e7d 	.word	0x08004e7d
 8004808:	08004e7d 	.word	0x08004e7d
 800480c:	08004e7d 	.word	0x08004e7d
 8004810:	08004e7d 	.word	0x08004e7d
 8004814:	08004e7d 	.word	0x08004e7d
 8004818:	08004e7d 	.word	0x08004e7d
 800481c:	08004e7d 	.word	0x08004e7d
 8004820:	08004e7d 	.word	0x08004e7d
 8004824:	08004bd1 	.word	0x08004bd1
					case 0:
						//Save PID Gain at EEPROM
						roll.in.kp = *(float *)&telemetry_rx_buf[3];
 8004828:	4b26      	ldr	r3, [pc, #152]	; (80048c4 <main+0xca0>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a26      	ldr	r2, [pc, #152]	; (80048c8 <main+0xca4>)
 800482e:	6013      	str	r3, [r2, #0]
						roll.in.ki = *(float *)&telemetry_rx_buf[7];
 8004830:	4b26      	ldr	r3, [pc, #152]	; (80048cc <main+0xca8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a24      	ldr	r2, [pc, #144]	; (80048c8 <main+0xca4>)
 8004836:	6053      	str	r3, [r2, #4]
						roll.in.kd = *(float *)&telemetry_rx_buf[11];
 8004838:	4b25      	ldr	r3, [pc, #148]	; (80048d0 <main+0xcac>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a22      	ldr	r2, [pc, #136]	; (80048c8 <main+0xca4>)
 800483e:	6093      	str	r3, [r2, #8]
						EP_PIDGain_Write(telemetry_rx_buf[2], roll.in.kp, roll.in.ki, roll.in.kd);
 8004840:	4b1f      	ldr	r3, [pc, #124]	; (80048c0 <main+0xc9c>)
 8004842:	789a      	ldrb	r2, [r3, #2]
 8004844:	4b20      	ldr	r3, [pc, #128]	; (80048c8 <main+0xca4>)
 8004846:	edd3 7a00 	vldr	s15, [r3]
 800484a:	4b1f      	ldr	r3, [pc, #124]	; (80048c8 <main+0xca4>)
 800484c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004850:	4b1d      	ldr	r3, [pc, #116]	; (80048c8 <main+0xca4>)
 8004852:	edd3 6a02 	vldr	s13, [r3, #8]
 8004856:	eeb0 1a66 	vmov.f32	s2, s13
 800485a:	eef0 0a47 	vmov.f32	s1, s14
 800485e:	eeb0 0a67 	vmov.f32	s0, s15
 8004862:	4610      	mov	r0, r2
 8004864:	f7fc fbee 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &roll.in.kp, &roll.in.ki, &roll.in.kd);
 8004868:	4b15      	ldr	r3, [pc, #84]	; (80048c0 <main+0xc9c>)
 800486a:	7898      	ldrb	r0, [r3, #2]
 800486c:	4b19      	ldr	r3, [pc, #100]	; (80048d4 <main+0xcb0>)
 800486e:	4a1a      	ldr	r2, [pc, #104]	; (80048d8 <main+0xcb4>)
 8004870:	4915      	ldr	r1, [pc, #84]	; (80048c8 <main+0xca4>)
 8004872:	f7fc fc42 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], roll.in.kp, roll.in.ki, roll.in.kd);
 8004876:	4b12      	ldr	r3, [pc, #72]	; (80048c0 <main+0xc9c>)
 8004878:	789a      	ldrb	r2, [r3, #2]
 800487a:	4b13      	ldr	r3, [pc, #76]	; (80048c8 <main+0xca4>)
 800487c:	edd3 7a00 	vldr	s15, [r3]
 8004880:	4b11      	ldr	r3, [pc, #68]	; (80048c8 <main+0xca4>)
 8004882:	ed93 7a01 	vldr	s14, [r3, #4]
 8004886:	4b10      	ldr	r3, [pc, #64]	; (80048c8 <main+0xca4>)
 8004888:	edd3 6a02 	vldr	s13, [r3, #8]
 800488c:	eeb0 1a66 	vmov.f32	s2, s13
 8004890:	eef0 0a47 	vmov.f32	s1, s14
 8004894:	eeb0 0a67 	vmov.f32	s0, s15
 8004898:	4611      	mov	r1, r2
 800489a:	4810      	ldr	r0, [pc, #64]	; (80048dc <main+0xcb8>)
 800489c:	f001 f9b4 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80048a0:	2214      	movs	r2, #20
 80048a2:	490e      	ldr	r1, [pc, #56]	; (80048dc <main+0xcb8>)
 80048a4:	480e      	ldr	r0, [pc, #56]	; (80048e0 <main+0xcbc>)
 80048a6:	f005 fb79 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 80048aa:	e2e7      	b.n	8004e7c <main+0x1258>
 80048ac:	40000400 	.word	0x40000400
 80048b0:	20000318 	.word	0x20000318
 80048b4:	2000020b 	.word	0x2000020b
 80048b8:	40000c00 	.word	0x40000c00
 80048bc:	20000618 	.word	0x20000618
 80048c0:	20000604 	.word	0x20000604
 80048c4:	20000607 	.word	0x20000607
 80048c8:	20000488 	.word	0x20000488
 80048cc:	2000060b 	.word	0x2000060b
 80048d0:	2000060f 	.word	0x2000060f
 80048d4:	20000490 	.word	0x20000490
 80048d8:	2000048c 	.word	0x2000048c
 80048dc:	2000061c 	.word	0x2000061c
 80048e0:	20000688 	.word	0x20000688
					case 1:
						//Save PID Gain at EEPROM
						roll.out.kp = *(float *)&telemetry_rx_buf[3];
 80048e4:	4ba4      	ldr	r3, [pc, #656]	; (8004b78 <main+0xf54>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4aa4      	ldr	r2, [pc, #656]	; (8004b7c <main+0xf58>)
 80048ea:	6393      	str	r3, [r2, #56]	; 0x38
						roll.out.ki = *(float *)&telemetry_rx_buf[7];
 80048ec:	4ba4      	ldr	r3, [pc, #656]	; (8004b80 <main+0xf5c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4aa2      	ldr	r2, [pc, #648]	; (8004b7c <main+0xf58>)
 80048f2:	63d3      	str	r3, [r2, #60]	; 0x3c
						roll.out.kd = *(float *)&telemetry_rx_buf[11];
 80048f4:	4ba3      	ldr	r3, [pc, #652]	; (8004b84 <main+0xf60>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4aa0      	ldr	r2, [pc, #640]	; (8004b7c <main+0xf58>)
 80048fa:	6413      	str	r3, [r2, #64]	; 0x40
						EP_PIDGain_Write(telemetry_rx_buf[2], roll.out.kp, roll.out.ki, roll.out.kd);
 80048fc:	4ba2      	ldr	r3, [pc, #648]	; (8004b88 <main+0xf64>)
 80048fe:	789a      	ldrb	r2, [r3, #2]
 8004900:	4b9e      	ldr	r3, [pc, #632]	; (8004b7c <main+0xf58>)
 8004902:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004906:	4b9d      	ldr	r3, [pc, #628]	; (8004b7c <main+0xf58>)
 8004908:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800490c:	4b9b      	ldr	r3, [pc, #620]	; (8004b7c <main+0xf58>)
 800490e:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004912:	eeb0 1a66 	vmov.f32	s2, s13
 8004916:	eef0 0a47 	vmov.f32	s1, s14
 800491a:	eeb0 0a67 	vmov.f32	s0, s15
 800491e:	4610      	mov	r0, r2
 8004920:	f7fc fb90 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &roll.out.kp, &roll.out.ki, &roll.out.kd);
 8004924:	4b98      	ldr	r3, [pc, #608]	; (8004b88 <main+0xf64>)
 8004926:	7898      	ldrb	r0, [r3, #2]
 8004928:	4b98      	ldr	r3, [pc, #608]	; (8004b8c <main+0xf68>)
 800492a:	4a99      	ldr	r2, [pc, #612]	; (8004b90 <main+0xf6c>)
 800492c:	4999      	ldr	r1, [pc, #612]	; (8004b94 <main+0xf70>)
 800492e:	f7fc fbe4 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], roll.out.kp, roll.out.ki, roll.out.kd);
 8004932:	4b95      	ldr	r3, [pc, #596]	; (8004b88 <main+0xf64>)
 8004934:	789a      	ldrb	r2, [r3, #2]
 8004936:	4b91      	ldr	r3, [pc, #580]	; (8004b7c <main+0xf58>)
 8004938:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800493c:	4b8f      	ldr	r3, [pc, #572]	; (8004b7c <main+0xf58>)
 800493e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004942:	4b8e      	ldr	r3, [pc, #568]	; (8004b7c <main+0xf58>)
 8004944:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004948:	eeb0 1a66 	vmov.f32	s2, s13
 800494c:	eef0 0a47 	vmov.f32	s1, s14
 8004950:	eeb0 0a67 	vmov.f32	s0, s15
 8004954:	4611      	mov	r1, r2
 8004956:	4890      	ldr	r0, [pc, #576]	; (8004b98 <main+0xf74>)
 8004958:	f001 f956 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 800495c:	2214      	movs	r2, #20
 800495e:	498e      	ldr	r1, [pc, #568]	; (8004b98 <main+0xf74>)
 8004960:	488e      	ldr	r0, [pc, #568]	; (8004b9c <main+0xf78>)
 8004962:	f005 fb1b 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 8004966:	e289      	b.n	8004e7c <main+0x1258>
					case 2:
						//Save PID Gain at EEPROM
						pitch.in.kp = *(float *)&telemetry_rx_buf[3];
 8004968:	4b83      	ldr	r3, [pc, #524]	; (8004b78 <main+0xf54>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a8c      	ldr	r2, [pc, #560]	; (8004ba0 <main+0xf7c>)
 800496e:	6013      	str	r3, [r2, #0]
						pitch.in.ki = *(float *)&telemetry_rx_buf[7];
 8004970:	4b83      	ldr	r3, [pc, #524]	; (8004b80 <main+0xf5c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a8a      	ldr	r2, [pc, #552]	; (8004ba0 <main+0xf7c>)
 8004976:	6053      	str	r3, [r2, #4]
						pitch.in.kd = *(float *)&telemetry_rx_buf[11];
 8004978:	4b82      	ldr	r3, [pc, #520]	; (8004b84 <main+0xf60>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a88      	ldr	r2, [pc, #544]	; (8004ba0 <main+0xf7c>)
 800497e:	6093      	str	r3, [r2, #8]
						EP_PIDGain_Write(telemetry_rx_buf[2], pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8004980:	4b81      	ldr	r3, [pc, #516]	; (8004b88 <main+0xf64>)
 8004982:	789a      	ldrb	r2, [r3, #2]
 8004984:	4b86      	ldr	r3, [pc, #536]	; (8004ba0 <main+0xf7c>)
 8004986:	edd3 7a00 	vldr	s15, [r3]
 800498a:	4b85      	ldr	r3, [pc, #532]	; (8004ba0 <main+0xf7c>)
 800498c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004990:	4b83      	ldr	r3, [pc, #524]	; (8004ba0 <main+0xf7c>)
 8004992:	edd3 6a02 	vldr	s13, [r3, #8]
 8004996:	eeb0 1a66 	vmov.f32	s2, s13
 800499a:	eef0 0a47 	vmov.f32	s1, s14
 800499e:	eeb0 0a67 	vmov.f32	s0, s15
 80049a2:	4610      	mov	r0, r2
 80049a4:	f7fc fb4e 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &pitch.in.kp, &pitch.in.ki, &pitch.in.kd);
 80049a8:	4b77      	ldr	r3, [pc, #476]	; (8004b88 <main+0xf64>)
 80049aa:	7898      	ldrb	r0, [r3, #2]
 80049ac:	4b7d      	ldr	r3, [pc, #500]	; (8004ba4 <main+0xf80>)
 80049ae:	4a7e      	ldr	r2, [pc, #504]	; (8004ba8 <main+0xf84>)
 80049b0:	497b      	ldr	r1, [pc, #492]	; (8004ba0 <main+0xf7c>)
 80049b2:	f7fc fba2 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], pitch.in.kp, pitch.in.ki, pitch.in.kd);
 80049b6:	4b74      	ldr	r3, [pc, #464]	; (8004b88 <main+0xf64>)
 80049b8:	789a      	ldrb	r2, [r3, #2]
 80049ba:	4b79      	ldr	r3, [pc, #484]	; (8004ba0 <main+0xf7c>)
 80049bc:	edd3 7a00 	vldr	s15, [r3]
 80049c0:	4b77      	ldr	r3, [pc, #476]	; (8004ba0 <main+0xf7c>)
 80049c2:	ed93 7a01 	vldr	s14, [r3, #4]
 80049c6:	4b76      	ldr	r3, [pc, #472]	; (8004ba0 <main+0xf7c>)
 80049c8:	edd3 6a02 	vldr	s13, [r3, #8]
 80049cc:	eeb0 1a66 	vmov.f32	s2, s13
 80049d0:	eef0 0a47 	vmov.f32	s1, s14
 80049d4:	eeb0 0a67 	vmov.f32	s0, s15
 80049d8:	4611      	mov	r1, r2
 80049da:	486f      	ldr	r0, [pc, #444]	; (8004b98 <main+0xf74>)
 80049dc:	f001 f914 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80049e0:	2214      	movs	r2, #20
 80049e2:	496d      	ldr	r1, [pc, #436]	; (8004b98 <main+0xf74>)
 80049e4:	486d      	ldr	r0, [pc, #436]	; (8004b9c <main+0xf78>)
 80049e6:	f005 fad9 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 80049ea:	e247      	b.n	8004e7c <main+0x1258>
					case 3:
						//Save PID Gain at EEPROM
						pitch.out.kp = *(float *)&telemetry_rx_buf[3];
 80049ec:	4b62      	ldr	r3, [pc, #392]	; (8004b78 <main+0xf54>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a6b      	ldr	r2, [pc, #428]	; (8004ba0 <main+0xf7c>)
 80049f2:	6393      	str	r3, [r2, #56]	; 0x38
						pitch.out.ki = *(float *)&telemetry_rx_buf[7];
 80049f4:	4b62      	ldr	r3, [pc, #392]	; (8004b80 <main+0xf5c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a69      	ldr	r2, [pc, #420]	; (8004ba0 <main+0xf7c>)
 80049fa:	63d3      	str	r3, [r2, #60]	; 0x3c
						pitch.out.kd = *(float *)&telemetry_rx_buf[11];
 80049fc:	4b61      	ldr	r3, [pc, #388]	; (8004b84 <main+0xf60>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a67      	ldr	r2, [pc, #412]	; (8004ba0 <main+0xf7c>)
 8004a02:	6413      	str	r3, [r2, #64]	; 0x40
						EP_PIDGain_Write(telemetry_rx_buf[2], pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004a04:	4b60      	ldr	r3, [pc, #384]	; (8004b88 <main+0xf64>)
 8004a06:	789a      	ldrb	r2, [r3, #2]
 8004a08:	4b65      	ldr	r3, [pc, #404]	; (8004ba0 <main+0xf7c>)
 8004a0a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004a0e:	4b64      	ldr	r3, [pc, #400]	; (8004ba0 <main+0xf7c>)
 8004a10:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004a14:	4b62      	ldr	r3, [pc, #392]	; (8004ba0 <main+0xf7c>)
 8004a16:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004a1a:	eeb0 1a66 	vmov.f32	s2, s13
 8004a1e:	eef0 0a47 	vmov.f32	s1, s14
 8004a22:	eeb0 0a67 	vmov.f32	s0, s15
 8004a26:	4610      	mov	r0, r2
 8004a28:	f7fc fb0c 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &pitch.out.kp, &pitch.out.ki, &pitch.out.kd);
 8004a2c:	4b56      	ldr	r3, [pc, #344]	; (8004b88 <main+0xf64>)
 8004a2e:	7898      	ldrb	r0, [r3, #2]
 8004a30:	4b5e      	ldr	r3, [pc, #376]	; (8004bac <main+0xf88>)
 8004a32:	4a5f      	ldr	r2, [pc, #380]	; (8004bb0 <main+0xf8c>)
 8004a34:	495f      	ldr	r1, [pc, #380]	; (8004bb4 <main+0xf90>)
 8004a36:	f7fc fb60 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004a3a:	4b53      	ldr	r3, [pc, #332]	; (8004b88 <main+0xf64>)
 8004a3c:	789a      	ldrb	r2, [r3, #2]
 8004a3e:	4b58      	ldr	r3, [pc, #352]	; (8004ba0 <main+0xf7c>)
 8004a40:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004a44:	4b56      	ldr	r3, [pc, #344]	; (8004ba0 <main+0xf7c>)
 8004a46:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004a4a:	4b55      	ldr	r3, [pc, #340]	; (8004ba0 <main+0xf7c>)
 8004a4c:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004a50:	eeb0 1a66 	vmov.f32	s2, s13
 8004a54:	eef0 0a47 	vmov.f32	s1, s14
 8004a58:	eeb0 0a67 	vmov.f32	s0, s15
 8004a5c:	4611      	mov	r1, r2
 8004a5e:	484e      	ldr	r0, [pc, #312]	; (8004b98 <main+0xf74>)
 8004a60:	f001 f8d2 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004a64:	2214      	movs	r2, #20
 8004a66:	494c      	ldr	r1, [pc, #304]	; (8004b98 <main+0xf74>)
 8004a68:	484c      	ldr	r0, [pc, #304]	; (8004b9c <main+0xf78>)
 8004a6a:	f005 fa97 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 8004a6e:	e205      	b.n	8004e7c <main+0x1258>
					case 4:
						//Save PID Gain at EEPROM
						yaw_heading.kp = *(float *)&telemetry_rx_buf[3];
 8004a70:	4b41      	ldr	r3, [pc, #260]	; (8004b78 <main+0xf54>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a50      	ldr	r2, [pc, #320]	; (8004bb8 <main+0xf94>)
 8004a76:	6013      	str	r3, [r2, #0]
						yaw_heading.ki = *(float *)&telemetry_rx_buf[7];
 8004a78:	4b41      	ldr	r3, [pc, #260]	; (8004b80 <main+0xf5c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a4e      	ldr	r2, [pc, #312]	; (8004bb8 <main+0xf94>)
 8004a7e:	6053      	str	r3, [r2, #4]
						yaw_heading.kd = *(float *)&telemetry_rx_buf[11];
 8004a80:	4b40      	ldr	r3, [pc, #256]	; (8004b84 <main+0xf60>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a4c      	ldr	r2, [pc, #304]	; (8004bb8 <main+0xf94>)
 8004a86:	6093      	str	r3, [r2, #8]
						EP_PIDGain_Write(telemetry_rx_buf[2], yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004a88:	4b3f      	ldr	r3, [pc, #252]	; (8004b88 <main+0xf64>)
 8004a8a:	789a      	ldrb	r2, [r3, #2]
 8004a8c:	4b4a      	ldr	r3, [pc, #296]	; (8004bb8 <main+0xf94>)
 8004a8e:	edd3 7a00 	vldr	s15, [r3]
 8004a92:	4b49      	ldr	r3, [pc, #292]	; (8004bb8 <main+0xf94>)
 8004a94:	ed93 7a01 	vldr	s14, [r3, #4]
 8004a98:	4b47      	ldr	r3, [pc, #284]	; (8004bb8 <main+0xf94>)
 8004a9a:	edd3 6a02 	vldr	s13, [r3, #8]
 8004a9e:	eeb0 1a66 	vmov.f32	s2, s13
 8004aa2:	eef0 0a47 	vmov.f32	s1, s14
 8004aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8004aaa:	4610      	mov	r0, r2
 8004aac:	f7fc faca 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_heading.kp, &yaw_heading.ki, &yaw_heading.kd);
 8004ab0:	4b35      	ldr	r3, [pc, #212]	; (8004b88 <main+0xf64>)
 8004ab2:	7898      	ldrb	r0, [r3, #2]
 8004ab4:	4b41      	ldr	r3, [pc, #260]	; (8004bbc <main+0xf98>)
 8004ab6:	4a42      	ldr	r2, [pc, #264]	; (8004bc0 <main+0xf9c>)
 8004ab8:	493f      	ldr	r1, [pc, #252]	; (8004bb8 <main+0xf94>)
 8004aba:	f7fc fb1e 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004abe:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <main+0xf64>)
 8004ac0:	789a      	ldrb	r2, [r3, #2]
 8004ac2:	4b3d      	ldr	r3, [pc, #244]	; (8004bb8 <main+0xf94>)
 8004ac4:	edd3 7a00 	vldr	s15, [r3]
 8004ac8:	4b3b      	ldr	r3, [pc, #236]	; (8004bb8 <main+0xf94>)
 8004aca:	ed93 7a01 	vldr	s14, [r3, #4]
 8004ace:	4b3a      	ldr	r3, [pc, #232]	; (8004bb8 <main+0xf94>)
 8004ad0:	edd3 6a02 	vldr	s13, [r3, #8]
 8004ad4:	eeb0 1a66 	vmov.f32	s2, s13
 8004ad8:	eef0 0a47 	vmov.f32	s1, s14
 8004adc:	eeb0 0a67 	vmov.f32	s0, s15
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	482d      	ldr	r0, [pc, #180]	; (8004b98 <main+0xf74>)
 8004ae4:	f001 f890 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004ae8:	2214      	movs	r2, #20
 8004aea:	492b      	ldr	r1, [pc, #172]	; (8004b98 <main+0xf74>)
 8004aec:	482b      	ldr	r0, [pc, #172]	; (8004b9c <main+0xf78>)
 8004aee:	f005 fa55 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 8004af2:	e1c3      	b.n	8004e7c <main+0x1258>
					case 5:
						//Save PID Gain at EEPROM
						yaw_rate.kp = *(float *)&telemetry_rx_buf[3];
 8004af4:	4b20      	ldr	r3, [pc, #128]	; (8004b78 <main+0xf54>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a32      	ldr	r2, [pc, #200]	; (8004bc4 <main+0xfa0>)
 8004afa:	6013      	str	r3, [r2, #0]
						yaw_rate.ki = *(float *)&telemetry_rx_buf[7];
 8004afc:	4b20      	ldr	r3, [pc, #128]	; (8004b80 <main+0xf5c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a30      	ldr	r2, [pc, #192]	; (8004bc4 <main+0xfa0>)
 8004b02:	6053      	str	r3, [r2, #4]
						yaw_rate.kd = *(float *)&telemetry_rx_buf[11];
 8004b04:	4b1f      	ldr	r3, [pc, #124]	; (8004b84 <main+0xf60>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a2e      	ldr	r2, [pc, #184]	; (8004bc4 <main+0xfa0>)
 8004b0a:	6093      	str	r3, [r2, #8]
						EP_PIDGain_Write(telemetry_rx_buf[2], yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004b0c:	4b1e      	ldr	r3, [pc, #120]	; (8004b88 <main+0xf64>)
 8004b0e:	789a      	ldrb	r2, [r3, #2]
 8004b10:	4b2c      	ldr	r3, [pc, #176]	; (8004bc4 <main+0xfa0>)
 8004b12:	edd3 7a00 	vldr	s15, [r3]
 8004b16:	4b2b      	ldr	r3, [pc, #172]	; (8004bc4 <main+0xfa0>)
 8004b18:	ed93 7a01 	vldr	s14, [r3, #4]
 8004b1c:	4b29      	ldr	r3, [pc, #164]	; (8004bc4 <main+0xfa0>)
 8004b1e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004b22:	eeb0 1a66 	vmov.f32	s2, s13
 8004b26:	eef0 0a47 	vmov.f32	s1, s14
 8004b2a:	eeb0 0a67 	vmov.f32	s0, s15
 8004b2e:	4610      	mov	r0, r2
 8004b30:	f7fc fa88 	bl	8001044 <EP_PIDGain_Write>
						//Read PID Gain from EEPROM and FC -> GCS
						EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_rate.kp, &yaw_rate.ki, &yaw_rate.kd);
 8004b34:	4b14      	ldr	r3, [pc, #80]	; (8004b88 <main+0xf64>)
 8004b36:	7898      	ldrb	r0, [r3, #2]
 8004b38:	4b23      	ldr	r3, [pc, #140]	; (8004bc8 <main+0xfa4>)
 8004b3a:	4a24      	ldr	r2, [pc, #144]	; (8004bcc <main+0xfa8>)
 8004b3c:	4921      	ldr	r1, [pc, #132]	; (8004bc4 <main+0xfa0>)
 8004b3e:	f7fc fadc 	bl	80010fa <EP_PIDGain_Read>
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[2], yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004b42:	4b11      	ldr	r3, [pc, #68]	; (8004b88 <main+0xf64>)
 8004b44:	789a      	ldrb	r2, [r3, #2]
 8004b46:	4b1f      	ldr	r3, [pc, #124]	; (8004bc4 <main+0xfa0>)
 8004b48:	edd3 7a00 	vldr	s15, [r3]
 8004b4c:	4b1d      	ldr	r3, [pc, #116]	; (8004bc4 <main+0xfa0>)
 8004b4e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004b52:	4b1c      	ldr	r3, [pc, #112]	; (8004bc4 <main+0xfa0>)
 8004b54:	edd3 6a02 	vldr	s13, [r3, #8]
 8004b58:	eeb0 1a66 	vmov.f32	s2, s13
 8004b5c:	eef0 0a47 	vmov.f32	s1, s14
 8004b60:	eeb0 0a67 	vmov.f32	s0, s15
 8004b64:	4611      	mov	r1, r2
 8004b66:	480c      	ldr	r0, [pc, #48]	; (8004b98 <main+0xf74>)
 8004b68:	f001 f84e 	bl	8005c08 <Encode_Msg_PID_Gain>
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004b6c:	2214      	movs	r2, #20
 8004b6e:	490a      	ldr	r1, [pc, #40]	; (8004b98 <main+0xf74>)
 8004b70:	480a      	ldr	r0, [pc, #40]	; (8004b9c <main+0xf78>)
 8004b72:	f005 fa13 	bl	8009f9c <HAL_UART_Transmit_IT>
						break;
 8004b76:	e181      	b.n	8004e7c <main+0x1258>
 8004b78:	20000607 	.word	0x20000607
 8004b7c:	20000488 	.word	0x20000488
 8004b80:	2000060b 	.word	0x2000060b
 8004b84:	2000060f 	.word	0x2000060f
 8004b88:	20000604 	.word	0x20000604
 8004b8c:	200004c8 	.word	0x200004c8
 8004b90:	200004c4 	.word	0x200004c4
 8004b94:	200004c0 	.word	0x200004c0
 8004b98:	2000061c 	.word	0x2000061c
 8004b9c:	20000688 	.word	0x20000688
 8004ba0:	20000418 	.word	0x20000418
 8004ba4:	20000420 	.word	0x20000420
 8004ba8:	2000041c 	.word	0x2000041c
 8004bac:	20000458 	.word	0x20000458
 8004bb0:	20000454 	.word	0x20000454
 8004bb4:	20000450 	.word	0x20000450
 8004bb8:	200003e0 	.word	0x200003e0
 8004bbc:	200003e8 	.word	0x200003e8
 8004bc0:	200003e4 	.word	0x200003e4
 8004bc4:	200003a8 	.word	0x200003a8
 8004bc8:	200003b0 	.word	0x200003b0
 8004bcc:	200003ac 	.word	0x200003ac
					case 0x10:
						switch(telemetry_rx_buf[3]) {
 8004bd0:	4bb4      	ldr	r3, [pc, #720]	; (8004ea4 <main+0x1280>)
 8004bd2:	78db      	ldrb	r3, [r3, #3]
 8004bd4:	2b06      	cmp	r3, #6
 8004bd6:	f200 8150 	bhi.w	8004e7a <main+0x1256>
 8004bda:	a201      	add	r2, pc, #4	; (adr r2, 8004be0 <main+0xfbc>)
 8004bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be0:	08004bfd 	.word	0x08004bfd
 8004be4:	08004c35 	.word	0x08004c35
 8004be8:	08004c6d 	.word	0x08004c6d
 8004bec:	08004ca5 	.word	0x08004ca5
 8004bf0:	08004cdd 	.word	0x08004cdd
 8004bf4:	08004d15 	.word	0x08004d15
 8004bf8:	08004d4d 	.word	0x08004d4d
						case 0:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], roll.in.kp, roll.in.ki, roll.in.kd);
 8004bfc:	4ba9      	ldr	r3, [pc, #676]	; (8004ea4 <main+0x1280>)
 8004bfe:	78da      	ldrb	r2, [r3, #3]
 8004c00:	4ba9      	ldr	r3, [pc, #676]	; (8004ea8 <main+0x1284>)
 8004c02:	edd3 7a00 	vldr	s15, [r3]
 8004c06:	4ba8      	ldr	r3, [pc, #672]	; (8004ea8 <main+0x1284>)
 8004c08:	ed93 7a01 	vldr	s14, [r3, #4]
 8004c0c:	4ba6      	ldr	r3, [pc, #664]	; (8004ea8 <main+0x1284>)
 8004c0e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004c12:	eeb0 1a66 	vmov.f32	s2, s13
 8004c16:	eef0 0a47 	vmov.f32	s1, s14
 8004c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c1e:	4611      	mov	r1, r2
 8004c20:	48a2      	ldr	r0, [pc, #648]	; (8004eac <main+0x1288>)
 8004c22:	f000 fff1 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004c26:	230a      	movs	r3, #10
 8004c28:	2214      	movs	r2, #20
 8004c2a:	49a0      	ldr	r1, [pc, #640]	; (8004eac <main+0x1288>)
 8004c2c:	48a0      	ldr	r0, [pc, #640]	; (8004eb0 <main+0x128c>)
 8004c2e:	f005 f91c 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004c32:	e122      	b.n	8004e7a <main+0x1256>
						case 1:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], roll.out.kp, roll.out.ki, roll.out.kd);
 8004c34:	4b9b      	ldr	r3, [pc, #620]	; (8004ea4 <main+0x1280>)
 8004c36:	78da      	ldrb	r2, [r3, #3]
 8004c38:	4b9b      	ldr	r3, [pc, #620]	; (8004ea8 <main+0x1284>)
 8004c3a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004c3e:	4b9a      	ldr	r3, [pc, #616]	; (8004ea8 <main+0x1284>)
 8004c40:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004c44:	4b98      	ldr	r3, [pc, #608]	; (8004ea8 <main+0x1284>)
 8004c46:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004c4a:	eeb0 1a66 	vmov.f32	s2, s13
 8004c4e:	eef0 0a47 	vmov.f32	s1, s14
 8004c52:	eeb0 0a67 	vmov.f32	s0, s15
 8004c56:	4611      	mov	r1, r2
 8004c58:	4894      	ldr	r0, [pc, #592]	; (8004eac <main+0x1288>)
 8004c5a:	f000 ffd5 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004c5e:	230a      	movs	r3, #10
 8004c60:	2214      	movs	r2, #20
 8004c62:	4992      	ldr	r1, [pc, #584]	; (8004eac <main+0x1288>)
 8004c64:	4892      	ldr	r0, [pc, #584]	; (8004eb0 <main+0x128c>)
 8004c66:	f005 f900 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004c6a:	e106      	b.n	8004e7a <main+0x1256>
						case 2:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8004c6c:	4b8d      	ldr	r3, [pc, #564]	; (8004ea4 <main+0x1280>)
 8004c6e:	78da      	ldrb	r2, [r3, #3]
 8004c70:	4b90      	ldr	r3, [pc, #576]	; (8004eb4 <main+0x1290>)
 8004c72:	edd3 7a00 	vldr	s15, [r3]
 8004c76:	4b8f      	ldr	r3, [pc, #572]	; (8004eb4 <main+0x1290>)
 8004c78:	ed93 7a01 	vldr	s14, [r3, #4]
 8004c7c:	4b8d      	ldr	r3, [pc, #564]	; (8004eb4 <main+0x1290>)
 8004c7e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004c82:	eeb0 1a66 	vmov.f32	s2, s13
 8004c86:	eef0 0a47 	vmov.f32	s1, s14
 8004c8a:	eeb0 0a67 	vmov.f32	s0, s15
 8004c8e:	4611      	mov	r1, r2
 8004c90:	4886      	ldr	r0, [pc, #536]	; (8004eac <main+0x1288>)
 8004c92:	f000 ffb9 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004c96:	230a      	movs	r3, #10
 8004c98:	2214      	movs	r2, #20
 8004c9a:	4984      	ldr	r1, [pc, #528]	; (8004eac <main+0x1288>)
 8004c9c:	4884      	ldr	r0, [pc, #528]	; (8004eb0 <main+0x128c>)
 8004c9e:	f005 f8e4 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004ca2:	e0ea      	b.n	8004e7a <main+0x1256>
						case 3:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004ca4:	4b7f      	ldr	r3, [pc, #508]	; (8004ea4 <main+0x1280>)
 8004ca6:	78da      	ldrb	r2, [r3, #3]
 8004ca8:	4b82      	ldr	r3, [pc, #520]	; (8004eb4 <main+0x1290>)
 8004caa:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004cae:	4b81      	ldr	r3, [pc, #516]	; (8004eb4 <main+0x1290>)
 8004cb0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004cb4:	4b7f      	ldr	r3, [pc, #508]	; (8004eb4 <main+0x1290>)
 8004cb6:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004cba:	eeb0 1a66 	vmov.f32	s2, s13
 8004cbe:	eef0 0a47 	vmov.f32	s1, s14
 8004cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8004cc6:	4611      	mov	r1, r2
 8004cc8:	4878      	ldr	r0, [pc, #480]	; (8004eac <main+0x1288>)
 8004cca:	f000 ff9d 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004cce:	230a      	movs	r3, #10
 8004cd0:	2214      	movs	r2, #20
 8004cd2:	4976      	ldr	r1, [pc, #472]	; (8004eac <main+0x1288>)
 8004cd4:	4876      	ldr	r0, [pc, #472]	; (8004eb0 <main+0x128c>)
 8004cd6:	f005 f8c8 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004cda:	e0ce      	b.n	8004e7a <main+0x1256>
						case 4:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004cdc:	4b71      	ldr	r3, [pc, #452]	; (8004ea4 <main+0x1280>)
 8004cde:	78da      	ldrb	r2, [r3, #3]
 8004ce0:	4b75      	ldr	r3, [pc, #468]	; (8004eb8 <main+0x1294>)
 8004ce2:	edd3 7a00 	vldr	s15, [r3]
 8004ce6:	4b74      	ldr	r3, [pc, #464]	; (8004eb8 <main+0x1294>)
 8004ce8:	ed93 7a01 	vldr	s14, [r3, #4]
 8004cec:	4b72      	ldr	r3, [pc, #456]	; (8004eb8 <main+0x1294>)
 8004cee:	edd3 6a02 	vldr	s13, [r3, #8]
 8004cf2:	eeb0 1a66 	vmov.f32	s2, s13
 8004cf6:	eef0 0a47 	vmov.f32	s1, s14
 8004cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8004cfe:	4611      	mov	r1, r2
 8004d00:	486a      	ldr	r0, [pc, #424]	; (8004eac <main+0x1288>)
 8004d02:	f000 ff81 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004d06:	230a      	movs	r3, #10
 8004d08:	2214      	movs	r2, #20
 8004d0a:	4968      	ldr	r1, [pc, #416]	; (8004eac <main+0x1288>)
 8004d0c:	4868      	ldr	r0, [pc, #416]	; (8004eb0 <main+0x128c>)
 8004d0e:	f005 f8ac 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004d12:	e0b2      	b.n	8004e7a <main+0x1256>
						case 5:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], telemetry_rx_buf[3], yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004d14:	4b63      	ldr	r3, [pc, #396]	; (8004ea4 <main+0x1280>)
 8004d16:	78da      	ldrb	r2, [r3, #3]
 8004d18:	4b68      	ldr	r3, [pc, #416]	; (8004ebc <main+0x1298>)
 8004d1a:	edd3 7a00 	vldr	s15, [r3]
 8004d1e:	4b67      	ldr	r3, [pc, #412]	; (8004ebc <main+0x1298>)
 8004d20:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d24:	4b65      	ldr	r3, [pc, #404]	; (8004ebc <main+0x1298>)
 8004d26:	edd3 6a02 	vldr	s13, [r3, #8]
 8004d2a:	eeb0 1a66 	vmov.f32	s2, s13
 8004d2e:	eef0 0a47 	vmov.f32	s1, s14
 8004d32:	eeb0 0a67 	vmov.f32	s0, s15
 8004d36:	4611      	mov	r1, r2
 8004d38:	485c      	ldr	r0, [pc, #368]	; (8004eac <main+0x1288>)
 8004d3a:	f000 ff65 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004d3e:	230a      	movs	r3, #10
 8004d40:	2214      	movs	r2, #20
 8004d42:	495a      	ldr	r1, [pc, #360]	; (8004eac <main+0x1288>)
 8004d44:	485a      	ldr	r0, [pc, #360]	; (8004eb0 <main+0x128c>)
 8004d46:	f005 f890 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004d4a:	e096      	b.n	8004e7a <main+0x1256>
						case 6:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll.in.kp, roll.in.ki, roll.in.kd);
 8004d4c:	4b56      	ldr	r3, [pc, #344]	; (8004ea8 <main+0x1284>)
 8004d4e:	edd3 7a00 	vldr	s15, [r3]
 8004d52:	4b55      	ldr	r3, [pc, #340]	; (8004ea8 <main+0x1284>)
 8004d54:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d58:	4b53      	ldr	r3, [pc, #332]	; (8004ea8 <main+0x1284>)
 8004d5a:	edd3 6a02 	vldr	s13, [r3, #8]
 8004d5e:	eeb0 1a66 	vmov.f32	s2, s13
 8004d62:	eef0 0a47 	vmov.f32	s1, s14
 8004d66:	eeb0 0a67 	vmov.f32	s0, s15
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	484f      	ldr	r0, [pc, #316]	; (8004eac <main+0x1288>)
 8004d6e:	f000 ff4b 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004d72:	230a      	movs	r3, #10
 8004d74:	2214      	movs	r2, #20
 8004d76:	494d      	ldr	r1, [pc, #308]	; (8004eac <main+0x1288>)
 8004d78:	484d      	ldr	r0, [pc, #308]	; (8004eb0 <main+0x128c>)
 8004d7a:	f005 f876 	bl	8009e6a <HAL_UART_Transmit>

							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll.out.kp, roll.out.ki, roll.out.kd);
 8004d7e:	4b4a      	ldr	r3, [pc, #296]	; (8004ea8 <main+0x1284>)
 8004d80:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004d84:	4b48      	ldr	r3, [pc, #288]	; (8004ea8 <main+0x1284>)
 8004d86:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004d8a:	4b47      	ldr	r3, [pc, #284]	; (8004ea8 <main+0x1284>)
 8004d8c:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004d90:	eeb0 1a66 	vmov.f32	s2, s13
 8004d94:	eef0 0a47 	vmov.f32	s1, s14
 8004d98:	eeb0 0a67 	vmov.f32	s0, s15
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	4843      	ldr	r0, [pc, #268]	; (8004eac <main+0x1288>)
 8004da0:	f000 ff32 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004da4:	230a      	movs	r3, #10
 8004da6:	2214      	movs	r2, #20
 8004da8:	4940      	ldr	r1, [pc, #256]	; (8004eac <main+0x1288>)
 8004daa:	4841      	ldr	r0, [pc, #260]	; (8004eb0 <main+0x128c>)
 8004dac:	f005 f85d 	bl	8009e6a <HAL_UART_Transmit>

							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch.in.kp, pitch.in.ki, pitch.in.kd);
 8004db0:	4b40      	ldr	r3, [pc, #256]	; (8004eb4 <main+0x1290>)
 8004db2:	edd3 7a00 	vldr	s15, [r3]
 8004db6:	4b3f      	ldr	r3, [pc, #252]	; (8004eb4 <main+0x1290>)
 8004db8:	ed93 7a01 	vldr	s14, [r3, #4]
 8004dbc:	4b3d      	ldr	r3, [pc, #244]	; (8004eb4 <main+0x1290>)
 8004dbe:	edd3 6a02 	vldr	s13, [r3, #8]
 8004dc2:	eeb0 1a66 	vmov.f32	s2, s13
 8004dc6:	eef0 0a47 	vmov.f32	s1, s14
 8004dca:	eeb0 0a67 	vmov.f32	s0, s15
 8004dce:	2102      	movs	r1, #2
 8004dd0:	4836      	ldr	r0, [pc, #216]	; (8004eac <main+0x1288>)
 8004dd2:	f000 ff19 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004dd6:	230a      	movs	r3, #10
 8004dd8:	2214      	movs	r2, #20
 8004dda:	4934      	ldr	r1, [pc, #208]	; (8004eac <main+0x1288>)
 8004ddc:	4834      	ldr	r0, [pc, #208]	; (8004eb0 <main+0x128c>)
 8004dde:	f005 f844 	bl	8009e6a <HAL_UART_Transmit>

							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch.out.kp, pitch.out.ki, pitch.out.kd);
 8004de2:	4b34      	ldr	r3, [pc, #208]	; (8004eb4 <main+0x1290>)
 8004de4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004de8:	4b32      	ldr	r3, [pc, #200]	; (8004eb4 <main+0x1290>)
 8004dea:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8004dee:	4b31      	ldr	r3, [pc, #196]	; (8004eb4 <main+0x1290>)
 8004df0:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8004df4:	eeb0 1a66 	vmov.f32	s2, s13
 8004df8:	eef0 0a47 	vmov.f32	s1, s14
 8004dfc:	eeb0 0a67 	vmov.f32	s0, s15
 8004e00:	2103      	movs	r1, #3
 8004e02:	482a      	ldr	r0, [pc, #168]	; (8004eac <main+0x1288>)
 8004e04:	f000 ff00 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004e08:	230a      	movs	r3, #10
 8004e0a:	2214      	movs	r2, #20
 8004e0c:	4927      	ldr	r1, [pc, #156]	; (8004eac <main+0x1288>)
 8004e0e:	4828      	ldr	r0, [pc, #160]	; (8004eb0 <main+0x128c>)
 8004e10:	f005 f82b 	bl	8009e6a <HAL_UART_Transmit>

							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading.kp, yaw_heading.ki, yaw_heading.kd);
 8004e14:	4b28      	ldr	r3, [pc, #160]	; (8004eb8 <main+0x1294>)
 8004e16:	edd3 7a00 	vldr	s15, [r3]
 8004e1a:	4b27      	ldr	r3, [pc, #156]	; (8004eb8 <main+0x1294>)
 8004e1c:	ed93 7a01 	vldr	s14, [r3, #4]
 8004e20:	4b25      	ldr	r3, [pc, #148]	; (8004eb8 <main+0x1294>)
 8004e22:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e26:	eeb0 1a66 	vmov.f32	s2, s13
 8004e2a:	eef0 0a47 	vmov.f32	s1, s14
 8004e2e:	eeb0 0a67 	vmov.f32	s0, s15
 8004e32:	2104      	movs	r1, #4
 8004e34:	481d      	ldr	r0, [pc, #116]	; (8004eac <main+0x1288>)
 8004e36:	f000 fee7 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004e3a:	230a      	movs	r3, #10
 8004e3c:	2214      	movs	r2, #20
 8004e3e:	491b      	ldr	r1, [pc, #108]	; (8004eac <main+0x1288>)
 8004e40:	481b      	ldr	r0, [pc, #108]	; (8004eb0 <main+0x128c>)
 8004e42:	f005 f812 	bl	8009e6a <HAL_UART_Transmit>

							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate.kp, yaw_rate.ki, yaw_rate.kd);
 8004e46:	4b1d      	ldr	r3, [pc, #116]	; (8004ebc <main+0x1298>)
 8004e48:	edd3 7a00 	vldr	s15, [r3]
 8004e4c:	4b1b      	ldr	r3, [pc, #108]	; (8004ebc <main+0x1298>)
 8004e4e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004e52:	4b1a      	ldr	r3, [pc, #104]	; (8004ebc <main+0x1298>)
 8004e54:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e58:	eeb0 1a66 	vmov.f32	s2, s13
 8004e5c:	eef0 0a47 	vmov.f32	s1, s14
 8004e60:	eeb0 0a67 	vmov.f32	s0, s15
 8004e64:	2105      	movs	r1, #5
 8004e66:	4811      	ldr	r0, [pc, #68]	; (8004eac <main+0x1288>)
 8004e68:	f000 fece 	bl	8005c08 <Encode_Msg_PID_Gain>
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8004e6c:	230a      	movs	r3, #10
 8004e6e:	2214      	movs	r2, #20
 8004e70:	490e      	ldr	r1, [pc, #56]	; (8004eac <main+0x1288>)
 8004e72:	480f      	ldr	r0, [pc, #60]	; (8004eb0 <main+0x128c>)
 8004e74:	f004 fff9 	bl	8009e6a <HAL_UART_Transmit>
							break;
 8004e78:	bf00      	nop
						}
						break;
 8004e7a:	bf00      	nop
					}
				}
			}
		}

		if (tim7_20ms_flag == 1 && tim7_100ms_flag != 1) {
 8004e7c:	4b10      	ldr	r3, [pc, #64]	; (8004ec0 <main+0x129c>)
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d121      	bne.n	8004ec8 <main+0x12a4>
 8004e84:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <main+0x12a0>)
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d01d      	beq.n	8004ec8 <main+0x12a4>
			//20ms - 50Hz
			tim7_20ms_flag = 0;
 8004e8c:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <main+0x129c>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 8004e92:	4806      	ldr	r0, [pc, #24]	; (8004eac <main+0x1288>)
 8004e94:	f000 fc7c 	bl	8005790 <Encode_Msg_AHRS>
			//Transmit
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004e98:	2214      	movs	r2, #20
 8004e9a:	4904      	ldr	r1, [pc, #16]	; (8004eac <main+0x1288>)
 8004e9c:	4804      	ldr	r0, [pc, #16]	; (8004eb0 <main+0x128c>)
 8004e9e:	f005 f87d 	bl	8009f9c <HAL_UART_Transmit_IT>
 8004ea2:	e02a      	b.n	8004efa <main+0x12d6>
 8004ea4:	20000604 	.word	0x20000604
 8004ea8:	20000488 	.word	0x20000488
 8004eac:	2000061c 	.word	0x2000061c
 8004eb0:	20000688 	.word	0x20000688
 8004eb4:	20000418 	.word	0x20000418
 8004eb8:	200003e0 	.word	0x200003e0
 8004ebc:	200003a8 	.word	0x200003a8
 8004ec0:	20000218 	.word	0x20000218
 8004ec4:	20000219 	.word	0x20000219
		}
		else if (tim7_100ms_flag == 1 && tim7_20ms_flag == 1) {
 8004ec8:	4bb6      	ldr	r3, [pc, #728]	; (80051a4 <main+0x1580>)
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d114      	bne.n	8004efa <main+0x12d6>
 8004ed0:	4bb5      	ldr	r3, [pc, #724]	; (80051a8 <main+0x1584>)
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d110      	bne.n	8004efa <main+0x12d6>
			//100ms - 10Hz
			tim7_100ms_flag = 0;
 8004ed8:	4bb2      	ldr	r3, [pc, #712]	; (80051a4 <main+0x1580>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	701a      	strb	r2, [r3, #0]
			//20ms - 50Hz
			tim7_20ms_flag = 0;
 8004ede:	4bb2      	ldr	r3, [pc, #712]	; (80051a8 <main+0x1584>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	701a      	strb	r2, [r3, #0]
			//AHRS
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 8004ee4:	48b1      	ldr	r0, [pc, #708]	; (80051ac <main+0x1588>)
 8004ee6:	f000 fc53 	bl	8005790 <Encode_Msg_AHRS>
			//GPS
			Encode_Msg_GPS(&telemetry_tx_buf[20]);
 8004eea:	48b1      	ldr	r0, [pc, #708]	; (80051b0 <main+0x158c>)
 8004eec:	f000 fdcc 	bl	8005a88 <Encode_Msg_GPS>
			//Transmit
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 40);
 8004ef0:	2228      	movs	r2, #40	; 0x28
 8004ef2:	49ae      	ldr	r1, [pc, #696]	; (80051ac <main+0x1588>)
 8004ef4:	48af      	ldr	r0, [pc, #700]	; (80051b4 <main+0x1590>)
 8004ef6:	f005 f851 	bl	8009f9c <HAL_UART_Transmit_IT>
		}

		//Battery Part
		batteryVolt = adcVal * 0.003619f;
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	ee07 3a90 	vmov	s15, r3
 8004f00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f04:	ed9f 7aac 	vldr	s14, [pc, #688]	; 80051b8 <main+0x1594>
 8004f08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f0c:	4bab      	ldr	r3, [pc, #684]	; (80051bc <main+0x1598>)
 8004f0e:	edc3 7a00 	vstr	s15, [r3]
		//		printf("%d\t%.2f\n", adcVal, batteryVolt);
		if (batteryVolt < 10.0f) {
 8004f12:	4baa      	ldr	r3, [pc, #680]	; (80051bc <main+0x1598>)
 8004f14:	edd3 7a00 	vldr	s15, [r3]
 8004f18:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004f1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f24:	d503      	bpl.n	8004f2e <main+0x130a>
			low_bat_flag = 1;
 8004f26:	4ba6      	ldr	r3, [pc, #664]	; (80051c0 <main+0x159c>)
 8004f28:	2201      	movs	r2, #1
 8004f2a:	701a      	strb	r2, [r3, #0]
 8004f2c:	e002      	b.n	8004f34 <main+0x1310>
			//			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
			//			TIM3->PSC = 1500;
		}
		else {
			low_bat_flag = 0;
 8004f2e:	4ba4      	ldr	r3, [pc, #656]	; (80051c0 <main+0x159c>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	701a      	strb	r2, [r3, #0]
			//			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
		}


		//BNO080 - 9DOF
		if (BNO080_dataAvailable() == 1) {
 8004f34:	f7fc fb5c 	bl	80015f0 <BNO080_dataAvailable>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d134      	bne.n	8004fa8 <main+0x1384>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0);
 8004f3e:	2101      	movs	r1, #1
 8004f40:	48a0      	ldr	r0, [pc, #640]	; (80051c4 <main+0x15a0>)
 8004f42:	f7fe fe37 	bl	8003bb4 <LL_GPIO_TogglePin>

			q[0] = BNO080_getQuatI();
 8004f46:	f7fc fcdf 	bl	8001908 <BNO080_getQuatI>
 8004f4a:	eef0 7a40 	vmov.f32	s15, s0
 8004f4e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			q[1] = BNO080_getQuatJ();
 8004f52:	f7fc fcef 	bl	8001934 <BNO080_getQuatJ>
 8004f56:	eef0 7a40 	vmov.f32	s15, s0
 8004f5a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
			q[2] = BNO080_getQuatK();
 8004f5e:	f7fc fcff 	bl	8001960 <BNO080_getQuatK>
 8004f62:	eef0 7a40 	vmov.f32	s15, s0
 8004f66:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			q[3] = BNO080_getQuatReal();
 8004f6a:	f7fc fd0f 	bl	800198c <BNO080_getQuatReal>
 8004f6e:	eef0 7a40 	vmov.f32	s15, s0
 8004f72:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			quatRadianAccuracy = BNO080_getQuatRadianAccuracy();
 8004f76:	f7fc fd1f 	bl	80019b8 <BNO080_getQuatRadianAccuracy>
 8004f7a:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38

			Quaternion_Update(&q[0]);
 8004f7e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7fe f9e2 	bl	800334c <Quaternion_Update>

			BNO080_Roll = -BNO080_Roll;
 8004f88:	4b8f      	ldr	r3, [pc, #572]	; (80051c8 <main+0x15a4>)
 8004f8a:	edd3 7a00 	vldr	s15, [r3]
 8004f8e:	eef1 7a67 	vneg.f32	s15, s15
 8004f92:	4b8d      	ldr	r3, [pc, #564]	; (80051c8 <main+0x15a4>)
 8004f94:	edc3 7a00 	vstr	s15, [r3]
			BNO080_Pitch = -BNO080_Pitch;
 8004f98:	4b8c      	ldr	r3, [pc, #560]	; (80051cc <main+0x15a8>)
 8004f9a:	edd3 7a00 	vldr	s15, [r3]
 8004f9e:	eef1 7a67 	vneg.f32	s15, s15
 8004fa2:	4b8a      	ldr	r3, [pc, #552]	; (80051cc <main+0x15a8>)
 8004fa4:	edc3 7a00 	vstr	s15, [r3]
			//			printf("%.2f\t%.2f\n", BNO080_Roll, BNO080_Pitch);
			//			printf("%.2f\n", BNO080_Yaw);
		}

		//ICM20602 - 6DOF
		if (ICM20602_DataReady() == 1) {
 8004fa8:	f7fd faf8 	bl	800259c <ICM20602_DataReady>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d14c      	bne.n	800504c <main+0x1428>
			LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_1);
 8004fb2:	2102      	movs	r1, #2
 8004fb4:	4883      	ldr	r0, [pc, #524]	; (80051c4 <main+0x15a0>)
 8004fb6:	f7fe fdfd 	bl	8003bb4 <LL_GPIO_TogglePin>
			ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 8004fba:	4885      	ldr	r0, [pc, #532]	; (80051d0 <main+0x15ac>)
 8004fbc:	f7fd fac2 	bl	8002544 <ICM20602_Get3AxisGyroRawData>
			ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 8004fc0:	4b84      	ldr	r3, [pc, #528]	; (80051d4 <main+0x15b0>)
 8004fc2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fce:	ed9f 7a82 	vldr	s14, [pc, #520]	; 80051d8 <main+0x15b4>
 8004fd2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004fd6:	eddf 6a81 	vldr	s13, [pc, #516]	; 80051dc <main+0x15b8>
 8004fda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fde:	4b7d      	ldr	r3, [pc, #500]	; (80051d4 <main+0x15b0>)
 8004fe0:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 8004fe4:	4b7b      	ldr	r3, [pc, #492]	; (80051d4 <main+0x15b0>)
 8004fe6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ff2:	ed9f 7a79 	vldr	s14, [pc, #484]	; 80051d8 <main+0x15b4>
 8004ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004ffa:	eddf 6a78 	vldr	s13, [pc, #480]	; 80051dc <main+0x15b8>
 8004ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005002:	4b74      	ldr	r3, [pc, #464]	; (80051d4 <main+0x15b0>)
 8005004:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 8005008:	4b72      	ldr	r3, [pc, #456]	; (80051d4 <main+0x15b0>)
 800500a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800500e:	ee07 3a90 	vmov	s15, r3
 8005012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005016:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80051d8 <main+0x15b4>
 800501a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800501e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80051dc <main+0x15b8>
 8005022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005026:	4b6b      	ldr	r3, [pc, #428]	; (80051d4 <main+0x15b0>)
 8005028:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

			ICM20602.gyro_x = -ICM20602.gyro_x;
 800502c:	4b69      	ldr	r3, [pc, #420]	; (80051d4 <main+0x15b0>)
 800502e:	edd3 7a07 	vldr	s15, [r3, #28]
 8005032:	eef1 7a67 	vneg.f32	s15, s15
 8005036:	4b67      	ldr	r3, [pc, #412]	; (80051d4 <main+0x15b0>)
 8005038:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_z = -ICM20602.gyro_z;
 800503c:	4b65      	ldr	r3, [pc, #404]	; (80051d4 <main+0x15b0>)
 800503e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8005042:	eef1 7a67 	vneg.f32	s15, s15
 8005046:	4b63      	ldr	r3, [pc, #396]	; (80051d4 <main+0x15b0>)
 8005048:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			//		printf("%d,%d,%d\n", ICM20602.gyro_x_raw ,ICM20602.gyro_y_raw, ICM20602.gyro_z_raw);
			//		printf("%d,%d,%d\n", (int)(ICM20602.gyro_x * 100), (int)(ICM20602.gyro_y * 100), (int)(ICM20602.gyro_z * 100));
		}

		//LPS22HH Barometer
		if(LPS22HH_DataReady() == 1) {
 800504c:	f7fd fd16 	bl	8002a7c <LPS22HH_DataReady>
 8005050:	4603      	mov	r3, r0
 8005052:	2b01      	cmp	r3, #1
 8005054:	d138      	bne.n	80050c8 <main+0x14a4>
			LPS22HH_GetPressure(&LPS22HH.pressure_raw);
 8005056:	4862      	ldr	r0, [pc, #392]	; (80051e0 <main+0x15bc>)
 8005058:	f7fd fd1c 	bl	8002a94 <LPS22HH_GetPressure>
			LPS22HH_GetTemperature(&LPS22HH.temperature_raw);
 800505c:	4861      	ldr	r0, [pc, #388]	; (80051e4 <main+0x15c0>)
 800505e:	f7fd fd26 	bl	8002aae <LPS22HH_GetTemperature>
			LPS22HH.baroAlt = getAltitude2(LPS22HH.pressure_raw/4096.f, LPS22HH.temperature_raw / 100.f);
 8005062:	4b5f      	ldr	r3, [pc, #380]	; (80051e0 <main+0x15bc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	ee07 3a90 	vmov	s15, r3
 800506a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800506e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80051e8 <main+0x15c4>
 8005072:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005076:	4b5a      	ldr	r3, [pc, #360]	; (80051e0 <main+0x15bc>)
 8005078:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800507c:	ee07 3a90 	vmov	s15, r3
 8005080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005084:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80051ec <main+0x15c8>
 8005088:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800508c:	eef0 0a46 	vmov.f32	s1, s12
 8005090:	eeb0 0a66 	vmov.f32	s0, s13
 8005094:	f7fd fd18 	bl	8002ac8 <getAltitude2>
 8005098:	eef0 7a40 	vmov.f32	s15, s0
 800509c:	4b50      	ldr	r3, [pc, #320]	; (80051e0 <main+0x15bc>)
 800509e:	edc3 7a02 	vstr	s15, [r3, #8]
#define X 0.99f
			LPS22HH.baroAltFilt = LPS22HH.baroAltFilt * X + LPS22HH.baroAlt * (1.0f -X);
 80050a2:	4b4f      	ldr	r3, [pc, #316]	; (80051e0 <main+0x15bc>)
 80050a4:	edd3 7a03 	vldr	s15, [r3, #12]
 80050a8:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80051f0 <main+0x15cc>
 80050ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80050b0:	4b4b      	ldr	r3, [pc, #300]	; (80051e0 <main+0x15bc>)
 80050b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80050b6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80051f4 <main+0x15d0>
 80050ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050c2:	4b47      	ldr	r3, [pc, #284]	; (80051e0 <main+0x15bc>)
 80050c4:	edc3 7a03 	vstr	s15, [r3, #12]
			//			printf("%d,%d\n", (int)(LPS22HH.baroAlt * 100), (int)(LPS22HH.baroAltFilt * 100));
		}
		//M8N GPS
		if(m8n_rx_cplt_flag == 1) {
 80050c8:	4b4b      	ldr	r3, [pc, #300]	; (80051f8 <main+0x15d4>)
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d111      	bne.n	80050f4 <main+0x14d0>
			m8n_rx_cplt_flag = 0;
 80050d0:	4b49      	ldr	r3, [pc, #292]	; (80051f8 <main+0x15d4>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	701a      	strb	r2, [r3, #0]
			if (M8N_UBX_CHKSUM_Check(&m8n_rx_buf[0], 36) == 1) {
 80050d6:	2124      	movs	r1, #36	; 0x24
 80050d8:	4848      	ldr	r0, [pc, #288]	; (80051fc <main+0x15d8>)
 80050da:	f7fd fedb 	bl	8002e94 <M8N_UBX_CHKSUM_Check>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d107      	bne.n	80050f4 <main+0x14d0>
				LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 80050e4:	2104      	movs	r1, #4
 80050e6:	4837      	ldr	r0, [pc, #220]	; (80051c4 <main+0x15a0>)
 80050e8:	f7fe fd64 	bl	8003bb4 <LL_GPIO_TogglePin>
				M8N_UBX_NAV_POSLLH_Parsing(&m8n_rx_buf[0], &posllh);
 80050ec:	4944      	ldr	r1, [pc, #272]	; (8005200 <main+0x15dc>)
 80050ee:	4843      	ldr	r0, [pc, #268]	; (80051fc <main+0x15d8>)
 80050f0:	f7fd ff0a 	bl	8002f08 <M8N_UBX_NAV_POSLLH_Parsing>

				//				printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat, posllh.lon, posllh.height);
			}
		}
		//Controller
		if (ibus_rx_cplt_flag == 1) {
 80050f4:	4b43      	ldr	r3, [pc, #268]	; (8005204 <main+0x15e0>)
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d123      	bne.n	8005144 <main+0x1520>
			ibus_rx_cplt_flag = 0;
 80050fc:	4b41      	ldr	r3, [pc, #260]	; (8005204 <main+0x15e0>)
 80050fe:	2200      	movs	r2, #0
 8005100:	701a      	strb	r2, [r3, #0]
			if (iBus_Check_CHECKSUM(&ibus_rx_buf[0], 32) == 1) {
 8005102:	2120      	movs	r1, #32
 8005104:	4840      	ldr	r0, [pc, #256]	; (8005208 <main+0x15e4>)
 8005106:	f7fc ff07 	bl	8001f18 <iBus_Check_CHECKSUM>
 800510a:	4603      	mov	r3, r0
 800510c:	2b01      	cmp	r3, #1
 800510e:	d119      	bne.n	8005144 <main+0x1520>
				LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_2);
 8005110:	2104      	movs	r1, #4
 8005112:	482c      	ldr	r0, [pc, #176]	; (80051c4 <main+0x15a0>)
 8005114:	f7fe fd4e 	bl	8003bb4 <LL_GPIO_TogglePin>

				iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8005118:	493c      	ldr	r1, [pc, #240]	; (800520c <main+0x15e8>)
 800511a:	483b      	ldr	r0, [pc, #236]	; (8005208 <main+0x15e4>)
 800511c:	f7fc ff32 	bl	8001f84 <iBus_Parsing>
				iBus_rx_cnt++;
 8005120:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8005124:	3301      	adds	r3, #1
 8005126:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
				if (iBus_isActiveFailSafe(&iBus) == 1) {
 800512a:	4838      	ldr	r0, [pc, #224]	; (800520c <main+0x15e8>)
 800512c:	f7fc ffa3 	bl	8002076 <iBus_isActiveFailSafe>
 8005130:	4603      	mov	r3, r0
 8005132:	2b01      	cmp	r3, #1
 8005134:	d103      	bne.n	800513e <main+0x151a>
					failsafe_flag = 1;
 8005136:	4b36      	ldr	r3, [pc, #216]	; (8005210 <main+0x15ec>)
 8005138:	2201      	movs	r2, #1
 800513a:	701a      	strb	r2, [r3, #0]
 800513c:	e002      	b.n	8005144 <main+0x1520>
				}
				else {
					failsafe_flag = 0;
 800513e:	4b34      	ldr	r3, [pc, #208]	; (8005210 <main+0x15ec>)
 8005140:	2200      	movs	r2, #0
 8005142:	701a      	strb	r2, [r3, #0]
				//				printf("%d\t%d\t%d\t%d\t%d\t%d\n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwC);
				//				HAL_Delay(100);
			}
		}

		if (tim7_1000ms_flag == 1) {
 8005144:	4b33      	ldr	r3, [pc, #204]	; (8005214 <main+0x15f0>)
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b01      	cmp	r3, #1
 800514a:	d10c      	bne.n	8005166 <main+0x1542>
			tim7_1000ms_flag = 0;
 800514c:	4b31      	ldr	r3, [pc, #196]	; (8005214 <main+0x15f0>)
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]
			if (iBus_rx_cnt == 0) {
 8005152:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8005156:	2b00      	cmp	r3, #0
 8005158:	d102      	bne.n	8005160 <main+0x153c>
				failsafe_flag = 2;
 800515a:	4b2d      	ldr	r3, [pc, #180]	; (8005210 <main+0x15ec>)
 800515c:	2202      	movs	r2, #2
 800515e:	701a      	strb	r2, [r3, #0]
			}
			iBus_rx_cnt = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
		}

		if (failsafe_flag == 1 || failsafe_flag == 2 || low_bat_flag == 1 || iBus.SwC == 2000) {
 8005166:	4b2a      	ldr	r3, [pc, #168]	; (8005210 <main+0x15ec>)
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d00c      	beq.n	8005188 <main+0x1564>
 800516e:	4b28      	ldr	r3, [pc, #160]	; (8005210 <main+0x15ec>)
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d008      	beq.n	8005188 <main+0x1564>
 8005176:	4b12      	ldr	r3, [pc, #72]	; (80051c0 <main+0x159c>)
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d004      	beq.n	8005188 <main+0x1564>
 800517e:	4b23      	ldr	r3, [pc, #140]	; (800520c <main+0x15e8>)
 8005180:	899b      	ldrh	r3, [r3, #12]
 8005182:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005186:	d105      	bne.n	8005194 <main+0x1570>
			LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8005188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800518c:	4822      	ldr	r0, [pc, #136]	; (8005218 <main+0x15f4>)
 800518e:	f7fe fc8f 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
 8005192:	e004      	b.n	800519e <main+0x157a>
		}
		else {
			LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8005194:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005198:	481f      	ldr	r0, [pc, #124]	; (8005218 <main+0x15f4>)
 800519a:	f7fe fc9a 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		if (tim7_1ms_flag == 1) {
 800519e:	f7ff b939 	b.w	8004414 <main+0x7f0>
 80051a2:	bf00      	nop
 80051a4:	20000219 	.word	0x20000219
 80051a8:	20000218 	.word	0x20000218
 80051ac:	2000061c 	.word	0x2000061c
 80051b0:	20000630 	.word	0x20000630
 80051b4:	20000688 	.word	0x20000688
 80051b8:	3b6d2cbf 	.word	0x3b6d2cbf
 80051bc:	20000600 	.word	0x20000600
 80051c0:	2000020c 	.word	0x2000020c
 80051c4:	40020800 	.word	0x40020800
 80051c8:	200004f8 	.word	0x200004f8
 80051cc:	20000500 	.word	0x20000500
 80051d0:	20000344 	.word	0x20000344
 80051d4:	2000033c 	.word	0x2000033c
 80051d8:	44fa0000 	.word	0x44fa0000
 80051dc:	47000000 	.word	0x47000000
 80051e0:	20000364 	.word	0x20000364
 80051e4:	20000368 	.word	0x20000368
 80051e8:	45800000 	.word	0x45800000
 80051ec:	42c80000 	.word	0x42c80000
 80051f0:	3f7d70a4 	.word	0x3f7d70a4
 80051f4:	3c23d700 	.word	0x3c23d700
 80051f8:	20000214 	.word	0x20000214
 80051fc:	20000664 	.word	0x20000664
 8005200:	20000378 	.word	0x20000378
 8005204:	20000215 	.word	0x20000215
 8005208:	20000644 	.word	0x20000644
 800520c:	20000318 	.word	0x20000318
 8005210:	2000020b 	.word	0x2000020b
 8005214:	2000021a 	.word	0x2000021a
 8005218:	40000400 	.word	0x40000400

0800521c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b094      	sub	sp, #80	; 0x50
 8005220:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005222:	f107 0320 	add.w	r3, r7, #32
 8005226:	2230      	movs	r2, #48	; 0x30
 8005228:	2100      	movs	r1, #0
 800522a:	4618      	mov	r0, r3
 800522c:	f006 fde6 	bl	800bdfc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005230:	f107 030c 	add.w	r3, r7, #12
 8005234:	2200      	movs	r2, #0
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	605a      	str	r2, [r3, #4]
 800523a:	609a      	str	r2, [r3, #8]
 800523c:	60da      	str	r2, [r3, #12]
 800523e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8005240:	2300      	movs	r3, #0
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	4b28      	ldr	r3, [pc, #160]	; (80052e8 <SystemClock_Config+0xcc>)
 8005246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005248:	4a27      	ldr	r2, [pc, #156]	; (80052e8 <SystemClock_Config+0xcc>)
 800524a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800524e:	6413      	str	r3, [r2, #64]	; 0x40
 8005250:	4b25      	ldr	r3, [pc, #148]	; (80052e8 <SystemClock_Config+0xcc>)
 8005252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005258:	60bb      	str	r3, [r7, #8]
 800525a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800525c:	2300      	movs	r3, #0
 800525e:	607b      	str	r3, [r7, #4]
 8005260:	4b22      	ldr	r3, [pc, #136]	; (80052ec <SystemClock_Config+0xd0>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a21      	ldr	r2, [pc, #132]	; (80052ec <SystemClock_Config+0xd0>)
 8005266:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	4b1f      	ldr	r3, [pc, #124]	; (80052ec <SystemClock_Config+0xd0>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005274:	607b      	str	r3, [r7, #4]
 8005276:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005278:	2301      	movs	r3, #1
 800527a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800527c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005280:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005282:	2302      	movs	r3, #2
 8005284:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005286:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800528a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800528c:	2304      	movs	r3, #4
 800528e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8005290:	23a8      	movs	r3, #168	; 0xa8
 8005292:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005294:	2302      	movs	r3, #2
 8005296:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8005298:	2304      	movs	r3, #4
 800529a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800529c:	f107 0320 	add.w	r3, r7, #32
 80052a0:	4618      	mov	r0, r3
 80052a2:	f004 f933 	bl	800950c <HAL_RCC_OscConfig>
 80052a6:	4603      	mov	r3, r0
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d001      	beq.n	80052b0 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80052ac:	f000 fcfe 	bl	8005cac <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80052b0:	230f      	movs	r3, #15
 80052b2:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80052b4:	2302      	movs	r3, #2
 80052b6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80052b8:	2300      	movs	r3, #0
 80052ba:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80052bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80052c0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80052c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052c6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80052c8:	f107 030c 	add.w	r3, r7, #12
 80052cc:	2105      	movs	r1, #5
 80052ce:	4618      	mov	r0, r3
 80052d0:	f004 fb8c 	bl	80099ec <HAL_RCC_ClockConfig>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80052da:	f000 fce7 	bl	8005cac <Error_Handler>
	}
}
 80052de:	bf00      	nop
 80052e0:	3750      	adds	r7, #80	; 0x50
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	40023800 	.word	0x40023800
 80052ec:	40007000 	.word	0x40007000

080052f0 <Is_iBus_Throttle_Min>:

/* USER CODE BEGIN 4 */
int Is_iBus_Throttle_Min(void) {
 80052f0:	b580      	push	{r7, lr}
 80052f2:	af00      	add	r7, sp, #0
	if (ibus_rx_cplt_flag == 1) {
 80052f4:	4b0e      	ldr	r3, [pc, #56]	; (8005330 <Is_iBus_Throttle_Min+0x40>)
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d115      	bne.n	8005328 <Is_iBus_Throttle_Min+0x38>
		ibus_rx_cplt_flag = 0;
 80052fc:	4b0c      	ldr	r3, [pc, #48]	; (8005330 <Is_iBus_Throttle_Min+0x40>)
 80052fe:	2200      	movs	r2, #0
 8005300:	701a      	strb	r2, [r3, #0]
		if (iBus_Check_CHECKSUM(&ibus_rx_buf[0], 32) == 1) {
 8005302:	2120      	movs	r1, #32
 8005304:	480b      	ldr	r0, [pc, #44]	; (8005334 <Is_iBus_Throttle_Min+0x44>)
 8005306:	f7fc fe07 	bl	8001f18 <iBus_Check_CHECKSUM>
 800530a:	4603      	mov	r3, r0
 800530c:	2b01      	cmp	r3, #1
 800530e:	d10b      	bne.n	8005328 <Is_iBus_Throttle_Min+0x38>
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8005310:	4909      	ldr	r1, [pc, #36]	; (8005338 <Is_iBus_Throttle_Min+0x48>)
 8005312:	4808      	ldr	r0, [pc, #32]	; (8005334 <Is_iBus_Throttle_Min+0x44>)
 8005314:	f7fc fe36 	bl	8001f84 <iBus_Parsing>
			if(iBus.LV < 1010) return 1;
 8005318:	4b07      	ldr	r3, [pc, #28]	; (8005338 <Is_iBus_Throttle_Min+0x48>)
 800531a:	889b      	ldrh	r3, [r3, #4]
 800531c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8005320:	4293      	cmp	r3, r2
 8005322:	d801      	bhi.n	8005328 <Is_iBus_Throttle_Min+0x38>
 8005324:	2301      	movs	r3, #1
 8005326:	e000      	b.n	800532a <Is_iBus_Throttle_Min+0x3a>

		}
	}
	return 0;
 8005328:	2300      	movs	r3, #0
}
 800532a:	4618      	mov	r0, r3
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	20000215 	.word	0x20000215
 8005334:	20000644 	.word	0x20000644
 8005338:	20000318 	.word	0x20000318

0800533c <ESC_Calibration>:

void ESC_Calibration(void) {
 800533c:	b580      	push	{r7, lr}
 800533e:	af00      	add	r7, sp, #0
	TIM5 -> CCR1 = 21000;
 8005340:	4b14      	ldr	r3, [pc, #80]	; (8005394 <ESC_Calibration+0x58>)
 8005342:	f245 2208 	movw	r2, #21000	; 0x5208
 8005346:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5 -> CCR2 = 21000;
 8005348:	4b12      	ldr	r3, [pc, #72]	; (8005394 <ESC_Calibration+0x58>)
 800534a:	f245 2208 	movw	r2, #21000	; 0x5208
 800534e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM5 -> CCR3 = 21000;
 8005350:	4b10      	ldr	r3, [pc, #64]	; (8005394 <ESC_Calibration+0x58>)
 8005352:	f245 2208 	movw	r2, #21000	; 0x5208
 8005356:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM5 -> CCR4 = 21000;
 8005358:	4b0e      	ldr	r3, [pc, #56]	; (8005394 <ESC_Calibration+0x58>)
 800535a:	f245 2208 	movw	r2, #21000	; 0x5208
 800535e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(7000);
 8005360:	f641 3058 	movw	r0, #7000	; 0x1b58
 8005364:	f001 fed0 	bl	8007108 <HAL_Delay>
	TIM5 -> CCR1 = 10500;
 8005368:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <ESC_Calibration+0x58>)
 800536a:	f642 1204 	movw	r2, #10500	; 0x2904
 800536e:	635a      	str	r2, [r3, #52]	; 0x34
	TIM5 -> CCR2 = 10500;
 8005370:	4b08      	ldr	r3, [pc, #32]	; (8005394 <ESC_Calibration+0x58>)
 8005372:	f642 1204 	movw	r2, #10500	; 0x2904
 8005376:	639a      	str	r2, [r3, #56]	; 0x38
	TIM5 -> CCR3 = 10500;
 8005378:	4b06      	ldr	r3, [pc, #24]	; (8005394 <ESC_Calibration+0x58>)
 800537a:	f642 1204 	movw	r2, #10500	; 0x2904
 800537e:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM5 -> CCR4 = 10500;
 8005380:	4b04      	ldr	r3, [pc, #16]	; (8005394 <ESC_Calibration+0x58>)
 8005382:	f642 1204 	movw	r2, #10500	; 0x2904
 8005386:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(8000);
 8005388:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 800538c:	f001 febc 	bl	8007108 <HAL_Delay>
}
 8005390:	bf00      	nop
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40000c00 	.word	0x40000c00

08005398 <Is_iBus_Received>:

int Is_iBus_Received(void) {
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
	if (ibus_rx_cplt_flag == 1) {
 800539c:	4b0b      	ldr	r3, [pc, #44]	; (80053cc <Is_iBus_Received+0x34>)
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d10f      	bne.n	80053c4 <Is_iBus_Received+0x2c>
		ibus_rx_cplt_flag = 0;
 80053a4:	4b09      	ldr	r3, [pc, #36]	; (80053cc <Is_iBus_Received+0x34>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	701a      	strb	r2, [r3, #0]
		if (iBus_Check_CHECKSUM(&ibus_rx_buf[0], 32) == 1) {
 80053aa:	2120      	movs	r1, #32
 80053ac:	4808      	ldr	r0, [pc, #32]	; (80053d0 <Is_iBus_Received+0x38>)
 80053ae:	f7fc fdb3 	bl	8001f18 <iBus_Check_CHECKSUM>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d105      	bne.n	80053c4 <Is_iBus_Received+0x2c>
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 80053b8:	4906      	ldr	r1, [pc, #24]	; (80053d4 <Is_iBus_Received+0x3c>)
 80053ba:	4805      	ldr	r0, [pc, #20]	; (80053d0 <Is_iBus_Received+0x38>)
 80053bc:	f7fc fde2 	bl	8001f84 <iBus_Parsing>
			return 1;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e000      	b.n	80053c6 <Is_iBus_Received+0x2e>
		}
	}
	return 0;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	20000215 	.word	0x20000215
 80053d0:	20000644 	.word	0x20000644
 80053d4:	20000318 	.word	0x20000318

080053d8 <BNO080_Calibration>:


void BNO080_Calibration(void)
{
 80053d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053dc:	b090      	sub	sp, #64	; 0x40
 80053de:	af06      	add	r7, sp, #24
	//Resets BNO080 to disable All output
	BNO080_Initialization();
 80053e0:	f7fc f870 	bl	80014c4 <BNO080_Initialization>

	//BNO080/BNO085 Configuration
	//Enable dynamic calibration for accelerometer, gyroscope, and magnetometer
	//Enable Game Rotation Vector output
	//Enable Magnetic Field output
	BNO080_calibrateAll(); //Turn on cal for Accel, Gyro, and Mag
 80053e4:	f7fc fbac 	bl	8001b40 <BNO080_calibrateAll>
	BNO080_enableGameRotationVector(20000); //Send data update every 20ms (50Hz)
 80053e8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80053ec:	f7fc fb8a 	bl	8001b04 <BNO080_enableGameRotationVector>
	BNO080_enableMagnetometer(20000); //Send data update every 20ms (50Hz)
 80053f0:	f644 6020 	movw	r0, #20000	; 0x4e20
 80053f4:	f7fc fb95 	bl	8001b22 <BNO080_enableMagnetometer>

	//Once magnetic field is 2 or 3, run the Save DCD Now command
	printf("Calibrating BNO080. Pull up FS-i6 SWC to end calibration and save to flash\n");
 80053f8:	489d      	ldr	r0, [pc, #628]	; (8005670 <BNO080_Calibration+0x298>)
 80053fa:	f007 f9d7 	bl	800c7ac <puts>
	printf("Output in form x, y, z, in uTesla\n\n");
 80053fe:	489d      	ldr	r0, [pc, #628]	; (8005674 <BNO080_Calibration+0x29c>)
 8005400:	f007 f9d4 	bl	800c7ac <puts>

	//while loop for calibration procedure
	//Iterates until iBus.SwC is mid point (1500)
	//Calibration procedure should be done while this loop is in iteration.
	while(iBus.SwC == 1500)
 8005404:	e0b8      	b.n	8005578 <BNO080_Calibration+0x1a0>
	{
		if(BNO080_dataAvailable() == 1)
 8005406:	f7fc f8f3 	bl	80015f0 <BNO080_dataAvailable>
 800540a:	4603      	mov	r3, r0
 800540c:	2b01      	cmp	r3, #1
 800540e:	f040 80ae 	bne.w	800556e <BNO080_Calibration+0x196>
		{
			//Observing the status bit of the magnetic field output
			float x = BNO080_getMagX();
 8005412:	f7fc faf3 	bl	80019fc <BNO080_getMagX>
 8005416:	ed87 0a08 	vstr	s0, [r7, #32]
			float y = BNO080_getMagY();
 800541a:	f7fc fb05 	bl	8001a28 <BNO080_getMagY>
 800541e:	ed87 0a07 	vstr	s0, [r7, #28]
			float z = BNO080_getMagZ();
 8005422:	f7fc fb17 	bl	8001a54 <BNO080_getMagZ>
 8005426:	ed87 0a06 	vstr	s0, [r7, #24]
			unsigned char accuracy = BNO080_getMagAccuracy();
 800542a:	f7fc fb29 	bl	8001a80 <BNO080_getMagAccuracy>
 800542e:	4603      	mov	r3, r0
 8005430:	75fb      	strb	r3, [r7, #23]

			float quatI = BNO080_getQuatI();
 8005432:	f7fc fa69 	bl	8001908 <BNO080_getQuatI>
 8005436:	ed87 0a04 	vstr	s0, [r7, #16]
			float quatJ = BNO080_getQuatJ();
 800543a:	f7fc fa7b 	bl	8001934 <BNO080_getQuatJ>
 800543e:	ed87 0a03 	vstr	s0, [r7, #12]
			float quatK = BNO080_getQuatK();
 8005442:	f7fc fa8d 	bl	8001960 <BNO080_getQuatK>
 8005446:	ed87 0a02 	vstr	s0, [r7, #8]
			float quatReal = BNO080_getQuatReal();
 800544a:	f7fc fa9f 	bl	800198c <BNO080_getQuatReal>
 800544e:	ed87 0a01 	vstr	s0, [r7, #4]
			unsigned char sensorAccuracy = BNO080_getQuatAccuracy();
 8005452:	f7fc fac7 	bl	80019e4 <BNO080_getQuatAccuracy>
 8005456:	4603      	mov	r3, r0
 8005458:	70fb      	strb	r3, [r7, #3]

			printf("%f,%f,%f,", x, y, z);
 800545a:	6a38      	ldr	r0, [r7, #32]
 800545c:	f7fb f874 	bl	8000548 <__aeabi_f2d>
 8005460:	4680      	mov	r8, r0
 8005462:	4689      	mov	r9, r1
 8005464:	69f8      	ldr	r0, [r7, #28]
 8005466:	f7fb f86f 	bl	8000548 <__aeabi_f2d>
 800546a:	4604      	mov	r4, r0
 800546c:	460d      	mov	r5, r1
 800546e:	69b8      	ldr	r0, [r7, #24]
 8005470:	f7fb f86a 	bl	8000548 <__aeabi_f2d>
 8005474:	4602      	mov	r2, r0
 8005476:	460b      	mov	r3, r1
 8005478:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800547c:	e9cd 4500 	strd	r4, r5, [sp]
 8005480:	4642      	mov	r2, r8
 8005482:	464b      	mov	r3, r9
 8005484:	487c      	ldr	r0, [pc, #496]	; (8005678 <BNO080_Calibration+0x2a0>)
 8005486:	f007 f91d 	bl	800c6c4 <iprintf>
			if (accuracy == 0) printf("Unreliable\t");
 800548a:	7dfb      	ldrb	r3, [r7, #23]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d103      	bne.n	8005498 <BNO080_Calibration+0xc0>
 8005490:	487a      	ldr	r0, [pc, #488]	; (800567c <BNO080_Calibration+0x2a4>)
 8005492:	f007 f917 	bl	800c6c4 <iprintf>
 8005496:	e013      	b.n	80054c0 <BNO080_Calibration+0xe8>
			else if (accuracy == 1) printf("Low\t");
 8005498:	7dfb      	ldrb	r3, [r7, #23]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d103      	bne.n	80054a6 <BNO080_Calibration+0xce>
 800549e:	4878      	ldr	r0, [pc, #480]	; (8005680 <BNO080_Calibration+0x2a8>)
 80054a0:	f007 f910 	bl	800c6c4 <iprintf>
 80054a4:	e00c      	b.n	80054c0 <BNO080_Calibration+0xe8>
			else if (accuracy == 2) printf("Medium\t");
 80054a6:	7dfb      	ldrb	r3, [r7, #23]
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d103      	bne.n	80054b4 <BNO080_Calibration+0xdc>
 80054ac:	4875      	ldr	r0, [pc, #468]	; (8005684 <BNO080_Calibration+0x2ac>)
 80054ae:	f007 f909 	bl	800c6c4 <iprintf>
 80054b2:	e005      	b.n	80054c0 <BNO080_Calibration+0xe8>
			else if (accuracy == 3) printf("High\t");
 80054b4:	7dfb      	ldrb	r3, [r7, #23]
 80054b6:	2b03      	cmp	r3, #3
 80054b8:	d102      	bne.n	80054c0 <BNO080_Calibration+0xe8>
 80054ba:	4873      	ldr	r0, [pc, #460]	; (8005688 <BNO080_Calibration+0x2b0>)
 80054bc:	f007 f902 	bl	800c6c4 <iprintf>

			printf("\t%f,%f,%f,%f,", quatI, quatI, quatI, quatReal);
 80054c0:	6938      	ldr	r0, [r7, #16]
 80054c2:	f7fb f841 	bl	8000548 <__aeabi_f2d>
 80054c6:	4682      	mov	sl, r0
 80054c8:	468b      	mov	fp, r1
 80054ca:	6938      	ldr	r0, [r7, #16]
 80054cc:	f7fb f83c 	bl	8000548 <__aeabi_f2d>
 80054d0:	4604      	mov	r4, r0
 80054d2:	460d      	mov	r5, r1
 80054d4:	6938      	ldr	r0, [r7, #16]
 80054d6:	f7fb f837 	bl	8000548 <__aeabi_f2d>
 80054da:	4680      	mov	r8, r0
 80054dc:	4689      	mov	r9, r1
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fb f832 	bl	8000548 <__aeabi_f2d>
 80054e4:	4602      	mov	r2, r0
 80054e6:	460b      	mov	r3, r1
 80054e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80054ec:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80054f0:	e9cd 4500 	strd	r4, r5, [sp]
 80054f4:	4652      	mov	r2, sl
 80054f6:	465b      	mov	r3, fp
 80054f8:	4864      	ldr	r0, [pc, #400]	; (800568c <BNO080_Calibration+0x2b4>)
 80054fa:	f007 f8e3 	bl	800c6c4 <iprintf>
			if (sensorAccuracy == 0) printf("Unreliable\n");
 80054fe:	78fb      	ldrb	r3, [r7, #3]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d103      	bne.n	800550c <BNO080_Calibration+0x134>
 8005504:	4862      	ldr	r0, [pc, #392]	; (8005690 <BNO080_Calibration+0x2b8>)
 8005506:	f007 f951 	bl	800c7ac <puts>
 800550a:	e013      	b.n	8005534 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 1) printf("Low\n");
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	2b01      	cmp	r3, #1
 8005510:	d103      	bne.n	800551a <BNO080_Calibration+0x142>
 8005512:	4860      	ldr	r0, [pc, #384]	; (8005694 <BNO080_Calibration+0x2bc>)
 8005514:	f007 f94a 	bl	800c7ac <puts>
 8005518:	e00c      	b.n	8005534 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 2) printf("Medium\n");
 800551a:	78fb      	ldrb	r3, [r7, #3]
 800551c:	2b02      	cmp	r3, #2
 800551e:	d103      	bne.n	8005528 <BNO080_Calibration+0x150>
 8005520:	485d      	ldr	r0, [pc, #372]	; (8005698 <BNO080_Calibration+0x2c0>)
 8005522:	f007 f943 	bl	800c7ac <puts>
 8005526:	e005      	b.n	8005534 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 3) printf("High\n");
 8005528:	78fb      	ldrb	r3, [r7, #3]
 800552a:	2b03      	cmp	r3, #3
 800552c:	d102      	bne.n	8005534 <BNO080_Calibration+0x15c>
 800552e:	485b      	ldr	r0, [pc, #364]	; (800569c <BNO080_Calibration+0x2c4>)
 8005530:	f007 f93c 	bl	800c7ac <puts>

			//Turn the LED and buzzer on when both accuracy and sensorAccuracy is high
			if(accuracy == 3 && sensorAccuracy == 3)
 8005534:	7dfb      	ldrb	r3, [r7, #23]
 8005536:	2b03      	cmp	r3, #3
 8005538:	d110      	bne.n	800555c <BNO080_Calibration+0x184>
 800553a:	78fb      	ldrb	r3, [r7, #3]
 800553c:	2b03      	cmp	r3, #3
 800553e:	d10d      	bne.n	800555c <BNO080_Calibration+0x184>
			{
				LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 8005540:	2107      	movs	r1, #7
 8005542:	4857      	ldr	r0, [pc, #348]	; (80056a0 <BNO080_Calibration+0x2c8>)
 8005544:	f7fe fb19 	bl	8003b7a <LL_GPIO_SetOutputPin>
				TIM3->PSC = 65000; //Very low frequency
 8005548:	4b56      	ldr	r3, [pc, #344]	; (80056a4 <BNO080_Calibration+0x2cc>)
 800554a:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 800554e:	629a      	str	r2, [r3, #40]	; 0x28
				LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8005550:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005554:	4853      	ldr	r0, [pc, #332]	; (80056a4 <BNO080_Calibration+0x2cc>)
 8005556:	f7fe faab 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
 800555a:	e008      	b.n	800556e <BNO080_Calibration+0x196>
			}
			else
			{
				LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 800555c:	2107      	movs	r1, #7
 800555e:	4850      	ldr	r0, [pc, #320]	; (80056a0 <BNO080_Calibration+0x2c8>)
 8005560:	f7fe fb19 	bl	8003b96 <LL_GPIO_ResetOutputPin>
				LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8005564:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005568:	484e      	ldr	r0, [pc, #312]	; (80056a4 <BNO080_Calibration+0x2cc>)
 800556a:	f7fe fab2 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
			}
		}

		Is_iBus_Received(); //Refreshes iBus Data for iBus.SwC
 800556e:	f7ff ff13 	bl	8005398 <Is_iBus_Received>
		HAL_Delay(100);
 8005572:	2064      	movs	r0, #100	; 0x64
 8005574:	f001 fdc8 	bl	8007108 <HAL_Delay>
	while(iBus.SwC == 1500)
 8005578:	4b4b      	ldr	r3, [pc, #300]	; (80056a8 <BNO080_Calibration+0x2d0>)
 800557a:	899b      	ldrh	r3, [r3, #12]
 800557c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005580:	4293      	cmp	r3, r2
 8005582:	f43f af40 	beq.w	8005406 <BNO080_Calibration+0x2e>
	}

	//Ends the loop when iBus.SwC is not mid point
	//Turn the LED and buzzer off
	LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 8005586:	2107      	movs	r1, #7
 8005588:	4845      	ldr	r0, [pc, #276]	; (80056a0 <BNO080_Calibration+0x2c8>)
 800558a:	f7fe fb04 	bl	8003b96 <LL_GPIO_ResetOutputPin>
	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800558e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005592:	4844      	ldr	r0, [pc, #272]	; (80056a4 <BNO080_Calibration+0x2cc>)
 8005594:	f7fe fa9d 	bl	8003ad2 <LL_TIM_CC_DisableChannel>

	//Saves the current dynamic calibration data (DCD) to memory
	//Sends command to get the latest calibration status
	BNO080_saveCalibration();
 8005598:	f7fc fbc0 	bl	8001d1c <BNO080_saveCalibration>
	BNO080_requestCalibrationStatus();
 800559c:	f7fc fba2 	bl	8001ce4 <BNO080_requestCalibrationStatus>

	//Wait for calibration response, timeout if no response
	int counter = 100;
 80055a0:	2364      	movs	r3, #100	; 0x64
 80055a2:	627b      	str	r3, [r7, #36]	; 0x24
	while(1)
	{
		if(--counter == 0) break;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a6:	3b01      	subs	r3, #1
 80055a8:	627b      	str	r3, [r7, #36]	; 0x24
 80055aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d02f      	beq.n	8005610 <BNO080_Calibration+0x238>
		if(BNO080_dataAvailable())
 80055b0:	f7fc f81e 	bl	80015f0 <BNO080_dataAvailable>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d026      	beq.n	8005608 <BNO080_Calibration+0x230>
		{
			//The IMU can report many different things. We must wait
			//for the ME Calibration Response Status byte to go to zero
			if(BNO080_calibrationComplete() == 1)
 80055ba:	f7fc fac9 	bl	8001b50 <BNO080_calibrationComplete>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d121      	bne.n	8005608 <BNO080_Calibration+0x230>
			{
				printf("\nCalibration data successfully stored\n");
 80055c4:	4839      	ldr	r0, [pc, #228]	; (80056ac <BNO080_Calibration+0x2d4>)
 80055c6:	f007 f8f1 	bl	800c7ac <puts>
				LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80055ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055ce:	4835      	ldr	r0, [pc, #212]	; (80056a4 <BNO080_Calibration+0x2cc>)
 80055d0:	f7fe fa6e 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
				TIM3->PSC = 2000;
 80055d4:	4b33      	ldr	r3, [pc, #204]	; (80056a4 <BNO080_Calibration+0x2cc>)
 80055d6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80055da:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_Delay(300);
 80055dc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80055e0:	f001 fd92 	bl	8007108 <HAL_Delay>
				TIM3->PSC = 1500;
 80055e4:	4b2f      	ldr	r3, [pc, #188]	; (80056a4 <BNO080_Calibration+0x2cc>)
 80055e6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80055ea:	629a      	str	r2, [r3, #40]	; 0x28
				HAL_Delay(300);
 80055ec:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80055f0:	f001 fd8a 	bl	8007108 <HAL_Delay>
				LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80055f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055f8:	482a      	ldr	r0, [pc, #168]	; (80056a4 <BNO080_Calibration+0x2cc>)
 80055fa:	f7fe fa6a 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
				HAL_Delay(1000);
 80055fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005602:	f001 fd81 	bl	8007108 <HAL_Delay>
				break;
 8005606:	e004      	b.n	8005612 <BNO080_Calibration+0x23a>
			}
		}
		HAL_Delay(10);
 8005608:	200a      	movs	r0, #10
 800560a:	f001 fd7d 	bl	8007108 <HAL_Delay>
		if(--counter == 0) break;
 800560e:	e7c9      	b.n	80055a4 <BNO080_Calibration+0x1cc>
 8005610:	bf00      	nop
	}
	if(counter == 0)
 8005612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005614:	2b00      	cmp	r3, #0
 8005616:	d120      	bne.n	800565a <BNO080_Calibration+0x282>
	{
		printf("\nCalibration data failed to store. Please try again.\n");
 8005618:	4825      	ldr	r0, [pc, #148]	; (80056b0 <BNO080_Calibration+0x2d8>)
 800561a:	f007 f8c7 	bl	800c7ac <puts>
		LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800561e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005622:	4820      	ldr	r0, [pc, #128]	; (80056a4 <BNO080_Calibration+0x2cc>)
 8005624:	f7fe fa44 	bl	8003ab0 <LL_TIM_CC_EnableChannel>
		TIM3->PSC = 1500;
 8005628:	4b1e      	ldr	r3, [pc, #120]	; (80056a4 <BNO080_Calibration+0x2cc>)
 800562a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800562e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(300);
 8005630:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005634:	f001 fd68 	bl	8007108 <HAL_Delay>
		TIM3->PSC = 2000;
 8005638:	4b1a      	ldr	r3, [pc, #104]	; (80056a4 <BNO080_Calibration+0x2cc>)
 800563a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800563e:	629a      	str	r2, [r3, #40]	; 0x28
		HAL_Delay(300);
 8005640:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005644:	f001 fd60 	bl	8007108 <HAL_Delay>
		LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8005648:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800564c:	4815      	ldr	r0, [pc, #84]	; (80056a4 <BNO080_Calibration+0x2cc>)
 800564e:	f7fe fa40 	bl	8003ad2 <LL_TIM_CC_DisableChannel>
		HAL_Delay(1000);
 8005652:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005656:	f001 fd57 	bl	8007108 <HAL_Delay>
	//In general, calibration should be left on at all times. The BNO080
	//auto-calibrates and auto-records cal data roughly every 5 minutes

	//Resets BNO080 to disable Game Rotation Vector and Magnetometer
	//Enables Rotation Vector
	BNO080_Initialization();
 800565a:	f7fb ff33 	bl	80014c4 <BNO080_Initialization>
	BNO080_enableRotationVector(2500); //Send data update every 2.5ms (400Hz)
 800565e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8005662:	f7fc fa40 	bl	8001ae6 <BNO080_enableRotationVector>
}
 8005666:	bf00      	nop
 8005668:	3728      	adds	r7, #40	; 0x28
 800566a:	46bd      	mov	sp, r7
 800566c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005670:	0800f770 	.word	0x0800f770
 8005674:	0800f7bc 	.word	0x0800f7bc
 8005678:	0800f7e0 	.word	0x0800f7e0
 800567c:	0800f7ec 	.word	0x0800f7ec
 8005680:	0800f7f8 	.word	0x0800f7f8
 8005684:	0800f800 	.word	0x0800f800
 8005688:	0800f808 	.word	0x0800f808
 800568c:	0800f810 	.word	0x0800f810
 8005690:	0800f820 	.word	0x0800f820
 8005694:	0800f82c 	.word	0x0800f82c
 8005698:	0800f830 	.word	0x0800f830
 800569c:	0800f838 	.word	0x0800f838
 80056a0:	40020800 	.word	0x40020800
 80056a4:	40000400 	.word	0x40000400
 80056a8:	20000318 	.word	0x20000318
 80056ac:	0800f840 	.word	0x0800f840
 80056b0:	0800f868 	.word	0x0800f868

080056b4 <HAL_UART_RxCpltCallback>:

//3DR Telemetry
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
	//HAL Only, LL cannot be supported
	//HAL UART Receive Call back function
	static unsigned char cnt = 0;

	if (huart->Instance == USART1) {
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a2d      	ldr	r2, [pc, #180]	; (8005778 <HAL_UART_RxCpltCallback+0xc4>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d150      	bne.n	8005768 <HAL_UART_RxCpltCallback+0xb4>
		HAL_UART_Receive_IT(&huart1, &uart1_rx_data, 1);
 80056c6:	2201      	movs	r2, #1
 80056c8:	492c      	ldr	r1, [pc, #176]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 80056ca:	482d      	ldr	r0, [pc, #180]	; (8005780 <HAL_UART_RxCpltCallback+0xcc>)
 80056cc:	f004 fcab 	bl	800a026 <HAL_UART_Receive_IT>

		switch (cnt) {
 80056d0:	4b2c      	ldr	r3, [pc, #176]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d015      	beq.n	8005704 <HAL_UART_RxCpltCallback+0x50>
 80056d8:	2b13      	cmp	r3, #19
 80056da:	d029      	beq.n	8005730 <HAL_UART_RxCpltCallback+0x7c>
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d135      	bne.n	800574c <HAL_UART_RxCpltCallback+0x98>
		case 0:
			if (uart1_rx_data == 0x47) {
 80056e0:	4b26      	ldr	r3, [pc, #152]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	2b47      	cmp	r3, #71	; 0x47
 80056e6:	d141      	bne.n	800576c <HAL_UART_RxCpltCallback+0xb8>
				telemetry_rx_buf[cnt] = uart1_rx_data;
 80056e8:	4b26      	ldr	r3, [pc, #152]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 80056ea:	781b      	ldrb	r3, [r3, #0]
 80056ec:	461a      	mov	r2, r3
 80056ee:	4b23      	ldr	r3, [pc, #140]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 80056f0:	7819      	ldrb	r1, [r3, #0]
 80056f2:	4b25      	ldr	r3, [pc, #148]	; (8005788 <HAL_UART_RxCpltCallback+0xd4>)
 80056f4:	5499      	strb	r1, [r3, r2]
				cnt++;
 80056f6:	4b23      	ldr	r3, [pc, #140]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	3301      	adds	r3, #1
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	4b21      	ldr	r3, [pc, #132]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 8005700:	701a      	strb	r2, [r3, #0]
			}
			break;
 8005702:	e033      	b.n	800576c <HAL_UART_RxCpltCallback+0xb8>
		case 1:
			if (uart1_rx_data == 0x53) {
 8005704:	4b1d      	ldr	r3, [pc, #116]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	2b53      	cmp	r3, #83	; 0x53
 800570a:	d10d      	bne.n	8005728 <HAL_UART_RxCpltCallback+0x74>
				telemetry_rx_buf[cnt] = uart1_rx_data;
 800570c:	4b1d      	ldr	r3, [pc, #116]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	4b1a      	ldr	r3, [pc, #104]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 8005714:	7819      	ldrb	r1, [r3, #0]
 8005716:	4b1c      	ldr	r3, [pc, #112]	; (8005788 <HAL_UART_RxCpltCallback+0xd4>)
 8005718:	5499      	strb	r1, [r3, r2]
				cnt++;
 800571a:	4b1a      	ldr	r3, [pc, #104]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	3301      	adds	r3, #1
 8005720:	b2da      	uxtb	r2, r3
 8005722:	4b18      	ldr	r3, [pc, #96]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 8005724:	701a      	strb	r2, [r3, #0]
			}
			else {
				cnt = 0;
			}
			break;
 8005726:	e022      	b.n	800576e <HAL_UART_RxCpltCallback+0xba>
				cnt = 0;
 8005728:	4b16      	ldr	r3, [pc, #88]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 800572a:	2200      	movs	r2, #0
 800572c:	701a      	strb	r2, [r3, #0]
			break;
 800572e:	e01e      	b.n	800576e <HAL_UART_RxCpltCallback+0xba>
		case 19:
			telemetry_rx_buf[cnt] = uart1_rx_data;
 8005730:	4b14      	ldr	r3, [pc, #80]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	4b11      	ldr	r3, [pc, #68]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 8005738:	7819      	ldrb	r1, [r3, #0]
 800573a:	4b13      	ldr	r3, [pc, #76]	; (8005788 <HAL_UART_RxCpltCallback+0xd4>)
 800573c:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 800573e:	4b11      	ldr	r3, [pc, #68]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 8005740:	2200      	movs	r2, #0
 8005742:	701a      	strb	r2, [r3, #0]
			telemetry_rx_cplt_flag = 1;
 8005744:	4b11      	ldr	r3, [pc, #68]	; (800578c <HAL_UART_RxCpltCallback+0xd8>)
 8005746:	2201      	movs	r2, #1
 8005748:	701a      	strb	r2, [r3, #0]
			break;
 800574a:	e010      	b.n	800576e <HAL_UART_RxCpltCallback+0xba>
		default:
			telemetry_rx_buf[cnt] = uart1_rx_data;
 800574c:	4b0d      	ldr	r3, [pc, #52]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 800574e:	781b      	ldrb	r3, [r3, #0]
 8005750:	461a      	mov	r2, r3
 8005752:	4b0a      	ldr	r3, [pc, #40]	; (800577c <HAL_UART_RxCpltCallback+0xc8>)
 8005754:	7819      	ldrb	r1, [r3, #0]
 8005756:	4b0c      	ldr	r3, [pc, #48]	; (8005788 <HAL_UART_RxCpltCallback+0xd4>)
 8005758:	5499      	strb	r1, [r3, r2]
			cnt++;
 800575a:	4b0a      	ldr	r3, [pc, #40]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	3301      	adds	r3, #1
 8005760:	b2da      	uxtb	r2, r3
 8005762:	4b08      	ldr	r3, [pc, #32]	; (8005784 <HAL_UART_RxCpltCallback+0xd0>)
 8005764:	701a      	strb	r2, [r3, #0]
			break;
 8005766:	e002      	b.n	800576e <HAL_UART_RxCpltCallback+0xba>
		}
		//		HAL_UART_Transmit_IT(&huart1, &uart1_rx_data, 1);
	}
 8005768:	bf00      	nop
 800576a:	e000      	b.n	800576e <HAL_UART_RxCpltCallback+0xba>
			break;
 800576c:	bf00      	nop
}
 800576e:	bf00      	nop
 8005770:	3708      	adds	r7, #8
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	40011000 	.word	0x40011000
 800577c:	20000216 	.word	0x20000216
 8005780:	20000688 	.word	0x20000688
 8005784:	2000020d 	.word	0x2000020d
 8005788:	20000604 	.word	0x20000604
 800578c:	20000618 	.word	0x20000618

08005790 <Encode_Msg_AHRS>:

void Encode_Msg_AHRS(unsigned char *telemetry_tx_buf) {
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
	//Sync char
	telemetry_tx_buf[0] = 0x46;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2246      	movs	r2, #70	; 0x46
 800579c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	3301      	adds	r3, #1
 80057a2:	2243      	movs	r2, #67	; 0x43
 80057a4:	701a      	strb	r2, [r3, #0]
	//AHRS
	telemetry_tx_buf[2] = 0x10;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3302      	adds	r3, #2
 80057aa:	2210      	movs	r2, #16
 80057ac:	701a      	strb	r2, [r3, #0]
	//Current Roll
	telemetry_tx_buf[3] = (short)(BNO080_Roll * 100);
 80057ae:	4bae      	ldr	r3, [pc, #696]	; (8005a68 <Encode_Msg_AHRS+0x2d8>)
 80057b0:	edd3 7a00 	vldr	s15, [r3]
 80057b4:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80057b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80057c0:	ee17 3a90 	vmov	r3, s15
 80057c4:	b21a      	sxth	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	3303      	adds	r3, #3
 80057ca:	b2d2      	uxtb	r2, r2
 80057cc:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = ((short)(BNO080_Roll * 100)) >> 8;
 80057ce:	4ba6      	ldr	r3, [pc, #664]	; (8005a68 <Encode_Msg_AHRS+0x2d8>)
 80057d0:	edd3 7a00 	vldr	s15, [r3]
 80057d4:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80057d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80057dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80057e0:	ee17 3a90 	vmov	r3, s15
 80057e4:	b21b      	sxth	r3, r3
 80057e6:	121b      	asrs	r3, r3, #8
 80057e8:	b21a      	sxth	r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3304      	adds	r3, #4
 80057ee:	b2d2      	uxtb	r2, r2
 80057f0:	701a      	strb	r2, [r3, #0]
	//Current Pitch
	telemetry_tx_buf[5] = (short)(BNO080_Pitch * 100);
 80057f2:	4b9f      	ldr	r3, [pc, #636]	; (8005a70 <Encode_Msg_AHRS+0x2e0>)
 80057f4:	edd3 7a00 	vldr	s15, [r3]
 80057f8:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80057fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005804:	ee17 3a90 	vmov	r3, s15
 8005808:	b21a      	sxth	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	3305      	adds	r3, #5
 800580e:	b2d2      	uxtb	r2, r2
 8005810:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = ((short)(BNO080_Pitch * 100)) >> 8;
 8005812:	4b97      	ldr	r3, [pc, #604]	; (8005a70 <Encode_Msg_AHRS+0x2e0>)
 8005814:	edd3 7a00 	vldr	s15, [r3]
 8005818:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 800581c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005820:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005824:	ee17 3a90 	vmov	r3, s15
 8005828:	b21b      	sxth	r3, r3
 800582a:	121b      	asrs	r3, r3, #8
 800582c:	b21a      	sxth	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	3306      	adds	r3, #6
 8005832:	b2d2      	uxtb	r2, r2
 8005834:	701a      	strb	r2, [r3, #0]
	//
	//	telemetry_tx_buf[5] = (short)(ICM20602.gyro_x * 100);
	//	telemetry_tx_buf[6] = ((short)(ICM20602.gyro_x * 100)) >> 8;

	//Current Yaw
	telemetry_tx_buf[7] = (unsigned short)(BNO080_Yaw * 100);
 8005836:	4b8f      	ldr	r3, [pc, #572]	; (8005a74 <Encode_Msg_AHRS+0x2e4>)
 8005838:	edd3 7a00 	vldr	s15, [r3]
 800583c:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 8005840:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005848:	ee17 3a90 	vmov	r3, s15
 800584c:	b29a      	uxth	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3307      	adds	r3, #7
 8005852:	b2d2      	uxtb	r2, r2
 8005854:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = ((unsigned short)(BNO080_Yaw * 100)) >> 8;
 8005856:	4b87      	ldr	r3, [pc, #540]	; (8005a74 <Encode_Msg_AHRS+0x2e4>)
 8005858:	edd3 7a00 	vldr	s15, [r3]
 800585c:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 8005860:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005868:	ee17 3a90 	vmov	r3, s15
 800586c:	b29b      	uxth	r3, r3
 800586e:	0a1b      	lsrs	r3, r3, #8
 8005870:	b29a      	uxth	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	3308      	adds	r3, #8
 8005876:	b2d2      	uxtb	r2, r2
 8005878:	701a      	strb	r2, [r3, #0]
	//Current Altitude
	telemetry_tx_buf[9] = (short)(LPS22HH.baroAltFilt * 10);
 800587a:	4b7f      	ldr	r3, [pc, #508]	; (8005a78 <Encode_Msg_AHRS+0x2e8>)
 800587c:	edd3 7a03 	vldr	s15, [r3, #12]
 8005880:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8005884:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005888:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800588c:	ee17 3a90 	vmov	r3, s15
 8005890:	b21a      	sxth	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	3309      	adds	r3, #9
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = ((short)(LPS22HH.baroAltFilt * 100)) >> 8;
 800589a:	4b77      	ldr	r3, [pc, #476]	; (8005a78 <Encode_Msg_AHRS+0x2e8>)
 800589c:	edd3 7a03 	vldr	s15, [r3, #12]
 80058a0:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80058a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058ac:	ee17 3a90 	vmov	r3, s15
 80058b0:	b21b      	sxth	r3, r3
 80058b2:	121b      	asrs	r3, r3, #8
 80058b4:	b21a      	sxth	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	330a      	adds	r3, #10
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	701a      	strb	r2, [r3, #0]

	//target Roll at Controller
	telemetry_tx_buf[11] = (short)((iBus.RH - 1500) * 0.1f * 100); //-50 ~ +50
 80058be:	4b6f      	ldr	r3, [pc, #444]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80058c6:	ee07 3a90 	vmov	s15, r3
 80058ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058ce:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8005a80 <Encode_Msg_AHRS+0x2f0>
 80058d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058d6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80058da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058e2:	ee17 3a90 	vmov	r3, s15
 80058e6:	b21a      	sxth	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	330b      	adds	r3, #11
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((short)((iBus.RH - 1500) * 0.1f * 100)) >> 8;
 80058f0:	4b62      	ldr	r3, [pc, #392]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 80058f2:	881b      	ldrh	r3, [r3, #0]
 80058f4:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80058f8:	ee07 3a90 	vmov	s15, r3
 80058fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005900:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8005a80 <Encode_Msg_AHRS+0x2f0>
 8005904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005908:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 800590c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005910:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005914:	ee17 3a90 	vmov	r3, s15
 8005918:	b21b      	sxth	r3, r3
 800591a:	121b      	asrs	r3, r3, #8
 800591c:	b21a      	sxth	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	330c      	adds	r3, #12
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	701a      	strb	r2, [r3, #0]

	//target Pitch at Controller
	telemetry_tx_buf[13] = (short)((iBus.RV - 1500) * 0.1f * 100); //-50 ~ +50
 8005926:	4b55      	ldr	r3, [pc, #340]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 8005928:	885b      	ldrh	r3, [r3, #2]
 800592a:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800592e:	ee07 3a90 	vmov	s15, r3
 8005932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005936:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8005a80 <Encode_Msg_AHRS+0x2f0>
 800593a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800593e:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 8005942:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005946:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800594a:	ee17 3a90 	vmov	r3, s15
 800594e:	b21a      	sxth	r2, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	330d      	adds	r3, #13
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = ((short)((iBus.RV - 1500) * 0.1f * 100)) >> 8;
 8005958:	4b48      	ldr	r3, [pc, #288]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 800595a:	885b      	ldrh	r3, [r3, #2]
 800595c:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8005960:	ee07 3a90 	vmov	s15, r3
 8005964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005968:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8005a80 <Encode_Msg_AHRS+0x2f0>
 800596c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005970:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 8005974:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005978:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800597c:	ee17 3a90 	vmov	r3, s15
 8005980:	b21b      	sxth	r3, r3
 8005982:	121b      	asrs	r3, r3, #8
 8005984:	b21a      	sxth	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	330e      	adds	r3, #14
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	701a      	strb	r2, [r3, #0]

	//target Yaw at Controller
	telemetry_tx_buf[15] = (unsigned short)((iBus.LH - 1000) * 0.36f * 100); //0 ~ 360
 800598e:	4b3b      	ldr	r3, [pc, #236]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 8005990:	88db      	ldrh	r3, [r3, #6]
 8005992:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8005996:	ee07 3a90 	vmov	s15, r3
 800599a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800599e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8005a84 <Encode_Msg_AHRS+0x2f4>
 80059a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059a6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80059aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059b2:	ee17 3a90 	vmov	r3, s15
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	330f      	adds	r3, #15
 80059bc:	b2d2      	uxtb	r2, r2
 80059be:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = ((unsigned short)((iBus.LH - 1000) * 0.36f * 100)) >> 8;
 80059c0:	4b2e      	ldr	r3, [pc, #184]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 80059c2:	88db      	ldrh	r3, [r3, #6]
 80059c4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80059c8:	ee07 3a90 	vmov	s15, r3
 80059cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059d0:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8005a84 <Encode_Msg_AHRS+0x2f4>
 80059d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059d8:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005a6c <Encode_Msg_AHRS+0x2dc>
 80059dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059e4:	ee17 3a90 	vmov	r3, s15
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	0a1b      	lsrs	r3, r3, #8
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	3310      	adds	r3, #16
 80059f2:	b2d2      	uxtb	r2, r2
 80059f4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[17] = (short)(iBus.LV * 10);
 80059f6:	4b21      	ldr	r3, [pc, #132]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 80059f8:	889b      	ldrh	r3, [r3, #4]
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	3311      	adds	r3, #17
 8005a00:	4611      	mov	r1, r2
 8005a02:	0089      	lsls	r1, r1, #2
 8005a04:	440a      	add	r2, r1
 8005a06:	0052      	lsls	r2, r2, #1
 8005a08:	b2d2      	uxtb	r2, r2
 8005a0a:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = ((short)(iBus.LV * 10)) >> 8;
 8005a0c:	4b1b      	ldr	r3, [pc, #108]	; (8005a7c <Encode_Msg_AHRS+0x2ec>)
 8005a0e:	889b      	ldrh	r3, [r3, #4]
 8005a10:	461a      	mov	r2, r3
 8005a12:	0092      	lsls	r2, r2, #2
 8005a14:	4413      	add	r3, r2
 8005a16:	005b      	lsls	r3, r3, #1
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	b21b      	sxth	r3, r3
 8005a1c:	121b      	asrs	r3, r3, #8
 8005a1e:	b21a      	sxth	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	3312      	adds	r3, #18
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]

	//Checksum
	telemetry_tx_buf[19] = 0xff;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3313      	adds	r3, #19
 8005a2c:	22ff      	movs	r2, #255	; 0xff
 8005a2e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	e00e      	b.n	8005a54 <Encode_Msg_AHRS+0x2c4>
		telemetry_tx_buf[19] -= telemetry_tx_buf[i];
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	3313      	adds	r3, #19
 8005a3a:	7819      	ldrb	r1, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	4413      	add	r3, r2
 8005a42:	781a      	ldrb	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	3313      	adds	r3, #19
 8005a48:	1a8a      	subs	r2, r1, r2
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3301      	adds	r3, #1
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2b12      	cmp	r3, #18
 8005a58:	dded      	ble.n	8005a36 <Encode_Msg_AHRS+0x2a6>
	}
}
 8005a5a:	bf00      	nop
 8005a5c:	3714      	adds	r7, #20
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	200004f8 	.word	0x200004f8
 8005a6c:	42c80000 	.word	0x42c80000
 8005a70:	20000500 	.word	0x20000500
 8005a74:	200004fc 	.word	0x200004fc
 8005a78:	20000364 	.word	0x20000364
 8005a7c:	20000318 	.word	0x20000318
 8005a80:	3dcccccd 	.word	0x3dcccccd
 8005a84:	3eb851ec 	.word	0x3eb851ec

08005a88 <Encode_Msg_GPS>:

void Encode_Msg_GPS(unsigned char *telemetry_tx_buf) {
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
	//Sync char
	telemetry_tx_buf[0] = 0x46;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2246      	movs	r2, #70	; 0x46
 8005a94:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3301      	adds	r3, #1
 8005a9a:	2243      	movs	r2, #67	; 0x43
 8005a9c:	701a      	strb	r2, [r3, #0]
	//0x11 - GPS
	telemetry_tx_buf[2] = 0x11;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	3302      	adds	r3, #2
 8005aa2:	2211      	movs	r2, #17
 8005aa4:	701a      	strb	r2, [r3, #0]

	//Latitude
	telemetry_tx_buf[3] = posllh.lat;
 8005aa6:	4b53      	ldr	r3, [pc, #332]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005aa8:	68da      	ldr	r2, [r3, #12]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3303      	adds	r3, #3
 8005aae:	b2d2      	uxtb	r2, r2
 8005ab0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = posllh.lat >> 8;
 8005ab2:	4b50      	ldr	r3, [pc, #320]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	121a      	asrs	r2, r3, #8
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	3304      	adds	r3, #4
 8005abc:	b2d2      	uxtb	r2, r2
 8005abe:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[5] = posllh.lat >> 16;
 8005ac0:	4b4c      	ldr	r3, [pc, #304]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	141a      	asrs	r2, r3, #16
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	3305      	adds	r3, #5
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = posllh.lat >> 24;
 8005ace:	4b49      	ldr	r3, [pc, #292]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	161a      	asrs	r2, r3, #24
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3306      	adds	r3, #6
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	701a      	strb	r2, [r3, #0]

	//Longitude
	telemetry_tx_buf[7] = posllh.lon;
 8005adc:	4b45      	ldr	r3, [pc, #276]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005ade:	689a      	ldr	r2, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	3307      	adds	r3, #7
 8005ae4:	b2d2      	uxtb	r2, r2
 8005ae6:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = posllh.lon >> 8;
 8005ae8:	4b42      	ldr	r3, [pc, #264]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	121a      	asrs	r2, r3, #8
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	3308      	adds	r3, #8
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[9] = posllh.lon >> 16;
 8005af6:	4b3f      	ldr	r3, [pc, #252]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	141a      	asrs	r2, r3, #16
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3309      	adds	r3, #9
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = posllh.lon >> 24;
 8005b04:	4b3b      	ldr	r3, [pc, #236]	; (8005bf4 <Encode_Msg_GPS+0x16c>)
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	161a      	asrs	r2, r3, #24
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	330a      	adds	r3, #10
 8005b0e:	b2d2      	uxtb	r2, r2
 8005b10:	701a      	strb	r2, [r3, #0]

	//Battery Voltage
	telemetry_tx_buf[11] = (unsigned short)(batteryVolt * 100);
 8005b12:	4b39      	ldr	r3, [pc, #228]	; (8005bf8 <Encode_Msg_GPS+0x170>)
 8005b14:	edd3 7a00 	vldr	s15, [r3]
 8005b18:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8005bfc <Encode_Msg_GPS+0x174>
 8005b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b24:	ee17 3a90 	vmov	r3, s15
 8005b28:	b29a      	uxth	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	330b      	adds	r3, #11
 8005b2e:	b2d2      	uxtb	r2, r2
 8005b30:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((unsigned short)(batteryVolt * 100)) >> 8;
 8005b32:	4b31      	ldr	r3, [pc, #196]	; (8005bf8 <Encode_Msg_GPS+0x170>)
 8005b34:	edd3 7a00 	vldr	s15, [r3]
 8005b38:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005bfc <Encode_Msg_GPS+0x174>
 8005b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b44:	ee17 3a90 	vmov	r3, s15
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	0a1b      	lsrs	r3, r3, #8
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	330c      	adds	r3, #12
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	701a      	strb	r2, [r3, #0]

	//SwA SwC
	telemetry_tx_buf[13] = (iBus.SwA == 1000)? 0 : 1;
 8005b56:	4b2a      	ldr	r3, [pc, #168]	; (8005c00 <Encode_Msg_GPS+0x178>)
 8005b58:	891b      	ldrh	r3, [r3, #8]
 8005b5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b5e:	bf14      	ite	ne
 8005b60:	2301      	movne	r3, #1
 8005b62:	2300      	moveq	r3, #0
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	330d      	adds	r3, #13
 8005b6a:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = (iBus.SwC == 1000)? 0 : (iBus.SwC == 1500)? 1 : 2;
 8005b6c:	4b24      	ldr	r3, [pc, #144]	; (8005c00 <Encode_Msg_GPS+0x178>)
 8005b6e:	899b      	ldrh	r3, [r3, #12]
 8005b70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b74:	d009      	beq.n	8005b8a <Encode_Msg_GPS+0x102>
 8005b76:	4b22      	ldr	r3, [pc, #136]	; (8005c00 <Encode_Msg_GPS+0x178>)
 8005b78:	899b      	ldrh	r3, [r3, #12]
 8005b7a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d101      	bne.n	8005b86 <Encode_Msg_GPS+0xfe>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e002      	b.n	8005b8c <Encode_Msg_GPS+0x104>
 8005b86:	2302      	movs	r3, #2
 8005b88:	e000      	b.n	8005b8c <Encode_Msg_GPS+0x104>
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	320e      	adds	r2, #14
 8005b90:	7013      	strb	r3, [r2, #0]

	//Fail-Safe Mode
	telemetry_tx_buf[15] = failsafe_flag; // Failsafe active true / inactive false
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	330f      	adds	r3, #15
 8005b96:	4a1b      	ldr	r2, [pc, #108]	; (8005c04 <Encode_Msg_GPS+0x17c>)
 8005b98:	7812      	ldrb	r2, [r2, #0]
 8005b9a:	701a      	strb	r2, [r3, #0]

	//0x00
	telemetry_tx_buf[16] = 0x00;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	3310      	adds	r3, #16
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3311      	adds	r3, #17
 8005ba8:	2200      	movs	r2, #0
 8005baa:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	3312      	adds	r3, #18
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	701a      	strb	r2, [r3, #0]

	//Checksum
	telemetry_tx_buf[19] = 0xff;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3313      	adds	r3, #19
 8005bb8:	22ff      	movs	r2, #255	; 0xff
 8005bba:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	e00e      	b.n	8005be0 <Encode_Msg_GPS+0x158>
		telemetry_tx_buf[19] -= telemetry_tx_buf[i];
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	3313      	adds	r3, #19
 8005bc6:	7819      	ldrb	r1, [r3, #0]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	4413      	add	r3, r2
 8005bce:	781a      	ldrb	r2, [r3, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3313      	adds	r3, #19
 8005bd4:	1a8a      	subs	r2, r1, r2
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	60fb      	str	r3, [r7, #12]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2b12      	cmp	r3, #18
 8005be4:	dded      	ble.n	8005bc2 <Encode_Msg_GPS+0x13a>
	}
}
 8005be6:	bf00      	nop
 8005be8:	3714      	adds	r7, #20
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	20000378 	.word	0x20000378
 8005bf8:	20000600 	.word	0x20000600
 8005bfc:	42c80000 	.word	0x42c80000
 8005c00:	20000318 	.word	0x20000318
 8005c04:	2000020b 	.word	0x2000020b

08005c08 <Encode_Msg_PID_Gain>:

void Encode_Msg_PID_Gain(unsigned char *telemetry_tx_buf, unsigned char id, float p, float i, float d) {
 8005c08:	b480      	push	{r7}
 8005c0a:	b089      	sub	sp, #36	; 0x24
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6178      	str	r0, [r7, #20]
 8005c10:	460b      	mov	r3, r1
 8005c12:	ed87 0a03 	vstr	s0, [r7, #12]
 8005c16:	edc7 0a02 	vstr	s1, [r7, #8]
 8005c1a:	ed87 1a01 	vstr	s2, [r7, #4]
 8005c1e:	74fb      	strb	r3, [r7, #19]
	//Sync char
	telemetry_tx_buf[0] = 0x46;
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	2246      	movs	r2, #70	; 0x46
 8005c24:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	2243      	movs	r2, #67	; 0x43
 8005c2c:	701a      	strb	r2, [r3, #0]
	//0x00, 0x01 - Roll, 0x02, 0x03 - Pitch, 0x04, 0x05 - Yaw
	telemetry_tx_buf[2] = id;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	3302      	adds	r3, #2
 8005c32:	7cfa      	ldrb	r2, [r7, #19]
 8005c34:	701a      	strb	r2, [r3, #0]

	//	memcpy(&telemetry_tx_buf[3], &p, 4);
	//	memcpy(&telemetry_tx_buf[7], &i, 4);
	//	memcpy(&telemetry_tx_buf[11], &d, 4);

	*(float *)&telemetry_tx_buf[3] = p;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	3303      	adds	r3, #3
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	601a      	str	r2, [r3, #0]
	*(float *)&telemetry_tx_buf[7] = i;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	3307      	adds	r3, #7
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	601a      	str	r2, [r3, #0]
	*(float *)&telemetry_tx_buf[11] = d;
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	330b      	adds	r3, #11
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	601a      	str	r2, [r3, #0]

	//0x00
	telemetry_tx_buf[15] = 0x00;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	330f      	adds	r3, #15
 8005c52:	2200      	movs	r2, #0
 8005c54:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = 0x00;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	3310      	adds	r3, #16
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	3311      	adds	r3, #17
 8005c62:	2200      	movs	r2, #0
 8005c64:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	3312      	adds	r3, #18
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]

	//Checksum
	telemetry_tx_buf[19] = 0xff;
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	3313      	adds	r3, #19
 8005c72:	22ff      	movs	r2, #255	; 0xff
 8005c74:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005c76:	2300      	movs	r3, #0
 8005c78:	61fb      	str	r3, [r7, #28]
 8005c7a:	e00e      	b.n	8005c9a <Encode_Msg_PID_Gain+0x92>
		telemetry_tx_buf[19] -= telemetry_tx_buf[i];
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	3313      	adds	r3, #19
 8005c80:	7819      	ldrb	r1, [r3, #0]
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	4413      	add	r3, r2
 8005c88:	781a      	ldrb	r2, [r3, #0]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	3313      	adds	r3, #19
 8005c8e:	1a8a      	subs	r2, r1, r2
 8005c90:	b2d2      	uxtb	r2, r2
 8005c92:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 19; i++) {
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	3301      	adds	r3, #1
 8005c98:	61fb      	str	r3, [r7, #28]
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	2b12      	cmp	r3, #18
 8005c9e:	dded      	ble.n	8005c7c <Encode_Msg_PID_Gain+0x74>
	}
}
 8005ca0:	bf00      	nop
 8005ca2:	3724      	adds	r7, #36	; 0x24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8005cac:	b480      	push	{r7}
 8005cae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8005cb0:	bf00      	nop
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <LL_SPI_SetStandard>:
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f023 0210 	bic.w	r2, r3, #16
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	605a      	str	r2, [r3, #4]
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <LL_AHB1_GRP1_EnableClock>:
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8005ce8:	4b08      	ldr	r3, [pc, #32]	; (8005d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cec:	4907      	ldr	r1, [pc, #28]	; (8005d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8005cf4:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8005cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
}
 8005d00:	bf00      	nop
 8005d02:	3714      	adds	r7, #20
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	40023800 	.word	0x40023800

08005d10 <LL_APB1_GRP1_EnableClock>:
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005d18:	4b08      	ldr	r3, [pc, #32]	; (8005d3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d1c:	4907      	ldr	r1, [pc, #28]	; (8005d3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <LL_APB1_GRP1_EnableClock+0x2c>)
 8005d26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
}
 8005d30:	bf00      	nop
 8005d32:	3714      	adds	r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	40023800 	.word	0x40023800

08005d40 <LL_APB2_GRP1_EnableClock>:
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005d48:	4b08      	ldr	r3, [pc, #32]	; (8005d6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8005d4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d4c:	4907      	ldr	r1, [pc, #28]	; (8005d6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005d54:	4b05      	ldr	r3, [pc, #20]	; (8005d6c <LL_APB2_GRP1_EnableClock+0x2c>)
 8005d56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
}
 8005d60:	bf00      	nop
 8005d62:	3714      	adds	r7, #20
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	40023800 	.word	0x40023800

08005d70 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b090      	sub	sp, #64	; 0x40
 8005d74:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8005d76:	f107 0318 	add.w	r3, r7, #24
 8005d7a:	2228      	movs	r2, #40	; 0x28
 8005d7c:	2100      	movs	r1, #0
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f006 f83c 	bl	800bdfc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d84:	463b      	mov	r3, r7
 8005d86:	2200      	movs	r2, #0
 8005d88:	601a      	str	r2, [r3, #0]
 8005d8a:	605a      	str	r2, [r3, #4]
 8005d8c:	609a      	str	r2, [r3, #8]
 8005d8e:	60da      	str	r2, [r3, #12]
 8005d90:	611a      	str	r2, [r3, #16]
 8005d92:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8005d94:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005d98:	f7ff ffd2 	bl	8005d40 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8005d9c:	2001      	movs	r0, #1
 8005d9e:	f7ff ff9f 	bl	8005ce0 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration  
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8005da2:	23e0      	movs	r3, #224	; 0xe0
 8005da4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005da6:	2302      	movs	r3, #2
 8005da8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005daa:	2303      	movs	r3, #3
 8005dac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005dae:	2300      	movs	r3, #0
 8005db0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005db2:	2300      	movs	r3, #0
 8005db4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005db6:	2305      	movs	r3, #5
 8005db8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dba:	463b      	mov	r3, r7
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4813      	ldr	r0, [pc, #76]	; (8005e0c <MX_SPI1_Init+0x9c>)
 8005dc0:	f005 f887 	bl	800aed2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8005dc8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005dcc:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8005dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8005de0:	2310      	movs	r3, #16
 8005de2:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005de4:	2300      	movs	r3, #0
 8005de6:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005de8:	2300      	movs	r3, #0
 8005dea:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8005dec:	230a      	movs	r3, #10
 8005dee:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8005df0:	f107 0318 	add.w	r3, r7, #24
 8005df4:	4619      	mov	r1, r3
 8005df6:	4806      	ldr	r0, [pc, #24]	; (8005e10 <MX_SPI1_Init+0xa0>)
 8005df8:	f005 fa39 	bl	800b26e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	4804      	ldr	r0, [pc, #16]	; (8005e10 <MX_SPI1_Init+0xa0>)
 8005e00:	f7ff ff5b 	bl	8005cba <LL_SPI_SetStandard>

}
 8005e04:	bf00      	nop
 8005e06:	3740      	adds	r7, #64	; 0x40
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}
 8005e0c:	40020000 	.word	0x40020000
 8005e10:	40013000 	.word	0x40013000

08005e14 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b090      	sub	sp, #64	; 0x40
 8005e18:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8005e1a:	f107 0318 	add.w	r3, r7, #24
 8005e1e:	2228      	movs	r2, #40	; 0x28
 8005e20:	2100      	movs	r1, #0
 8005e22:	4618      	mov	r0, r3
 8005e24:	f005 ffea 	bl	800bdfc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e28:	463b      	mov	r3, r7
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	605a      	str	r2, [r3, #4]
 8005e30:	609a      	str	r2, [r3, #8]
 8005e32:	60da      	str	r2, [r3, #12]
 8005e34:	611a      	str	r2, [r3, #16]
 8005e36:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8005e38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005e3c:	f7ff ff68 	bl	8005d10 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005e40:	2002      	movs	r0, #2
 8005e42:	f7ff ff4d 	bl	8005ce0 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration  
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8005e46:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005e4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005e50:	2303      	movs	r3, #3
 8005e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005e5c:	2305      	movs	r3, #5
 8005e5e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e60:	463b      	mov	r3, r7
 8005e62:	4619      	mov	r1, r3
 8005e64:	4813      	ldr	r0, [pc, #76]	; (8005eb4 <MX_SPI2_Init+0xa0>)
 8005e66:	f005 f834 	bl	800aed2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8005e6e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005e72:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005e74:	2300      	movs	r3, #0
 8005e76:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8005e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8005e86:	2318      	movs	r3, #24
 8005e88:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8005e92:	230a      	movs	r3, #10
 8005e94:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8005e96:	f107 0318 	add.w	r3, r7, #24
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	4806      	ldr	r0, [pc, #24]	; (8005eb8 <MX_SPI2_Init+0xa4>)
 8005e9e:	f005 f9e6 	bl	800b26e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8005ea2:	2100      	movs	r1, #0
 8005ea4:	4804      	ldr	r0, [pc, #16]	; (8005eb8 <MX_SPI2_Init+0xa4>)
 8005ea6:	f7ff ff08 	bl	8005cba <LL_SPI_SetStandard>

}
 8005eaa:	bf00      	nop
 8005eac:	3740      	adds	r7, #64	; 0x40
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	40020400 	.word	0x40020400
 8005eb8:	40003800 	.word	0x40003800

08005ebc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b090      	sub	sp, #64	; 0x40
 8005ec0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8005ec2:	f107 0318 	add.w	r3, r7, #24
 8005ec6:	2228      	movs	r2, #40	; 0x28
 8005ec8:	2100      	movs	r1, #0
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f005 ff96 	bl	800bdfc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ed0:	463b      	mov	r3, r7
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
 8005ed6:	605a      	str	r2, [r3, #4]
 8005ed8:	609a      	str	r2, [r3, #8]
 8005eda:	60da      	str	r2, [r3, #12]
 8005edc:	611a      	str	r2, [r3, #16]
 8005ede:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8005ee0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005ee4:	f7ff ff14 	bl	8005d10 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005ee8:	2002      	movs	r0, #2
 8005eea:	f7ff fef9 	bl	8005ce0 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration  
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8005eee:	2338      	movs	r3, #56	; 0x38
 8005ef0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005efe:	2300      	movs	r3, #0
 8005f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8005f02:	2306      	movs	r3, #6
 8005f04:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005f06:	463b      	mov	r3, r7
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4813      	ldr	r0, [pc, #76]	; (8005f58 <MX_SPI3_Init+0x9c>)
 8005f0c:	f004 ffe1 	bl	800aed2 <LL_GPIO_Init>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005f10:	2300      	movs	r3, #0
 8005f12:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8005f14:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005f18:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005f1e:	2302      	movs	r3, #2
 8005f20:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8005f22:	2301      	movs	r3, #1
 8005f24:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8005f26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8005f2c:	2308      	movs	r3, #8
 8005f2e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005f30:	2300      	movs	r3, #0
 8005f32:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005f34:	2300      	movs	r3, #0
 8005f36:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8005f38:	230a      	movs	r3, #10
 8005f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8005f3c:	f107 0318 	add.w	r3, r7, #24
 8005f40:	4619      	mov	r1, r3
 8005f42:	4806      	ldr	r0, [pc, #24]	; (8005f5c <MX_SPI3_Init+0xa0>)
 8005f44:	f005 f993 	bl	800b26e <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8005f48:	2100      	movs	r1, #0
 8005f4a:	4804      	ldr	r0, [pc, #16]	; (8005f5c <MX_SPI3_Init+0xa0>)
 8005f4c:	f7ff feb5 	bl	8005cba <LL_SPI_SetStandard>

}
 8005f50:	bf00      	nop
 8005f52:	3740      	adds	r7, #64	; 0x40
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40020400 	.word	0x40020400
 8005f5c:	40003c00 	.word	0x40003c00

08005f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f66:	2300      	movs	r3, #0
 8005f68:	607b      	str	r3, [r7, #4]
 8005f6a:	4b10      	ldr	r3, [pc, #64]	; (8005fac <HAL_MspInit+0x4c>)
 8005f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6e:	4a0f      	ldr	r2, [pc, #60]	; (8005fac <HAL_MspInit+0x4c>)
 8005f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f74:	6453      	str	r3, [r2, #68]	; 0x44
 8005f76:	4b0d      	ldr	r3, [pc, #52]	; (8005fac <HAL_MspInit+0x4c>)
 8005f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f7e:	607b      	str	r3, [r7, #4]
 8005f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005f82:	2300      	movs	r3, #0
 8005f84:	603b      	str	r3, [r7, #0]
 8005f86:	4b09      	ldr	r3, [pc, #36]	; (8005fac <HAL_MspInit+0x4c>)
 8005f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8a:	4a08      	ldr	r2, [pc, #32]	; (8005fac <HAL_MspInit+0x4c>)
 8005f8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f90:	6413      	str	r3, [r2, #64]	; 0x40
 8005f92:	4b06      	ldr	r3, [pc, #24]	; (8005fac <HAL_MspInit+0x4c>)
 8005f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	40023800 	.word	0x40023800

08005fb0 <LL_TIM_ClearFlag_UPDATE>:
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f06f 0201 	mvn.w	r2, #1
 8005fbe:	611a      	str	r2, [r3, #16]
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <LL_TIM_IsActiveFlag_UPDATE>:
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	691b      	ldr	r3, [r3, #16]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d101      	bne.n	8005fe4 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e000      	b.n	8005fe6 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <LL_USART_IsActiveFlag_RXNE>:
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0320 	and.w	r3, r3, #32
 8006002:	2b20      	cmp	r3, #32
 8006004:	bf0c      	ite	eq
 8006006:	2301      	moveq	r3, #1
 8006008:	2300      	movne	r3, #0
 800600a:	b2db      	uxtb	r3, r3
}
 800600c:	4618      	mov	r0, r3
 800600e:	370c      	adds	r7, #12
 8006010:	46bd      	mov	sp, r7
 8006012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006016:	4770      	bx	lr

08006018 <LL_USART_ClearFlag_RXNE>:
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f06f 0220 	mvn.w	r2, #32
 8006026:	601a      	str	r2, [r3, #0]
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <LL_USART_ReceiveData8>:
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	b2db      	uxtb	r3, r3
}
 8006042:	4618      	mov	r0, r3
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr

0800604e <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 800604e:	b480      	push	{r7}
 8006050:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006052:	bf00      	nop
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 800605c:	b480      	push	{r7}
 800605e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8006060:	e7fe      	b.n	8006060 <HardFault_Handler+0x4>

08006062 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8006062:	b480      	push	{r7}
 8006064:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8006066:	e7fe      	b.n	8006066 <MemManage_Handler+0x4>

08006068 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8006068:	b480      	push	{r7}
 800606a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 800606c:	e7fe      	b.n	800606c <BusFault_Handler+0x4>

0800606e <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 800606e:	b480      	push	{r7}
 8006070:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8006072:	e7fe      	b.n	8006072 <UsageFault_Handler+0x4>

08006074 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8006078:	bf00      	nop
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8006082:	b480      	push	{r7}
 8006084:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8006086:	bf00      	nop
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8006090:	b480      	push	{r7}
 8006092:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8006094:	bf00      	nop
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80060a2:	f001 f811 	bl	80070c8 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80060a6:	bf00      	nop
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <USART1_IRQHandler>:

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */

	/* USER CODE END USART1_IRQn 0 */
	HAL_UART_IRQHandler(&huart1);
 80060b0:	4802      	ldr	r0, [pc, #8]	; (80060bc <USART1_IRQHandler+0x10>)
 80060b2:	f004 f80d 	bl	800a0d0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART1_IRQn 1 */

	/* USER CODE END USART1_IRQn 1 */
}
 80060b6:	bf00      	nop
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	20000688 	.word	0x20000688

080060c0 <UART4_IRQHandler>:

/**
 * @brief This function handles UART4 global interrupt.
 */
void UART4_IRQHandler(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART4_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART4)) {
 80060c4:	4831      	ldr	r0, [pc, #196]	; (800618c <UART4_IRQHandler+0xcc>)
 80060c6:	f7ff ff94 	bl	8005ff2 <LL_USART_IsActiveFlag_RXNE>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d058      	beq.n	8006182 <UART4_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART4);
 80060d0:	482e      	ldr	r0, [pc, #184]	; (800618c <UART4_IRQHandler+0xcc>)
 80060d2:	f7ff ffa1 	bl	8006018 <LL_USART_ClearFlag_RXNE>
		uart4_rx_data = LL_USART_ReceiveData8(UART4);
 80060d6:	482d      	ldr	r0, [pc, #180]	; (800618c <UART4_IRQHandler+0xcc>)
 80060d8:	f7ff ffac 	bl	8006034 <LL_USART_ReceiveData8>
 80060dc:	4603      	mov	r3, r0
 80060de:	461a      	mov	r2, r3
 80060e0:	4b2b      	ldr	r3, [pc, #172]	; (8006190 <UART4_IRQHandler+0xd0>)
 80060e2:	701a      	strb	r2, [r3, #0]
		uart4_rx_flag = 1;
 80060e4:	4b2b      	ldr	r3, [pc, #172]	; (8006194 <UART4_IRQHandler+0xd4>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	701a      	strb	r2, [r3, #0]
		//		if (cnt == 35) {
		//			m8n_rx_cplt_flag = 1;
		//			cnt = 0;
		//		}

		switch (cnt) {
 80060ea:	4b2b      	ldr	r3, [pc, #172]	; (8006198 <UART4_IRQHandler+0xd8>)
 80060ec:	781b      	ldrb	r3, [r3, #0]
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d015      	beq.n	800611e <UART4_IRQHandler+0x5e>
 80060f2:	2b23      	cmp	r3, #35	; 0x23
 80060f4:	d029      	beq.n	800614a <UART4_IRQHandler+0x8a>
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d135      	bne.n	8006166 <UART4_IRQHandler+0xa6>
		case 0:
			if (uart4_rx_data == 0xb5) {
 80060fa:	4b25      	ldr	r3, [pc, #148]	; (8006190 <UART4_IRQHandler+0xd0>)
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	2bb5      	cmp	r3, #181	; 0xb5
 8006100:	d141      	bne.n	8006186 <UART4_IRQHandler+0xc6>
				m8n_rx_buf[cnt] = uart4_rx_data;
 8006102:	4b25      	ldr	r3, [pc, #148]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	4b21      	ldr	r3, [pc, #132]	; (8006190 <UART4_IRQHandler+0xd0>)
 800610a:	7819      	ldrb	r1, [r3, #0]
 800610c:	4b23      	ldr	r3, [pc, #140]	; (800619c <UART4_IRQHandler+0xdc>)
 800610e:	5499      	strb	r1, [r3, r2]
				cnt++;
 8006110:	4b21      	ldr	r3, [pc, #132]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	3301      	adds	r3, #1
 8006116:	b2da      	uxtb	r2, r3
 8006118:	4b1f      	ldr	r3, [pc, #124]	; (8006198 <UART4_IRQHandler+0xd8>)
 800611a:	701a      	strb	r2, [r3, #0]
			}
			break;
 800611c:	e033      	b.n	8006186 <UART4_IRQHandler+0xc6>
		case 1:
			if (uart4_rx_data == 0x62) {
 800611e:	4b1c      	ldr	r3, [pc, #112]	; (8006190 <UART4_IRQHandler+0xd0>)
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	2b62      	cmp	r3, #98	; 0x62
 8006124:	d10d      	bne.n	8006142 <UART4_IRQHandler+0x82>
				m8n_rx_buf[cnt] = uart4_rx_data;
 8006126:	4b1c      	ldr	r3, [pc, #112]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	461a      	mov	r2, r3
 800612c:	4b18      	ldr	r3, [pc, #96]	; (8006190 <UART4_IRQHandler+0xd0>)
 800612e:	7819      	ldrb	r1, [r3, #0]
 8006130:	4b1a      	ldr	r3, [pc, #104]	; (800619c <UART4_IRQHandler+0xdc>)
 8006132:	5499      	strb	r1, [r3, r2]
				cnt++;
 8006134:	4b18      	ldr	r3, [pc, #96]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	3301      	adds	r3, #1
 800613a:	b2da      	uxtb	r2, r3
 800613c:	4b16      	ldr	r3, [pc, #88]	; (8006198 <UART4_IRQHandler+0xd8>)
 800613e:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 8006140:	e022      	b.n	8006188 <UART4_IRQHandler+0xc8>
				cnt = 0;
 8006142:	4b15      	ldr	r3, [pc, #84]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006144:	2200      	movs	r2, #0
 8006146:	701a      	strb	r2, [r3, #0]
			break;
 8006148:	e01e      	b.n	8006188 <UART4_IRQHandler+0xc8>
		case 35:
			m8n_rx_buf[cnt] = uart4_rx_data;
 800614a:	4b13      	ldr	r3, [pc, #76]	; (8006198 <UART4_IRQHandler+0xd8>)
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	461a      	mov	r2, r3
 8006150:	4b0f      	ldr	r3, [pc, #60]	; (8006190 <UART4_IRQHandler+0xd0>)
 8006152:	7819      	ldrb	r1, [r3, #0]
 8006154:	4b11      	ldr	r3, [pc, #68]	; (800619c <UART4_IRQHandler+0xdc>)
 8006156:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8006158:	4b0f      	ldr	r3, [pc, #60]	; (8006198 <UART4_IRQHandler+0xd8>)
 800615a:	2200      	movs	r2, #0
 800615c:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 800615e:	4b10      	ldr	r3, [pc, #64]	; (80061a0 <UART4_IRQHandler+0xe0>)
 8006160:	2201      	movs	r2, #1
 8006162:	701a      	strb	r2, [r3, #0]
			break;
 8006164:	e010      	b.n	8006188 <UART4_IRQHandler+0xc8>
		default:
			m8n_rx_buf[cnt] = uart4_rx_data;
 8006166:	4b0c      	ldr	r3, [pc, #48]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006168:	781b      	ldrb	r3, [r3, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	4b08      	ldr	r3, [pc, #32]	; (8006190 <UART4_IRQHandler+0xd0>)
 800616e:	7819      	ldrb	r1, [r3, #0]
 8006170:	4b0a      	ldr	r3, [pc, #40]	; (800619c <UART4_IRQHandler+0xdc>)
 8006172:	5499      	strb	r1, [r3, r2]
			cnt++;
 8006174:	4b08      	ldr	r3, [pc, #32]	; (8006198 <UART4_IRQHandler+0xd8>)
 8006176:	781b      	ldrb	r3, [r3, #0]
 8006178:	3301      	adds	r3, #1
 800617a:	b2da      	uxtb	r2, r3
 800617c:	4b06      	ldr	r3, [pc, #24]	; (8006198 <UART4_IRQHandler+0xd8>)
 800617e:	701a      	strb	r2, [r3, #0]
			break;
 8006180:	e002      	b.n	8006188 <UART4_IRQHandler+0xc8>
		}
	}
 8006182:	bf00      	nop
 8006184:	e000      	b.n	8006188 <UART4_IRQHandler+0xc8>
			break;
 8006186:	bf00      	nop

	/* USER CODE END UART4_IRQn 0 */
	/* USER CODE BEGIN UART4_IRQn 1 */

	/* USER CODE END UART4_IRQn 1 */
}
 8006188:	bf00      	nop
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40004c00 	.word	0x40004c00
 8006190:	20000213 	.word	0x20000213
 8006194:	20000212 	.word	0x20000212
 8006198:	2000021b 	.word	0x2000021b
 800619c:	20000664 	.word	0x20000664
 80061a0:	20000214 	.word	0x20000214

080061a4 <UART5_IRQHandler>:

/**
 * @brief This function handles UART5 global interrupt.
 */
void UART5_IRQHandler(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UART5_IRQn 0 */
	static unsigned char cnt = 0;

	if (LL_USART_IsActiveFlag_RXNE(UART5)) {
 80061a8:	4831      	ldr	r0, [pc, #196]	; (8006270 <UART5_IRQHandler+0xcc>)
 80061aa:	f7ff ff22 	bl	8005ff2 <LL_USART_IsActiveFlag_RXNE>
 80061ae:	4603      	mov	r3, r0
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d058      	beq.n	8006266 <UART5_IRQHandler+0xc2>
		LL_USART_ClearFlag_RXNE(UART5);
 80061b4:	482e      	ldr	r0, [pc, #184]	; (8006270 <UART5_IRQHandler+0xcc>)
 80061b6:	f7ff ff2f 	bl	8006018 <LL_USART_ClearFlag_RXNE>
		uart5_rx_data = LL_USART_ReceiveData8(UART5);
 80061ba:	482d      	ldr	r0, [pc, #180]	; (8006270 <UART5_IRQHandler+0xcc>)
 80061bc:	f7ff ff3a 	bl	8006034 <LL_USART_ReceiveData8>
 80061c0:	4603      	mov	r3, r0
 80061c2:	461a      	mov	r2, r3
 80061c4:	4b2b      	ldr	r3, [pc, #172]	; (8006274 <UART5_IRQHandler+0xd0>)
 80061c6:	701a      	strb	r2, [r3, #0]
		uart5_rx_flag = 1;
 80061c8:	4b2b      	ldr	r3, [pc, #172]	; (8006278 <UART5_IRQHandler+0xd4>)
 80061ca:	2201      	movs	r2, #1
 80061cc:	701a      	strb	r2, [r3, #0]

		switch (cnt) {
 80061ce:	4b2b      	ldr	r3, [pc, #172]	; (800627c <UART5_IRQHandler+0xd8>)
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d015      	beq.n	8006202 <UART5_IRQHandler+0x5e>
 80061d6:	2b1f      	cmp	r3, #31
 80061d8:	d029      	beq.n	800622e <UART5_IRQHandler+0x8a>
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d135      	bne.n	800624a <UART5_IRQHandler+0xa6>
		case 0:
			if (uart5_rx_data == 0x20) {
 80061de:	4b25      	ldr	r3, [pc, #148]	; (8006274 <UART5_IRQHandler+0xd0>)
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	2b20      	cmp	r3, #32
 80061e4:	d141      	bne.n	800626a <UART5_IRQHandler+0xc6>
				ibus_rx_buf[cnt] = uart5_rx_data;
 80061e6:	4b25      	ldr	r3, [pc, #148]	; (800627c <UART5_IRQHandler+0xd8>)
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	4b21      	ldr	r3, [pc, #132]	; (8006274 <UART5_IRQHandler+0xd0>)
 80061ee:	7819      	ldrb	r1, [r3, #0]
 80061f0:	4b23      	ldr	r3, [pc, #140]	; (8006280 <UART5_IRQHandler+0xdc>)
 80061f2:	5499      	strb	r1, [r3, r2]
				cnt++;
 80061f4:	4b21      	ldr	r3, [pc, #132]	; (800627c <UART5_IRQHandler+0xd8>)
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	3301      	adds	r3, #1
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	4b1f      	ldr	r3, [pc, #124]	; (800627c <UART5_IRQHandler+0xd8>)
 80061fe:	701a      	strb	r2, [r3, #0]
			}
			break;
 8006200:	e033      	b.n	800626a <UART5_IRQHandler+0xc6>
		case 1:
			if (uart5_rx_data == 0x40) {
 8006202:	4b1c      	ldr	r3, [pc, #112]	; (8006274 <UART5_IRQHandler+0xd0>)
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	2b40      	cmp	r3, #64	; 0x40
 8006208:	d10d      	bne.n	8006226 <UART5_IRQHandler+0x82>
				ibus_rx_buf[cnt] = uart5_rx_data;
 800620a:	4b1c      	ldr	r3, [pc, #112]	; (800627c <UART5_IRQHandler+0xd8>)
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	461a      	mov	r2, r3
 8006210:	4b18      	ldr	r3, [pc, #96]	; (8006274 <UART5_IRQHandler+0xd0>)
 8006212:	7819      	ldrb	r1, [r3, #0]
 8006214:	4b1a      	ldr	r3, [pc, #104]	; (8006280 <UART5_IRQHandler+0xdc>)
 8006216:	5499      	strb	r1, [r3, r2]
				cnt++;
 8006218:	4b18      	ldr	r3, [pc, #96]	; (800627c <UART5_IRQHandler+0xd8>)
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	3301      	adds	r3, #1
 800621e:	b2da      	uxtb	r2, r3
 8006220:	4b16      	ldr	r3, [pc, #88]	; (800627c <UART5_IRQHandler+0xd8>)
 8006222:	701a      	strb	r2, [r3, #0]
			} else {
				cnt = 0;
			}
			break;
 8006224:	e022      	b.n	800626c <UART5_IRQHandler+0xc8>
				cnt = 0;
 8006226:	4b15      	ldr	r3, [pc, #84]	; (800627c <UART5_IRQHandler+0xd8>)
 8006228:	2200      	movs	r2, #0
 800622a:	701a      	strb	r2, [r3, #0]
			break;
 800622c:	e01e      	b.n	800626c <UART5_IRQHandler+0xc8>
		case 31:
			ibus_rx_buf[cnt] = uart5_rx_data;
 800622e:	4b13      	ldr	r3, [pc, #76]	; (800627c <UART5_IRQHandler+0xd8>)
 8006230:	781b      	ldrb	r3, [r3, #0]
 8006232:	461a      	mov	r2, r3
 8006234:	4b0f      	ldr	r3, [pc, #60]	; (8006274 <UART5_IRQHandler+0xd0>)
 8006236:	7819      	ldrb	r1, [r3, #0]
 8006238:	4b11      	ldr	r3, [pc, #68]	; (8006280 <UART5_IRQHandler+0xdc>)
 800623a:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 800623c:	4b0f      	ldr	r3, [pc, #60]	; (800627c <UART5_IRQHandler+0xd8>)
 800623e:	2200      	movs	r2, #0
 8006240:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8006242:	4b10      	ldr	r3, [pc, #64]	; (8006284 <UART5_IRQHandler+0xe0>)
 8006244:	2201      	movs	r2, #1
 8006246:	701a      	strb	r2, [r3, #0]
			break;
 8006248:	e010      	b.n	800626c <UART5_IRQHandler+0xc8>
		default:
			ibus_rx_buf[cnt] = uart5_rx_data;
 800624a:	4b0c      	ldr	r3, [pc, #48]	; (800627c <UART5_IRQHandler+0xd8>)
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	461a      	mov	r2, r3
 8006250:	4b08      	ldr	r3, [pc, #32]	; (8006274 <UART5_IRQHandler+0xd0>)
 8006252:	7819      	ldrb	r1, [r3, #0]
 8006254:	4b0a      	ldr	r3, [pc, #40]	; (8006280 <UART5_IRQHandler+0xdc>)
 8006256:	5499      	strb	r1, [r3, r2]
			cnt++;
 8006258:	4b08      	ldr	r3, [pc, #32]	; (800627c <UART5_IRQHandler+0xd8>)
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	3301      	adds	r3, #1
 800625e:	b2da      	uxtb	r2, r3
 8006260:	4b06      	ldr	r3, [pc, #24]	; (800627c <UART5_IRQHandler+0xd8>)
 8006262:	701a      	strb	r2, [r3, #0]
			break;
 8006264:	e002      	b.n	800626c <UART5_IRQHandler+0xc8>
		}

		//		while(!LL_USART_IsActiveFlag_TXE(USART6));
		//		LL_USART_TransmitData8(USART6, uart5_rx_data);
	}
 8006266:	bf00      	nop
 8006268:	e000      	b.n	800626c <UART5_IRQHandler+0xc8>
			break;
 800626a:	bf00      	nop
	/* USER CODE END UART5_IRQn 0 */
	/* USER CODE BEGIN UART5_IRQn 1 */

	/* USER CODE END UART5_IRQn 1 */
}
 800626c:	bf00      	nop
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40005000 	.word	0x40005000
 8006274:	20000211 	.word	0x20000211
 8006278:	20000210 	.word	0x20000210
 800627c:	2000021c 	.word	0x2000021c
 8006280:	20000644 	.word	0x20000644
 8006284:	20000215 	.word	0x20000215

08006288 <TIM7_IRQHandler>:

/**
 * @brief This function handles TIM7 global interrupt.
 */
void TIM7_IRQHandler(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
	static unsigned char tim7_1ms_count = 0;
	static unsigned char tim7_20ms_count = 0;
	static unsigned char tim7_100ms_count = 0;
	static unsigned short tim7_1000ms_count = 0;

	if(LL_TIM_IsActiveFlag_UPDATE(TIM7)) {
 800628c:	4825      	ldr	r0, [pc, #148]	; (8006324 <TIM7_IRQHandler+0x9c>)
 800628e:	f7ff fe9d 	bl	8005fcc <LL_TIM_IsActiveFlag_UPDATE>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d043      	beq.n	8006320 <TIM7_IRQHandler+0x98>
		LL_TIM_ClearFlag_UPDATE(TIM7); //Clear flag of TM7
 8006298:	4822      	ldr	r0, [pc, #136]	; (8006324 <TIM7_IRQHandler+0x9c>)
 800629a:	f7ff fe89 	bl	8005fb0 <LL_TIM_ClearFlag_UPDATE>

		//1ms - 1000Hz Transmission
		tim7_1ms_count++;
 800629e:	4b22      	ldr	r3, [pc, #136]	; (8006328 <TIM7_IRQHandler+0xa0>)
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	3301      	adds	r3, #1
 80062a4:	b2da      	uxtb	r2, r3
 80062a6:	4b20      	ldr	r3, [pc, #128]	; (8006328 <TIM7_IRQHandler+0xa0>)
 80062a8:	701a      	strb	r2, [r3, #0]
		if (tim7_1ms_count == 1) {
 80062aa:	4b1f      	ldr	r3, [pc, #124]	; (8006328 <TIM7_IRQHandler+0xa0>)
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d105      	bne.n	80062be <TIM7_IRQHandler+0x36>
			tim7_1ms_count = 0;
 80062b2:	4b1d      	ldr	r3, [pc, #116]	; (8006328 <TIM7_IRQHandler+0xa0>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	701a      	strb	r2, [r3, #0]
			tim7_1ms_flag = 1;
 80062b8:	4b1c      	ldr	r3, [pc, #112]	; (800632c <TIM7_IRQHandler+0xa4>)
 80062ba:	2201      	movs	r2, #1
 80062bc:	701a      	strb	r2, [r3, #0]
		}
		//20ms - 50Hz Transmission
		tim7_20ms_count++;
 80062be:	4b1c      	ldr	r3, [pc, #112]	; (8006330 <TIM7_IRQHandler+0xa8>)
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	3301      	adds	r3, #1
 80062c4:	b2da      	uxtb	r2, r3
 80062c6:	4b1a      	ldr	r3, [pc, #104]	; (8006330 <TIM7_IRQHandler+0xa8>)
 80062c8:	701a      	strb	r2, [r3, #0]
		if (tim7_20ms_count == 20) {
 80062ca:	4b19      	ldr	r3, [pc, #100]	; (8006330 <TIM7_IRQHandler+0xa8>)
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b14      	cmp	r3, #20
 80062d0:	d105      	bne.n	80062de <TIM7_IRQHandler+0x56>
			tim7_20ms_count = 0;
 80062d2:	4b17      	ldr	r3, [pc, #92]	; (8006330 <TIM7_IRQHandler+0xa8>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	701a      	strb	r2, [r3, #0]
			tim7_20ms_flag = 1;
 80062d8:	4b16      	ldr	r3, [pc, #88]	; (8006334 <TIM7_IRQHandler+0xac>)
 80062da:	2201      	movs	r2, #1
 80062dc:	701a      	strb	r2, [r3, #0]
		}
		//100ms - 10Hz Transmission
		tim7_100ms_count++;
 80062de:	4b16      	ldr	r3, [pc, #88]	; (8006338 <TIM7_IRQHandler+0xb0>)
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	3301      	adds	r3, #1
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	4b14      	ldr	r3, [pc, #80]	; (8006338 <TIM7_IRQHandler+0xb0>)
 80062e8:	701a      	strb	r2, [r3, #0]
		if (tim7_100ms_count == 100) {
 80062ea:	4b13      	ldr	r3, [pc, #76]	; (8006338 <TIM7_IRQHandler+0xb0>)
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	2b64      	cmp	r3, #100	; 0x64
 80062f0:	d105      	bne.n	80062fe <TIM7_IRQHandler+0x76>
			tim7_100ms_count = 0;
 80062f2:	4b11      	ldr	r3, [pc, #68]	; (8006338 <TIM7_IRQHandler+0xb0>)
 80062f4:	2200      	movs	r2, #0
 80062f6:	701a      	strb	r2, [r3, #0]
			tim7_100ms_flag = 1;
 80062f8:	4b10      	ldr	r3, [pc, #64]	; (800633c <TIM7_IRQHandler+0xb4>)
 80062fa:	2201      	movs	r2, #1
 80062fc:	701a      	strb	r2, [r3, #0]
		}

		//1000ms - 1Hz Transmission
		tim7_1000ms_count++;
 80062fe:	4b10      	ldr	r3, [pc, #64]	; (8006340 <TIM7_IRQHandler+0xb8>)
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	3301      	adds	r3, #1
 8006304:	b29a      	uxth	r2, r3
 8006306:	4b0e      	ldr	r3, [pc, #56]	; (8006340 <TIM7_IRQHandler+0xb8>)
 8006308:	801a      	strh	r2, [r3, #0]
		if (tim7_1000ms_count == 1000) {
 800630a:	4b0d      	ldr	r3, [pc, #52]	; (8006340 <TIM7_IRQHandler+0xb8>)
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006312:	d105      	bne.n	8006320 <TIM7_IRQHandler+0x98>
			tim7_1000ms_count = 0;
 8006314:	4b0a      	ldr	r3, [pc, #40]	; (8006340 <TIM7_IRQHandler+0xb8>)
 8006316:	2200      	movs	r2, #0
 8006318:	801a      	strh	r2, [r3, #0]
			tim7_1000ms_flag = 1;
 800631a:	4b0a      	ldr	r3, [pc, #40]	; (8006344 <TIM7_IRQHandler+0xbc>)
 800631c:	2201      	movs	r2, #1
 800631e:	701a      	strb	r2, [r3, #0]

	/* USER CODE END TIM7_IRQn 0 */
	/* USER CODE BEGIN TIM7_IRQn 1 */

	/* USER CODE END TIM7_IRQn 1 */
}
 8006320:	bf00      	nop
 8006322:	bd80      	pop	{r7, pc}
 8006324:	40001400 	.word	0x40001400
 8006328:	2000021d 	.word	0x2000021d
 800632c:	20000217 	.word	0x20000217
 8006330:	2000021e 	.word	0x2000021e
 8006334:	20000218 	.word	0x20000218
 8006338:	2000021f 	.word	0x2000021f
 800633c:	20000219 	.word	0x20000219
 8006340:	20000220 	.word	0x20000220
 8006344:	2000021a 	.word	0x2000021a

08006348 <DMA2_Stream0_IRQHandler>:

/**
 * @brief This function handles DMA2 stream0 global interrupt.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

	/* USER CODE END DMA2_Stream0_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_adc1);
 800634c:	4802      	ldr	r0, [pc, #8]	; (8006358 <DMA2_Stream0_IRQHandler+0x10>)
 800634e:	f001 fd2b 	bl	8007da8 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

	/* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8006352:	bf00      	nop
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	2000054c 	.word	0x2000054c

0800635c <USART6_IRQHandler>:

/**
 * @brief This function handles USART6 global interrupt.
 */
void USART6_IRQHandler(void)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART6_IRQn 0 */
	if (LL_USART_IsActiveFlag_RXNE(USART6)) {
 8006360:	480a      	ldr	r0, [pc, #40]	; (800638c <USART6_IRQHandler+0x30>)
 8006362:	f7ff fe46 	bl	8005ff2 <LL_USART_IsActiveFlag_RXNE>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00c      	beq.n	8006386 <USART6_IRQHandler+0x2a>
		LL_USART_ClearFlag_RXNE(USART6);
 800636c:	4807      	ldr	r0, [pc, #28]	; (800638c <USART6_IRQHandler+0x30>)
 800636e:	f7ff fe53 	bl	8006018 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8006372:	4806      	ldr	r0, [pc, #24]	; (800638c <USART6_IRQHandler+0x30>)
 8006374:	f7ff fe5e 	bl	8006034 <LL_USART_ReceiveData8>
 8006378:	4603      	mov	r3, r0
 800637a:	461a      	mov	r2, r3
 800637c:	4b04      	ldr	r3, [pc, #16]	; (8006390 <USART6_IRQHandler+0x34>)
 800637e:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8006380:	4b04      	ldr	r3, [pc, #16]	; (8006394 <USART6_IRQHandler+0x38>)
 8006382:	2201      	movs	r2, #1
 8006384:	701a      	strb	r2, [r3, #0]

	/* USER CODE END USART6_IRQn 0 */
	/* USER CODE BEGIN USART6_IRQn 1 */

	/* USER CODE END USART6_IRQn 1 */
}
 8006386:	bf00      	nop
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40011400 	.word	0x40011400
 8006390:	2000020f 	.word	0x2000020f
 8006394:	2000020e 	.word	0x2000020e

08006398 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b086      	sub	sp, #24
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063a4:	2300      	movs	r3, #0
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	e00a      	b.n	80063c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80063aa:	f3af 8000 	nop.w
 80063ae:	4601      	mov	r1, r0
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	60ba      	str	r2, [r7, #8]
 80063b6:	b2ca      	uxtb	r2, r1
 80063b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	3301      	adds	r3, #1
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	dbf0      	blt.n	80063aa <_read+0x12>
	}

return len;
 80063c8:	687b      	ldr	r3, [r7, #4]
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80063d2:	b480      	push	{r7}
 80063d4:	b083      	sub	sp, #12
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	6078      	str	r0, [r7, #4]
	return -1;
 80063da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80063de:	4618      	mov	r0, r3
 80063e0:	370c      	adds	r7, #12
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr

080063ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80063ea:	b480      	push	{r7}
 80063ec:	b083      	sub	sp, #12
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
 80063f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80063fa:	605a      	str	r2, [r3, #4]
	return 0;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr

0800640a <_isatty>:

int _isatty(int file)
{
 800640a:	b480      	push	{r7}
 800640c:	b083      	sub	sp, #12
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
	return 1;
 8006412:	2301      	movs	r3, #1
}
 8006414:	4618      	mov	r0, r3
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
	return 0;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr
	...

0800643c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006444:	4b11      	ldr	r3, [pc, #68]	; (800648c <_sbrk+0x50>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d102      	bne.n	8006452 <_sbrk+0x16>
		heap_end = &end;
 800644c:	4b0f      	ldr	r3, [pc, #60]	; (800648c <_sbrk+0x50>)
 800644e:	4a10      	ldr	r2, [pc, #64]	; (8006490 <_sbrk+0x54>)
 8006450:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006452:	4b0e      	ldr	r3, [pc, #56]	; (800648c <_sbrk+0x50>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006458:	4b0c      	ldr	r3, [pc, #48]	; (800648c <_sbrk+0x50>)
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4413      	add	r3, r2
 8006460:	466a      	mov	r2, sp
 8006462:	4293      	cmp	r3, r2
 8006464:	d907      	bls.n	8006476 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006466:	f005 fc9f 	bl	800bda8 <__errno>
 800646a:	4602      	mov	r2, r0
 800646c:	230c      	movs	r3, #12
 800646e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006470:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006474:	e006      	b.n	8006484 <_sbrk+0x48>
	}

	heap_end += incr;
 8006476:	4b05      	ldr	r3, [pc, #20]	; (800648c <_sbrk+0x50>)
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4413      	add	r3, r2
 800647e:	4a03      	ldr	r2, [pc, #12]	; (800648c <_sbrk+0x50>)
 8006480:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006482:	68fb      	ldr	r3, [r7, #12]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	20000224 	.word	0x20000224
 8006490:	200006d0 	.word	0x200006d0

08006494 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006494:	b480      	push	{r7}
 8006496:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <SystemInit+0x28>)
 800649a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800649e:	4a07      	ldr	r2, [pc, #28]	; (80064bc <SystemInit+0x28>)
 80064a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80064a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <SystemInit+0x28>)
 80064aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80064ae:	609a      	str	r2, [r3, #8]
#endif
}
 80064b0:	bf00      	nop
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	e000ed00 	.word	0xe000ed00

080064c0 <__NVIC_GetPriorityGrouping>:
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064c4:	4b04      	ldr	r3, [pc, #16]	; (80064d8 <__NVIC_GetPriorityGrouping+0x18>)
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	0a1b      	lsrs	r3, r3, #8
 80064ca:	f003 0307 	and.w	r3, r3, #7
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	e000ed00 	.word	0xe000ed00

080064dc <__NVIC_EnableIRQ>:
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	4603      	mov	r3, r0
 80064e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	db0b      	blt.n	8006506 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064ee:	79fb      	ldrb	r3, [r7, #7]
 80064f0:	f003 021f 	and.w	r2, r3, #31
 80064f4:	4907      	ldr	r1, [pc, #28]	; (8006514 <__NVIC_EnableIRQ+0x38>)
 80064f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064fa:	095b      	lsrs	r3, r3, #5
 80064fc:	2001      	movs	r0, #1
 80064fe:	fa00 f202 	lsl.w	r2, r0, r2
 8006502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006506:	bf00      	nop
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	e000e100 	.word	0xe000e100

08006518 <__NVIC_SetPriority>:
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	6039      	str	r1, [r7, #0]
 8006522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006528:	2b00      	cmp	r3, #0
 800652a:	db0a      	blt.n	8006542 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	b2da      	uxtb	r2, r3
 8006530:	490c      	ldr	r1, [pc, #48]	; (8006564 <__NVIC_SetPriority+0x4c>)
 8006532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006536:	0112      	lsls	r2, r2, #4
 8006538:	b2d2      	uxtb	r2, r2
 800653a:	440b      	add	r3, r1
 800653c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006540:	e00a      	b.n	8006558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	b2da      	uxtb	r2, r3
 8006546:	4908      	ldr	r1, [pc, #32]	; (8006568 <__NVIC_SetPriority+0x50>)
 8006548:	79fb      	ldrb	r3, [r7, #7]
 800654a:	f003 030f 	and.w	r3, r3, #15
 800654e:	3b04      	subs	r3, #4
 8006550:	0112      	lsls	r2, r2, #4
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	440b      	add	r3, r1
 8006556:	761a      	strb	r2, [r3, #24]
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr
 8006564:	e000e100 	.word	0xe000e100
 8006568:	e000ed00 	.word	0xe000ed00

0800656c <NVIC_EncodePriority>:
{
 800656c:	b480      	push	{r7}
 800656e:	b089      	sub	sp, #36	; 0x24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f003 0307 	and.w	r3, r3, #7
 800657e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f1c3 0307 	rsb	r3, r3, #7
 8006586:	2b04      	cmp	r3, #4
 8006588:	bf28      	it	cs
 800658a:	2304      	movcs	r3, #4
 800658c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	3304      	adds	r3, #4
 8006592:	2b06      	cmp	r3, #6
 8006594:	d902      	bls.n	800659c <NVIC_EncodePriority+0x30>
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	3b03      	subs	r3, #3
 800659a:	e000      	b.n	800659e <NVIC_EncodePriority+0x32>
 800659c:	2300      	movs	r3, #0
 800659e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	43da      	mvns	r2, r3
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	401a      	ands	r2, r3
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80065b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	fa01 f303 	lsl.w	r3, r1, r3
 80065be:	43d9      	mvns	r1, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065c4:	4313      	orrs	r3, r2
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3724      	adds	r7, #36	; 0x24
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <LL_TIM_EnableARRPreload>:
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	601a      	str	r2, [r3, #0]
}
 80065e6:	bf00      	nop
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
	...

080065f4 <LL_TIM_OC_EnableFast>:
{
 80065f4:	b4b0      	push	{r4, r5, r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	2b01      	cmp	r3, #1
 8006602:	d01c      	beq.n	800663e <LL_TIM_OC_EnableFast+0x4a>
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	2b04      	cmp	r3, #4
 8006608:	d017      	beq.n	800663a <LL_TIM_OC_EnableFast+0x46>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b10      	cmp	r3, #16
 800660e:	d012      	beq.n	8006636 <LL_TIM_OC_EnableFast+0x42>
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	2b40      	cmp	r3, #64	; 0x40
 8006614:	d00d      	beq.n	8006632 <LL_TIM_OC_EnableFast+0x3e>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800661c:	d007      	beq.n	800662e <LL_TIM_OC_EnableFast+0x3a>
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006624:	d101      	bne.n	800662a <LL_TIM_OC_EnableFast+0x36>
 8006626:	2305      	movs	r3, #5
 8006628:	e00a      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 800662a:	2306      	movs	r3, #6
 800662c:	e008      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 800662e:	2304      	movs	r3, #4
 8006630:	e006      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 8006632:	2303      	movs	r3, #3
 8006634:	e004      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 8006636:	2302      	movs	r3, #2
 8006638:	e002      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 800663a:	2301      	movs	r3, #1
 800663c:	e000      	b.n	8006640 <LL_TIM_OC_EnableFast+0x4c>
 800663e:	2300      	movs	r3, #0
 8006640:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3318      	adds	r3, #24
 8006646:	461a      	mov	r2, r3
 8006648:	4629      	mov	r1, r5
 800664a:	4b09      	ldr	r3, [pc, #36]	; (8006670 <LL_TIM_OC_EnableFast+0x7c>)
 800664c:	5c5b      	ldrb	r3, [r3, r1]
 800664e:	4413      	add	r3, r2
 8006650:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8006652:	6822      	ldr	r2, [r4, #0]
 8006654:	4629      	mov	r1, r5
 8006656:	4b07      	ldr	r3, [pc, #28]	; (8006674 <LL_TIM_OC_EnableFast+0x80>)
 8006658:	5c5b      	ldrb	r3, [r3, r1]
 800665a:	4619      	mov	r1, r3
 800665c:	2304      	movs	r3, #4
 800665e:	408b      	lsls	r3, r1
 8006660:	4313      	orrs	r3, r2
 8006662:	6023      	str	r3, [r4, #0]
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	bcb0      	pop	{r4, r5, r7}
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	0800f90c 	.word	0x0800f90c
 8006674:	0800f914 	.word	0x0800f914

08006678 <LL_TIM_OC_EnablePreload>:
{
 8006678:	b4b0      	push	{r4, r5, r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d01c      	beq.n	80066c2 <LL_TIM_OC_EnablePreload+0x4a>
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	2b04      	cmp	r3, #4
 800668c:	d017      	beq.n	80066be <LL_TIM_OC_EnablePreload+0x46>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b10      	cmp	r3, #16
 8006692:	d012      	beq.n	80066ba <LL_TIM_OC_EnablePreload+0x42>
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	2b40      	cmp	r3, #64	; 0x40
 8006698:	d00d      	beq.n	80066b6 <LL_TIM_OC_EnablePreload+0x3e>
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066a0:	d007      	beq.n	80066b2 <LL_TIM_OC_EnablePreload+0x3a>
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a8:	d101      	bne.n	80066ae <LL_TIM_OC_EnablePreload+0x36>
 80066aa:	2305      	movs	r3, #5
 80066ac:	e00a      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066ae:	2306      	movs	r3, #6
 80066b0:	e008      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066b2:	2304      	movs	r3, #4
 80066b4:	e006      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066b6:	2303      	movs	r3, #3
 80066b8:	e004      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e002      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066be:	2301      	movs	r3, #1
 80066c0:	e000      	b.n	80066c4 <LL_TIM_OC_EnablePreload+0x4c>
 80066c2:	2300      	movs	r3, #0
 80066c4:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	3318      	adds	r3, #24
 80066ca:	461a      	mov	r2, r3
 80066cc:	4629      	mov	r1, r5
 80066ce:	4b09      	ldr	r3, [pc, #36]	; (80066f4 <LL_TIM_OC_EnablePreload+0x7c>)
 80066d0:	5c5b      	ldrb	r3, [r3, r1]
 80066d2:	4413      	add	r3, r2
 80066d4:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80066d6:	6822      	ldr	r2, [r4, #0]
 80066d8:	4629      	mov	r1, r5
 80066da:	4b07      	ldr	r3, [pc, #28]	; (80066f8 <LL_TIM_OC_EnablePreload+0x80>)
 80066dc:	5c5b      	ldrb	r3, [r3, r1]
 80066de:	4619      	mov	r1, r3
 80066e0:	2308      	movs	r3, #8
 80066e2:	408b      	lsls	r3, r1
 80066e4:	4313      	orrs	r3, r2
 80066e6:	6023      	str	r3, [r4, #0]
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bcb0      	pop	{r4, r5, r7}
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	0800f90c 	.word	0x0800f90c
 80066f8:	0800f914 	.word	0x0800f914

080066fc <LL_TIM_SetClockSource>:
{
 80066fc:	b480      	push	{r7}
 80066fe:	b083      	sub	sp, #12
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800670e:	f023 0307 	bic.w	r3, r3, #7
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	431a      	orrs	r2, r3
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	609a      	str	r2, [r3, #8]
}
 800671a:	bf00      	nop
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <LL_TIM_SetTriggerOutput>:
{
 8006726:	b480      	push	{r7}
 8006728:	b083      	sub	sp, #12
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
 800672e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	431a      	orrs	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	605a      	str	r2, [r3, #4]
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <LL_TIM_DisableMasterSlaveMode>:
{
 800674c:	b480      	push	{r7}
 800674e:	b083      	sub	sp, #12
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	609a      	str	r2, [r3, #8]
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <LL_AHB1_GRP1_EnableClock>:
{
 800676c:	b480      	push	{r7}
 800676e:	b085      	sub	sp, #20
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006774:	4b08      	ldr	r3, [pc, #32]	; (8006798 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006778:	4907      	ldr	r1, [pc, #28]	; (8006798 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4313      	orrs	r3, r2
 800677e:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8006780:	4b05      	ldr	r3, [pc, #20]	; (8006798 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006782:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4013      	ands	r3, r2
 8006788:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800678a:	68fb      	ldr	r3, [r7, #12]
}
 800678c:	bf00      	nop
 800678e:	3714      	adds	r7, #20
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr
 8006798:	40023800 	.word	0x40023800

0800679c <LL_APB1_GRP1_EnableClock>:
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80067a4:	4b08      	ldr	r3, [pc, #32]	; (80067c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80067a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067a8:	4907      	ldr	r1, [pc, #28]	; (80067c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80067b0:	4b05      	ldr	r3, [pc, #20]	; (80067c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80067b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4013      	ands	r3, r2
 80067b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80067ba:	68fb      	ldr	r3, [r7, #12]
}
 80067bc:	bf00      	nop
 80067be:	3714      	adds	r7, #20
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	40023800 	.word	0x40023800

080067cc <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b094      	sub	sp, #80	; 0x50
 80067d0:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80067d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]
 80067da:	605a      	str	r2, [r3, #4]
 80067dc:	609a      	str	r2, [r3, #8]
 80067de:	60da      	str	r2, [r3, #12]
 80067e0:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80067e2:	f107 031c 	add.w	r3, r7, #28
 80067e6:	2220      	movs	r2, #32
 80067e8:	2100      	movs	r1, #0
 80067ea:	4618      	mov	r0, r3
 80067ec:	f005 fb06 	bl	800bdfc <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067f0:	1d3b      	adds	r3, r7, #4
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	605a      	str	r2, [r3, #4]
 80067f8:	609a      	str	r2, [r3, #8]
 80067fa:	60da      	str	r2, [r3, #12]
 80067fc:	611a      	str	r2, [r3, #16]
 80067fe:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8006800:	2002      	movs	r0, #2
 8006802:	f7ff ffcb 	bl	800679c <LL_APB1_GRP1_EnableClock>

	TIM_InitStruct.Prescaler = 999;
 8006806:	f240 33e7 	movw	r3, #999	; 0x3e7
 800680a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800680c:	2300      	movs	r3, #0
 800680e:	643b      	str	r3, [r7, #64]	; 0x40
	TIM_InitStruct.Autoreload = 20;
 8006810:	2314      	movs	r3, #20
 8006812:	647b      	str	r3, [r7, #68]	; 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8006814:	2300      	movs	r3, #0
 8006816:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8006818:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800681c:	4619      	mov	r1, r3
 800681e:	4820      	ldr	r0, [pc, #128]	; (80068a0 <MX_TIM3_Init+0xd4>)
 8006820:	f004 fdea 	bl	800b3f8 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM3);
 8006824:	481e      	ldr	r0, [pc, #120]	; (80068a0 <MX_TIM3_Init+0xd4>)
 8006826:	f7ff fed4 	bl	80065d2 <LL_TIM_EnableARRPreload>
	LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800682a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800682e:	481c      	ldr	r0, [pc, #112]	; (80068a0 <MX_TIM3_Init+0xd4>)
 8006830:	f7ff ff22 	bl	8006678 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8006834:	2360      	movs	r3, #96	; 0x60
 8006836:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006838:	2300      	movs	r3, #0
 800683a:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800683c:	2300      	movs	r3, #0
 800683e:	627b      	str	r3, [r7, #36]	; 0x24
	TIM_OC_InitStruct.CompareValue = 10;
 8006840:	230a      	movs	r3, #10
 8006842:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006844:	2300      	movs	r3, #0
 8006846:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8006848:	f107 031c 	add.w	r3, r7, #28
 800684c:	461a      	mov	r2, r3
 800684e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006852:	4813      	ldr	r0, [pc, #76]	; (80068a0 <MX_TIM3_Init+0xd4>)
 8006854:	f004 fe6a 	bl	800b52c <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8006858:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800685c:	4810      	ldr	r0, [pc, #64]	; (80068a0 <MX_TIM3_Init+0xd4>)
 800685e:	f7ff fec9 	bl	80065f4 <LL_TIM_OC_EnableFast>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8006862:	2100      	movs	r1, #0
 8006864:	480e      	ldr	r0, [pc, #56]	; (80068a0 <MX_TIM3_Init+0xd4>)
 8006866:	f7ff ff5e 	bl	8006726 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 800686a:	480d      	ldr	r0, [pc, #52]	; (80068a0 <MX_TIM3_Init+0xd4>)
 800686c:	f7ff ff6e 	bl	800674c <LL_TIM_DisableMasterSlaveMode>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8006870:	2002      	movs	r0, #2
 8006872:	f7ff ff7b 	bl	800676c <LL_AHB1_GRP1_EnableClock>
	/**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4 
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8006876:	2302      	movs	r3, #2
 8006878:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800687a:	2302      	movs	r3, #2
 800687c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800687e:	2300      	movs	r3, #0
 8006880:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006882:	2300      	movs	r3, #0
 8006884:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006886:	2300      	movs	r3, #0
 8006888:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800688a:	2302      	movs	r3, #2
 800688c:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800688e:	1d3b      	adds	r3, r7, #4
 8006890:	4619      	mov	r1, r3
 8006892:	4804      	ldr	r0, [pc, #16]	; (80068a4 <MX_TIM3_Init+0xd8>)
 8006894:	f004 fb1d 	bl	800aed2 <LL_GPIO_Init>

}
 8006898:	bf00      	nop
 800689a:	3750      	adds	r7, #80	; 0x50
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	40000400 	.word	0x40000400
 80068a4:	40020400 	.word	0x40020400

080068a8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b094      	sub	sp, #80	; 0x50
 80068ac:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80068ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]
 80068b6:	605a      	str	r2, [r3, #4]
 80068b8:	609a      	str	r2, [r3, #8]
 80068ba:	60da      	str	r2, [r3, #12]
 80068bc:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80068be:	f107 031c 	add.w	r3, r7, #28
 80068c2:	2220      	movs	r2, #32
 80068c4:	2100      	movs	r1, #0
 80068c6:	4618      	mov	r0, r3
 80068c8:	f005 fa98 	bl	800bdfc <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068cc:	1d3b      	adds	r3, r7, #4
 80068ce:	2200      	movs	r2, #0
 80068d0:	601a      	str	r2, [r3, #0]
 80068d2:	605a      	str	r2, [r3, #4]
 80068d4:	609a      	str	r2, [r3, #8]
 80068d6:	60da      	str	r2, [r3, #12]
 80068d8:	611a      	str	r2, [r3, #16]
 80068da:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80068dc:	2008      	movs	r0, #8
 80068de:	f7ff ff5d 	bl	800679c <LL_APB1_GRP1_EnableClock>

	TIM_InitStruct.Prescaler = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	87bb      	strh	r3, [r7, #60]	; 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80068e6:	2300      	movs	r3, #0
 80068e8:	643b      	str	r3, [r7, #64]	; 0x40
	TIM_InitStruct.Autoreload = 41999;
 80068ea:	f24a 430f 	movw	r3, #41999	; 0xa40f
 80068ee:	647b      	str	r3, [r7, #68]	; 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80068f0:	2300      	movs	r3, #0
 80068f2:	64bb      	str	r3, [r7, #72]	; 0x48
	LL_TIM_Init(TIM5, &TIM_InitStruct);
 80068f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80068f8:	4619      	mov	r1, r3
 80068fa:	4840      	ldr	r0, [pc, #256]	; (80069fc <MX_TIM5_Init+0x154>)
 80068fc:	f004 fd7c 	bl	800b3f8 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM5);
 8006900:	483e      	ldr	r0, [pc, #248]	; (80069fc <MX_TIM5_Init+0x154>)
 8006902:	f7ff fe66 	bl	80065d2 <LL_TIM_EnableARRPreload>
	LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8006906:	2100      	movs	r1, #0
 8006908:	483c      	ldr	r0, [pc, #240]	; (80069fc <MX_TIM5_Init+0x154>)
 800690a:	f7ff fef7 	bl	80066fc <LL_TIM_SetClockSource>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH1);
 800690e:	2101      	movs	r1, #1
 8006910:	483a      	ldr	r0, [pc, #232]	; (80069fc <MX_TIM5_Init+0x154>)
 8006912:	f7ff feb1 	bl	8006678 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8006916:	2360      	movs	r3, #96	; 0x60
 8006918:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800691a:	2300      	movs	r3, #0
 800691c:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800691e:	2300      	movs	r3, #0
 8006920:	627b      	str	r3, [r7, #36]	; 0x24
	TIM_OC_InitStruct.CompareValue = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8006926:	2300      	movs	r3, #0
 8006928:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 800692a:	f107 031c 	add.w	r3, r7, #28
 800692e:	461a      	mov	r2, r3
 8006930:	2101      	movs	r1, #1
 8006932:	4832      	ldr	r0, [pc, #200]	; (80069fc <MX_TIM5_Init+0x154>)
 8006934:	f004 fdfa 	bl	800b52c <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH1);
 8006938:	2101      	movs	r1, #1
 800693a:	4830      	ldr	r0, [pc, #192]	; (80069fc <MX_TIM5_Init+0x154>)
 800693c:	f7ff fe5a 	bl	80065f4 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH2);
 8006940:	2110      	movs	r1, #16
 8006942:	482e      	ldr	r0, [pc, #184]	; (80069fc <MX_TIM5_Init+0x154>)
 8006944:	f7ff fe98 	bl	8006678 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006948:	2300      	movs	r3, #0
 800694a:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800694c:	2300      	movs	r3, #0
 800694e:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8006950:	f107 031c 	add.w	r3, r7, #28
 8006954:	461a      	mov	r2, r3
 8006956:	2110      	movs	r1, #16
 8006958:	4828      	ldr	r0, [pc, #160]	; (80069fc <MX_TIM5_Init+0x154>)
 800695a:	f004 fde7 	bl	800b52c <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH2);
 800695e:	2110      	movs	r1, #16
 8006960:	4826      	ldr	r0, [pc, #152]	; (80069fc <MX_TIM5_Init+0x154>)
 8006962:	f7ff fe47 	bl	80065f4 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH3);
 8006966:	f44f 7180 	mov.w	r1, #256	; 0x100
 800696a:	4824      	ldr	r0, [pc, #144]	; (80069fc <MX_TIM5_Init+0x154>)
 800696c:	f7ff fe84 	bl	8006678 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8006970:	2300      	movs	r3, #0
 8006972:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8006974:	2300      	movs	r3, #0
 8006976:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8006978:	f107 031c 	add.w	r3, r7, #28
 800697c:	461a      	mov	r2, r3
 800697e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006982:	481e      	ldr	r0, [pc, #120]	; (80069fc <MX_TIM5_Init+0x154>)
 8006984:	f004 fdd2 	bl	800b52c <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH3);
 8006988:	f44f 7180 	mov.w	r1, #256	; 0x100
 800698c:	481b      	ldr	r0, [pc, #108]	; (80069fc <MX_TIM5_Init+0x154>)
 800698e:	f7ff fe31 	bl	80065f4 <LL_TIM_OC_EnableFast>
	LL_TIM_OC_EnablePreload(TIM5, LL_TIM_CHANNEL_CH4);
 8006992:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006996:	4819      	ldr	r0, [pc, #100]	; (80069fc <MX_TIM5_Init+0x154>)
 8006998:	f7ff fe6e 	bl	8006678 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800699c:	2300      	movs	r3, #0
 800699e:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80069a0:	2300      	movs	r3, #0
 80069a2:	627b      	str	r3, [r7, #36]	; 0x24
	LL_TIM_OC_Init(TIM5, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 80069a4:	f107 031c 	add.w	r3, r7, #28
 80069a8:	461a      	mov	r2, r3
 80069aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069ae:	4813      	ldr	r0, [pc, #76]	; (80069fc <MX_TIM5_Init+0x154>)
 80069b0:	f004 fdbc 	bl	800b52c <LL_TIM_OC_Init>
	LL_TIM_OC_EnableFast(TIM5, LL_TIM_CHANNEL_CH4);
 80069b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069b8:	4810      	ldr	r0, [pc, #64]	; (80069fc <MX_TIM5_Init+0x154>)
 80069ba:	f7ff fe1b 	bl	80065f4 <LL_TIM_OC_EnableFast>
	LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 80069be:	2100      	movs	r1, #0
 80069c0:	480e      	ldr	r0, [pc, #56]	; (80069fc <MX_TIM5_Init+0x154>)
 80069c2:	f7ff feb0 	bl	8006726 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM5);
 80069c6:	480d      	ldr	r0, [pc, #52]	; (80069fc <MX_TIM5_Init+0x154>)
 80069c8:	f7ff fec0 	bl	800674c <LL_TIM_DisableMasterSlaveMode>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80069cc:	2001      	movs	r0, #1
 80069ce:	f7ff fecd 	bl	800676c <LL_AHB1_GRP1_EnableClock>
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4 
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80069d2:	230f      	movs	r3, #15
 80069d4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80069d6:	2302      	movs	r3, #2
 80069d8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80069da:	2300      	movs	r3, #0
 80069dc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80069de:	2300      	movs	r3, #0
 80069e0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80069e2:	2300      	movs	r3, #0
 80069e4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80069e6:	2302      	movs	r3, #2
 80069e8:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069ea:	1d3b      	adds	r3, r7, #4
 80069ec:	4619      	mov	r1, r3
 80069ee:	4804      	ldr	r0, [pc, #16]	; (8006a00 <MX_TIM5_Init+0x158>)
 80069f0:	f004 fa6f 	bl	800aed2 <LL_GPIO_Init>

}
 80069f4:	bf00      	nop
 80069f6:	3750      	adds	r7, #80	; 0x50
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	40000c00 	.word	0x40000c00
 8006a00:	40020000 	.word	0x40020000

08006a04 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b086      	sub	sp, #24
 8006a08:	af00      	add	r7, sp, #0
	LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8006a0a:	1d3b      	adds	r3, r7, #4
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	601a      	str	r2, [r3, #0]
 8006a10:	605a      	str	r2, [r3, #4]
 8006a12:	609a      	str	r2, [r3, #8]
 8006a14:	60da      	str	r2, [r3, #12]
 8006a16:	611a      	str	r2, [r3, #16]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8006a18:	2020      	movs	r0, #32
 8006a1a:	f7ff febf 	bl	800679c <LL_APB1_GRP1_EnableClock>

	/* TIM7 interrupt Init */
	NVIC_SetPriority(TIM7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006a1e:	f7ff fd4f 	bl	80064c0 <__NVIC_GetPriorityGrouping>
 8006a22:	4603      	mov	r3, r0
 8006a24:	2200      	movs	r2, #0
 8006a26:	2100      	movs	r1, #0
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f7ff fd9f 	bl	800656c <NVIC_EncodePriority>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	4619      	mov	r1, r3
 8006a32:	2037      	movs	r0, #55	; 0x37
 8006a34:	f7ff fd70 	bl	8006518 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 8006a38:	2037      	movs	r0, #55	; 0x37
 8006a3a:	f7ff fd4f 	bl	80064dc <__NVIC_EnableIRQ>

	TIM_InitStruct.Prescaler = 41999;
 8006a3e:	f24a 430f 	movw	r3, #41999	; 0xa40f
 8006a42:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8006a44:	2300      	movs	r3, #0
 8006a46:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 1;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	60fb      	str	r3, [r7, #12]
	LL_TIM_Init(TIM7, &TIM_InitStruct);
 8006a4c:	1d3b      	adds	r3, r7, #4
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4808      	ldr	r0, [pc, #32]	; (8006a74 <MX_TIM7_Init+0x70>)
 8006a52:	f004 fcd1 	bl	800b3f8 <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM7);
 8006a56:	4807      	ldr	r0, [pc, #28]	; (8006a74 <MX_TIM7_Init+0x70>)
 8006a58:	f7ff fdbb 	bl	80065d2 <LL_TIM_EnableARRPreload>
	LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 8006a5c:	2100      	movs	r1, #0
 8006a5e:	4805      	ldr	r0, [pc, #20]	; (8006a74 <MX_TIM7_Init+0x70>)
 8006a60:	f7ff fe61 	bl	8006726 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM7);
 8006a64:	4803      	ldr	r0, [pc, #12]	; (8006a74 <MX_TIM7_Init+0x70>)
 8006a66:	f7ff fe71 	bl	800674c <LL_TIM_DisableMasterSlaveMode>

}
 8006a6a:	bf00      	nop
 8006a6c:	3718      	adds	r7, #24
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	40001400 	.word	0x40001400

08006a78 <__NVIC_GetPriorityGrouping>:
{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a7c:	4b04      	ldr	r3, [pc, #16]	; (8006a90 <__NVIC_GetPriorityGrouping+0x18>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	0a1b      	lsrs	r3, r3, #8
 8006a82:	f003 0307 	and.w	r3, r3, #7
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	e000ed00 	.word	0xe000ed00

08006a94 <__NVIC_EnableIRQ>:
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	db0b      	blt.n	8006abe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006aa6:	79fb      	ldrb	r3, [r7, #7]
 8006aa8:	f003 021f 	and.w	r2, r3, #31
 8006aac:	4907      	ldr	r1, [pc, #28]	; (8006acc <__NVIC_EnableIRQ+0x38>)
 8006aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ab2:	095b      	lsrs	r3, r3, #5
 8006ab4:	2001      	movs	r0, #1
 8006ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8006aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	e000e100 	.word	0xe000e100

08006ad0 <__NVIC_SetPriority>:
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	6039      	str	r1, [r7, #0]
 8006ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	db0a      	blt.n	8006afa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	b2da      	uxtb	r2, r3
 8006ae8:	490c      	ldr	r1, [pc, #48]	; (8006b1c <__NVIC_SetPriority+0x4c>)
 8006aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aee:	0112      	lsls	r2, r2, #4
 8006af0:	b2d2      	uxtb	r2, r2
 8006af2:	440b      	add	r3, r1
 8006af4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006af8:	e00a      	b.n	8006b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	b2da      	uxtb	r2, r3
 8006afe:	4908      	ldr	r1, [pc, #32]	; (8006b20 <__NVIC_SetPriority+0x50>)
 8006b00:	79fb      	ldrb	r3, [r7, #7]
 8006b02:	f003 030f 	and.w	r3, r3, #15
 8006b06:	3b04      	subs	r3, #4
 8006b08:	0112      	lsls	r2, r2, #4
 8006b0a:	b2d2      	uxtb	r2, r2
 8006b0c:	440b      	add	r3, r1
 8006b0e:	761a      	strb	r2, [r3, #24]
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	e000e100 	.word	0xe000e100
 8006b20:	e000ed00 	.word	0xe000ed00

08006b24 <NVIC_EncodePriority>:
{
 8006b24:	b480      	push	{r7}
 8006b26:	b089      	sub	sp, #36	; 0x24
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f003 0307 	and.w	r3, r3, #7
 8006b36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	f1c3 0307 	rsb	r3, r3, #7
 8006b3e:	2b04      	cmp	r3, #4
 8006b40:	bf28      	it	cs
 8006b42:	2304      	movcs	r3, #4
 8006b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b46:	69fb      	ldr	r3, [r7, #28]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	2b06      	cmp	r3, #6
 8006b4c:	d902      	bls.n	8006b54 <NVIC_EncodePriority+0x30>
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	3b03      	subs	r3, #3
 8006b52:	e000      	b.n	8006b56 <NVIC_EncodePriority+0x32>
 8006b54:	2300      	movs	r3, #0
 8006b56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b62:	43da      	mvns	r2, r3
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	401a      	ands	r2, r3
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b6c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	fa01 f303 	lsl.w	r3, r1, r3
 8006b76:	43d9      	mvns	r1, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b7c:	4313      	orrs	r3, r2
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3724      	adds	r7, #36	; 0x24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr

08006b8a <LL_USART_Enable>:
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b083      	sub	sp, #12
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	60da      	str	r2, [r3, #12]
}
 8006b9e:	bf00      	nop
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <LL_USART_ConfigAsyncMode>:
{
 8006baa:	b480      	push	{r7}
 8006bac:	b083      	sub	sp, #12
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	615a      	str	r2, [r3, #20]
}
 8006bca:	bf00      	nop
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
	...

08006bd8 <LL_AHB1_GRP1_EnableClock>:
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8006be0:	4b08      	ldr	r3, [pc, #32]	; (8006c04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006be2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006be4:	4907      	ldr	r1, [pc, #28]	; (8006c04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8006bec:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8006bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
}
 8006bf8:	bf00      	nop
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40023800 	.word	0x40023800

08006c08 <LL_APB1_GRP1_EnableClock>:
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8006c10:	4b08      	ldr	r3, [pc, #32]	; (8006c34 <LL_APB1_GRP1_EnableClock+0x2c>)
 8006c12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c14:	4907      	ldr	r1, [pc, #28]	; (8006c34 <LL_APB1_GRP1_EnableClock+0x2c>)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8006c1c:	4b05      	ldr	r3, [pc, #20]	; (8006c34 <LL_APB1_GRP1_EnableClock+0x2c>)
 8006c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	4013      	ands	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006c26:	68fb      	ldr	r3, [r7, #12]
}
 8006c28:	bf00      	nop
 8006c2a:	3714      	adds	r7, #20
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	40023800 	.word	0x40023800

08006c38 <LL_APB2_GRP1_EnableClock>:
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006c40:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006c42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c44:	4907      	ldr	r1, [pc, #28]	; (8006c64 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006c4c:	4b05      	ldr	r3, [pc, #20]	; (8006c64 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006c4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4013      	ands	r3, r2
 8006c54:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006c56:	68fb      	ldr	r3, [r7, #12]
}
 8006c58:	bf00      	nop
 8006c5a:	3714      	adds	r7, #20
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr
 8006c64:	40023800 	.word	0x40023800

08006c68 <MX_UART4_Init>:

UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b08e      	sub	sp, #56	; 0x38
 8006c6c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006c6e:	f107 031c 	add.w	r3, r7, #28
 8006c72:	2200      	movs	r2, #0
 8006c74:	601a      	str	r2, [r3, #0]
 8006c76:	605a      	str	r2, [r3, #4]
 8006c78:	609a      	str	r2, [r3, #8]
 8006c7a:	60da      	str	r2, [r3, #12]
 8006c7c:	611a      	str	r2, [r3, #16]
 8006c7e:	615a      	str	r2, [r3, #20]
 8006c80:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c82:	1d3b      	adds	r3, r7, #4
 8006c84:	2200      	movs	r2, #0
 8006c86:	601a      	str	r2, [r3, #0]
 8006c88:	605a      	str	r2, [r3, #4]
 8006c8a:	609a      	str	r2, [r3, #8]
 8006c8c:	60da      	str	r2, [r3, #12]
 8006c8e:	611a      	str	r2, [r3, #16]
 8006c90:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8006c92:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006c96:	f7ff ffb7 	bl	8006c08 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8006c9a:	2004      	movs	r0, #4
 8006c9c:	f7ff ff9c 	bl	8006bd8 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8006ca0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006ca4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006caa:	2303      	movs	r3, #3
 8006cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8006cb6:	2308      	movs	r3, #8
 8006cb8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006cba:	1d3b      	adds	r3, r7, #4
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	4819      	ldr	r0, [pc, #100]	; (8006d24 <MX_UART4_Init+0xbc>)
 8006cc0:	f004 f907 	bl	800aed2 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006cc4:	f7ff fed8 	bl	8006a78 <__NVIC_GetPriorityGrouping>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2100      	movs	r1, #0
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff ff28 	bl	8006b24 <NVIC_EncodePriority>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	2034      	movs	r0, #52	; 0x34
 8006cda:	f7ff fef9 	bl	8006ad0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8006cde:	2034      	movs	r0, #52	; 0x34
 8006ce0:	f7ff fed8 	bl	8006a94 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8006ce4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8006ce8:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006cea:	2300      	movs	r3, #0
 8006cec:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006cf6:	230c      	movs	r3, #12
 8006cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8006d02:	f107 031c 	add.w	r3, r7, #28
 8006d06:	4619      	mov	r1, r3
 8006d08:	4807      	ldr	r0, [pc, #28]	; (8006d28 <MX_UART4_Init+0xc0>)
 8006d0a:	f004 ffcd 	bl	800bca8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8006d0e:	4806      	ldr	r0, [pc, #24]	; (8006d28 <MX_UART4_Init+0xc0>)
 8006d10:	f7ff ff4b 	bl	8006baa <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8006d14:	4804      	ldr	r0, [pc, #16]	; (8006d28 <MX_UART4_Init+0xc0>)
 8006d16:	f7ff ff38 	bl	8006b8a <LL_USART_Enable>

}
 8006d1a:	bf00      	nop
 8006d1c:	3738      	adds	r7, #56	; 0x38
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop
 8006d24:	40020800 	.word	0x40020800
 8006d28:	40004c00 	.word	0x40004c00

08006d2c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08e      	sub	sp, #56	; 0x38
 8006d30:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006d32:	f107 031c 	add.w	r3, r7, #28
 8006d36:	2200      	movs	r2, #0
 8006d38:	601a      	str	r2, [r3, #0]
 8006d3a:	605a      	str	r2, [r3, #4]
 8006d3c:	609a      	str	r2, [r3, #8]
 8006d3e:	60da      	str	r2, [r3, #12]
 8006d40:	611a      	str	r2, [r3, #16]
 8006d42:	615a      	str	r2, [r3, #20]
 8006d44:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d46:	1d3b      	adds	r3, r7, #4
 8006d48:	2200      	movs	r2, #0
 8006d4a:	601a      	str	r2, [r3, #0]
 8006d4c:	605a      	str	r2, [r3, #4]
 8006d4e:	609a      	str	r2, [r3, #8]
 8006d50:	60da      	str	r2, [r3, #12]
 8006d52:	611a      	str	r2, [r3, #16]
 8006d54:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8006d56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006d5a:	f7ff ff55 	bl	8006c08 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8006d5e:	2004      	movs	r0, #4
 8006d60:	f7ff ff3a 	bl	8006bd8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8006d64:	2008      	movs	r0, #8
 8006d66:	f7ff ff37 	bl	8006bd8 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration  
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8006d6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006d70:	2302      	movs	r3, #2
 8006d72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006d74:	2303      	movs	r3, #3
 8006d76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8006d80:	2308      	movs	r3, #8
 8006d82:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d84:	1d3b      	adds	r3, r7, #4
 8006d86:	4619      	mov	r1, r3
 8006d88:	4821      	ldr	r0, [pc, #132]	; (8006e10 <MX_UART5_Init+0xe4>)
 8006d8a:	f004 f8a2 	bl	800aed2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8006d8e:	2304      	movs	r3, #4
 8006d90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006d92:	2302      	movs	r3, #2
 8006d94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006d96:	2303      	movs	r3, #3
 8006d98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8006da2:	2308      	movs	r3, #8
 8006da4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006da6:	1d3b      	adds	r3, r7, #4
 8006da8:	4619      	mov	r1, r3
 8006daa:	481a      	ldr	r0, [pc, #104]	; (8006e14 <MX_UART5_Init+0xe8>)
 8006dac:	f004 f891 	bl	800aed2 <LL_GPIO_Init>

  /* UART5 interrupt Init */
  NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006db0:	f7ff fe62 	bl	8006a78 <__NVIC_GetPriorityGrouping>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2200      	movs	r2, #0
 8006db8:	2100      	movs	r1, #0
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7ff feb2 	bl	8006b24 <NVIC_EncodePriority>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	2035      	movs	r0, #53	; 0x35
 8006dc6:	f7ff fe83 	bl	8006ad0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART5_IRQn);
 8006dca:	2035      	movs	r0, #53	; 0x35
 8006dcc:	f7ff fe62 	bl	8006a94 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8006dd0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006dd4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006dde:	2300      	movs	r3, #0
 8006de0:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_RX;
 8006de2:	2304      	movs	r3, #4
 8006de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006de6:	2300      	movs	r3, #0
 8006de8:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006dea:	2300      	movs	r3, #0
 8006dec:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8006dee:	f107 031c 	add.w	r3, r7, #28
 8006df2:	4619      	mov	r1, r3
 8006df4:	4808      	ldr	r0, [pc, #32]	; (8006e18 <MX_UART5_Init+0xec>)
 8006df6:	f004 ff57 	bl	800bca8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8006dfa:	4807      	ldr	r0, [pc, #28]	; (8006e18 <MX_UART5_Init+0xec>)
 8006dfc:	f7ff fed5 	bl	8006baa <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8006e00:	4805      	ldr	r0, [pc, #20]	; (8006e18 <MX_UART5_Init+0xec>)
 8006e02:	f7ff fec2 	bl	8006b8a <LL_USART_Enable>

}
 8006e06:	bf00      	nop
 8006e08:	3738      	adds	r7, #56	; 0x38
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40020800 	.word	0x40020800
 8006e14:	40020c00 	.word	0x40020c00
 8006e18:	40005000 	.word	0x40005000

08006e1c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8006e20:	4b11      	ldr	r3, [pc, #68]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e22:	4a12      	ldr	r2, [pc, #72]	; (8006e6c <MX_USART1_UART_Init+0x50>)
 8006e24:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006e26:	4b10      	ldr	r3, [pc, #64]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e28:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006e2c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006e2e:	4b0e      	ldr	r3, [pc, #56]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e30:	2200      	movs	r2, #0
 8006e32:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006e34:	4b0c      	ldr	r3, [pc, #48]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e36:	2200      	movs	r2, #0
 8006e38:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006e3a:	4b0b      	ldr	r3, [pc, #44]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006e40:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e42:	220c      	movs	r2, #12
 8006e44:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006e46:	4b08      	ldr	r3, [pc, #32]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e4c:	4b06      	ldr	r3, [pc, #24]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006e52:	4805      	ldr	r0, [pc, #20]	; (8006e68 <MX_USART1_UART_Init+0x4c>)
 8006e54:	f002 ffbc 	bl	8009dd0 <HAL_UART_Init>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d001      	beq.n	8006e62 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006e5e:	f7fe ff25 	bl	8005cac <Error_Handler>
  }

}
 8006e62:	bf00      	nop
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	20000688 	.word	0x20000688
 8006e6c:	40011000 	.word	0x40011000

08006e70 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b08e      	sub	sp, #56	; 0x38
 8006e74:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006e76:	f107 031c 	add.w	r3, r7, #28
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	601a      	str	r2, [r3, #0]
 8006e7e:	605a      	str	r2, [r3, #4]
 8006e80:	609a      	str	r2, [r3, #8]
 8006e82:	60da      	str	r2, [r3, #12]
 8006e84:	611a      	str	r2, [r3, #16]
 8006e86:	615a      	str	r2, [r3, #20]
 8006e88:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e8a:	1d3b      	adds	r3, r7, #4
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]
 8006e90:	605a      	str	r2, [r3, #4]
 8006e92:	609a      	str	r2, [r3, #8]
 8006e94:	60da      	str	r2, [r3, #12]
 8006e96:	611a      	str	r2, [r3, #16]
 8006e98:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8006e9a:	2020      	movs	r0, #32
 8006e9c:	f7ff fecc 	bl	8006c38 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8006ea0:	2004      	movs	r0, #4
 8006ea2:	f7ff fe99 	bl	8006bd8 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8006ea6:	23c0      	movs	r3, #192	; 0xc0
 8006ea8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006eaa:	2302      	movs	r3, #2
 8006eac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8006eba:	2308      	movs	r3, #8
 8006ebc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ebe:	1d3b      	adds	r3, r7, #4
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4819      	ldr	r0, [pc, #100]	; (8006f28 <MX_USART6_UART_Init+0xb8>)
 8006ec4:	f004 f805 	bl	800aed2 <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8006ec8:	f7ff fdd6 	bl	8006a78 <__NVIC_GetPriorityGrouping>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	2200      	movs	r2, #0
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7ff fe26 	bl	8006b24 <NVIC_EncodePriority>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	4619      	mov	r1, r3
 8006edc:	2047      	movs	r0, #71	; 0x47
 8006ede:	f7ff fdf7 	bl	8006ad0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 8006ee2:	2047      	movs	r0, #71	; 0x47
 8006ee4:	f7ff fdd6 	bl	8006a94 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8006ee8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006eec:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006efa:	230c      	movs	r3, #12
 8006efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006efe:	2300      	movs	r3, #0
 8006f00:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8006f02:	2300      	movs	r3, #0
 8006f04:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8006f06:	f107 031c 	add.w	r3, r7, #28
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	4807      	ldr	r0, [pc, #28]	; (8006f2c <MX_USART6_UART_Init+0xbc>)
 8006f0e:	f004 fecb 	bl	800bca8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8006f12:	4806      	ldr	r0, [pc, #24]	; (8006f2c <MX_USART6_UART_Init+0xbc>)
 8006f14:	f7ff fe49 	bl	8006baa <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8006f18:	4804      	ldr	r0, [pc, #16]	; (8006f2c <MX_USART6_UART_Init+0xbc>)
 8006f1a:	f7ff fe36 	bl	8006b8a <LL_USART_Enable>

}
 8006f1e:	bf00      	nop
 8006f20:	3738      	adds	r7, #56	; 0x38
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	40020800 	.word	0x40020800
 8006f2c:	40011400 	.word	0x40011400

08006f30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b08a      	sub	sp, #40	; 0x28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f38:	f107 0314 	add.w	r3, r7, #20
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	605a      	str	r2, [r3, #4]
 8006f42:	609a      	str	r2, [r3, #8]
 8006f44:	60da      	str	r2, [r3, #12]
 8006f46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a1d      	ldr	r2, [pc, #116]	; (8006fc4 <HAL_UART_MspInit+0x94>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d134      	bne.n	8006fbc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006f52:	2300      	movs	r3, #0
 8006f54:	613b      	str	r3, [r7, #16]
 8006f56:	4b1c      	ldr	r3, [pc, #112]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f5a:	4a1b      	ldr	r2, [pc, #108]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f5c:	f043 0310 	orr.w	r3, r3, #16
 8006f60:	6453      	str	r3, [r2, #68]	; 0x44
 8006f62:	4b19      	ldr	r3, [pc, #100]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f66:	f003 0310 	and.w	r3, r3, #16
 8006f6a:	613b      	str	r3, [r7, #16]
 8006f6c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f6e:	2300      	movs	r3, #0
 8006f70:	60fb      	str	r3, [r7, #12]
 8006f72:	4b15      	ldr	r3, [pc, #84]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f76:	4a14      	ldr	r2, [pc, #80]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f78:	f043 0301 	orr.w	r3, r3, #1
 8006f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8006f7e:	4b12      	ldr	r3, [pc, #72]	; (8006fc8 <HAL_UART_MspInit+0x98>)
 8006f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	60fb      	str	r3, [r7, #12]
 8006f88:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006f8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f90:	2302      	movs	r3, #2
 8006f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f94:	2300      	movs	r3, #0
 8006f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006f9c:	2307      	movs	r3, #7
 8006f9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fa0:	f107 0314 	add.w	r3, r7, #20
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	4809      	ldr	r0, [pc, #36]	; (8006fcc <HAL_UART_MspInit+0x9c>)
 8006fa8:	f001 f966 	bl	8008278 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006fac:	2200      	movs	r2, #0
 8006fae:	2100      	movs	r1, #0
 8006fb0:	2025      	movs	r0, #37	; 0x25
 8006fb2:	f000 fd9a 	bl	8007aea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006fb6:	2025      	movs	r0, #37	; 0x25
 8006fb8:	f000 fdb3 	bl	8007b22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006fbc:	bf00      	nop
 8006fbe:	3728      	adds	r7, #40	; 0x28
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	40011000 	.word	0x40011000
 8006fc8:	40023800 	.word	0x40023800
 8006fcc:	40020000 	.word	0x40020000

08006fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006fd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007008 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006fd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006fd6:	e003      	b.n	8006fe0 <LoopCopyDataInit>

08006fd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006fd8:	4b0c      	ldr	r3, [pc, #48]	; (800700c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006fda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006fdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006fde:	3104      	adds	r1, #4

08006fe0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006fe0:	480b      	ldr	r0, [pc, #44]	; (8007010 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006fe2:	4b0c      	ldr	r3, [pc, #48]	; (8007014 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006fe4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006fe6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006fe8:	d3f6      	bcc.n	8006fd8 <CopyDataInit>
  ldr  r2, =_sbss
 8006fea:	4a0b      	ldr	r2, [pc, #44]	; (8007018 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006fec:	e002      	b.n	8006ff4 <LoopFillZerobss>

08006fee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006fee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006ff0:	f842 3b04 	str.w	r3, [r2], #4

08006ff4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006ff4:	4b09      	ldr	r3, [pc, #36]	; (800701c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006ff6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006ff8:	d3f9      	bcc.n	8006fee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006ffa:	f7ff fa4b 	bl	8006494 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006ffe:	f004 fed9 	bl	800bdb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007002:	f7fc fe0f 	bl	8003c24 <main>
  bx  lr    
 8007006:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007008:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800700c:	0800fc3c 	.word	0x0800fc3c
  ldr  r0, =_sdata
 8007010:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007014:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8007018:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 800701c:	200006d0 	.word	0x200006d0

08007020 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007020:	e7fe      	b.n	8007020 <ADC_IRQHandler>
	...

08007024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007028:	4b0e      	ldr	r3, [pc, #56]	; (8007064 <HAL_Init+0x40>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a0d      	ldr	r2, [pc, #52]	; (8007064 <HAL_Init+0x40>)
 800702e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007034:	4b0b      	ldr	r3, [pc, #44]	; (8007064 <HAL_Init+0x40>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a0a      	ldr	r2, [pc, #40]	; (8007064 <HAL_Init+0x40>)
 800703a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800703e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007040:	4b08      	ldr	r3, [pc, #32]	; (8007064 <HAL_Init+0x40>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a07      	ldr	r2, [pc, #28]	; (8007064 <HAL_Init+0x40>)
 8007046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800704a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800704c:	2003      	movs	r0, #3
 800704e:	f000 fd41 	bl	8007ad4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007052:	2000      	movs	r0, #0
 8007054:	f000 f808 	bl	8007068 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007058:	f7fe ff82 	bl	8005f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	40023c00 	.word	0x40023c00

08007068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007070:	4b12      	ldr	r3, [pc, #72]	; (80070bc <HAL_InitTick+0x54>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	4b12      	ldr	r3, [pc, #72]	; (80070c0 <HAL_InitTick+0x58>)
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	4619      	mov	r1, r3
 800707a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800707e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007082:	fbb2 f3f3 	udiv	r3, r2, r3
 8007086:	4618      	mov	r0, r3
 8007088:	f000 fd59 	bl	8007b3e <HAL_SYSTICK_Config>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d001      	beq.n	8007096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e00e      	b.n	80070b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2b0f      	cmp	r3, #15
 800709a:	d80a      	bhi.n	80070b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800709c:	2200      	movs	r2, #0
 800709e:	6879      	ldr	r1, [r7, #4]
 80070a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070a4:	f000 fd21 	bl	8007aea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80070a8:	4a06      	ldr	r2, [pc, #24]	; (80070c4 <HAL_InitTick+0x5c>)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e000      	b.n	80070b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	3708      	adds	r7, #8
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	20000004 	.word	0x20000004
 80070c0:	2000000c 	.word	0x2000000c
 80070c4:	20000008 	.word	0x20000008

080070c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80070c8:	b480      	push	{r7}
 80070ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80070cc:	4b06      	ldr	r3, [pc, #24]	; (80070e8 <HAL_IncTick+0x20>)
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	461a      	mov	r2, r3
 80070d2:	4b06      	ldr	r3, [pc, #24]	; (80070ec <HAL_IncTick+0x24>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4413      	add	r3, r2
 80070d8:	4a04      	ldr	r2, [pc, #16]	; (80070ec <HAL_IncTick+0x24>)
 80070da:	6013      	str	r3, [r2, #0]
}
 80070dc:	bf00      	nop
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	2000000c 	.word	0x2000000c
 80070ec:	200006c8 	.word	0x200006c8

080070f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80070f0:	b480      	push	{r7}
 80070f2:	af00      	add	r7, sp, #0
  return uwTick;
 80070f4:	4b03      	ldr	r3, [pc, #12]	; (8007104 <HAL_GetTick+0x14>)
 80070f6:	681b      	ldr	r3, [r3, #0]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	200006c8 	.word	0x200006c8

08007108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007110:	f7ff ffee 	bl	80070f0 <HAL_GetTick>
 8007114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007120:	d005      	beq.n	800712e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007122:	4b09      	ldr	r3, [pc, #36]	; (8007148 <HAL_Delay+0x40>)
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	461a      	mov	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4413      	add	r3, r2
 800712c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800712e:	bf00      	nop
 8007130:	f7ff ffde 	bl	80070f0 <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	429a      	cmp	r2, r3
 800713e:	d8f7      	bhi.n	8007130 <HAL_Delay+0x28>
  {
  }
}
 8007140:	bf00      	nop
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	2000000c 	.word	0x2000000c

0800714c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007154:	2300      	movs	r3, #0
 8007156:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d101      	bne.n	8007162 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e033      	b.n	80071ca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	2b00      	cmp	r3, #0
 8007168:	d109      	bne.n	800717e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7fc face 	bl	800370c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	f003 0310 	and.w	r3, r3, #16
 8007186:	2b00      	cmp	r3, #0
 8007188:	d118      	bne.n	80071bc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007192:	f023 0302 	bic.w	r3, r3, #2
 8007196:	f043 0202 	orr.w	r2, r3, #2
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fa4a 	bl	8007638 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ae:	f023 0303 	bic.w	r3, r3, #3
 80071b2:	f043 0201 	orr.w	r2, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	641a      	str	r2, [r3, #64]	; 0x40
 80071ba:	e001      	b.n	80071c0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80071bc:	2301      	movs	r3, #1
 80071be:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3710      	adds	r7, #16
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
	...

080071d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b086      	sub	sp, #24
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d101      	bne.n	80071f2 <HAL_ADC_Start_DMA+0x1e>
 80071ee:	2302      	movs	r3, #2
 80071f0:	e0cc      	b.n	800738c <HAL_ADC_Start_DMA+0x1b8>
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	689b      	ldr	r3, [r3, #8]
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b01      	cmp	r3, #1
 8007206:	d018      	beq.n	800723a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689a      	ldr	r2, [r3, #8]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0201 	orr.w	r2, r2, #1
 8007216:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007218:	4b5e      	ldr	r3, [pc, #376]	; (8007394 <HAL_ADC_Start_DMA+0x1c0>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a5e      	ldr	r2, [pc, #376]	; (8007398 <HAL_ADC_Start_DMA+0x1c4>)
 800721e:	fba2 2303 	umull	r2, r3, r2, r3
 8007222:	0c9a      	lsrs	r2, r3, #18
 8007224:	4613      	mov	r3, r2
 8007226:	005b      	lsls	r3, r3, #1
 8007228:	4413      	add	r3, r2
 800722a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800722c:	e002      	b.n	8007234 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	3b01      	subs	r3, #1
 8007232:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1f9      	bne.n	800722e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f003 0301 	and.w	r3, r3, #1
 8007244:	2b01      	cmp	r3, #1
 8007246:	f040 80a0 	bne.w	800738a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007252:	f023 0301 	bic.w	r3, r3, #1
 8007256:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007270:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007274:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007280:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007288:	d106      	bne.n	8007298 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728e:	f023 0206 	bic.w	r2, r3, #6
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	645a      	str	r2, [r3, #68]	; 0x44
 8007296:	e002      	b.n	800729e <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2200      	movs	r2, #0
 80072a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80072a6:	4b3d      	ldr	r3, [pc, #244]	; (800739c <HAL_ADC_Start_DMA+0x1c8>)
 80072a8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ae:	4a3c      	ldr	r2, [pc, #240]	; (80073a0 <HAL_ADC_Start_DMA+0x1cc>)
 80072b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b6:	4a3b      	ldr	r2, [pc, #236]	; (80073a4 <HAL_ADC_Start_DMA+0x1d0>)
 80072b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072be:	4a3a      	ldr	r2, [pc, #232]	; (80073a8 <HAL_ADC_Start_DMA+0x1d4>)
 80072c0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80072ca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80072da:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689a      	ldr	r2, [r3, #8]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072ea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	334c      	adds	r3, #76	; 0x4c
 80072f6:	4619      	mov	r1, r3
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f000 fcda 	bl	8007cb4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f003 031f 	and.w	r3, r3, #31
 8007308:	2b00      	cmp	r3, #0
 800730a:	d12a      	bne.n	8007362 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a26      	ldr	r2, [pc, #152]	; (80073ac <HAL_ADC_Start_DMA+0x1d8>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d015      	beq.n	8007342 <HAL_ADC_Start_DMA+0x16e>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a25      	ldr	r2, [pc, #148]	; (80073b0 <HAL_ADC_Start_DMA+0x1dc>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d105      	bne.n	800732c <HAL_ADC_Start_DMA+0x158>
 8007320:	4b1e      	ldr	r3, [pc, #120]	; (800739c <HAL_ADC_Start_DMA+0x1c8>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	f003 031f 	and.w	r3, r3, #31
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a20      	ldr	r2, [pc, #128]	; (80073b4 <HAL_ADC_Start_DMA+0x1e0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d129      	bne.n	800738a <HAL_ADC_Start_DMA+0x1b6>
 8007336:	4b19      	ldr	r3, [pc, #100]	; (800739c <HAL_ADC_Start_DMA+0x1c8>)
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f003 031f 	and.w	r3, r3, #31
 800733e:	2b0f      	cmp	r3, #15
 8007340:	d823      	bhi.n	800738a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d11c      	bne.n	800738a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689a      	ldr	r2, [r3, #8]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800735e:	609a      	str	r2, [r3, #8]
 8007360:	e013      	b.n	800738a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a11      	ldr	r2, [pc, #68]	; (80073ac <HAL_ADC_Start_DMA+0x1d8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d10e      	bne.n	800738a <HAL_ADC_Start_DMA+0x1b6>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007376:	2b00      	cmp	r3, #0
 8007378:	d107      	bne.n	800738a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	689a      	ldr	r2, [r3, #8]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007388:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800738a:	2300      	movs	r3, #0
}
 800738c:	4618      	mov	r0, r3
 800738e:	3718      	adds	r7, #24
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}
 8007394:	20000004 	.word	0x20000004
 8007398:	431bde83 	.word	0x431bde83
 800739c:	40012300 	.word	0x40012300
 80073a0:	08007831 	.word	0x08007831
 80073a4:	080078eb 	.word	0x080078eb
 80073a8:	08007907 	.word	0x08007907
 80073ac:	40012000 	.word	0x40012000
 80073b0:	40012100 	.word	0x40012100
 80073b4:	40012200 	.word	0x40012200

080073b8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr

080073e0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80073fe:	2300      	movs	r3, #0
 8007400:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007408:	2b01      	cmp	r3, #1
 800740a:	d101      	bne.n	8007410 <HAL_ADC_ConfigChannel+0x1c>
 800740c:	2302      	movs	r3, #2
 800740e:	e105      	b.n	800761c <HAL_ADC_ConfigChannel+0x228>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2b09      	cmp	r3, #9
 800741e:	d925      	bls.n	800746c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68d9      	ldr	r1, [r3, #12]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	461a      	mov	r2, r3
 800742e:	4613      	mov	r3, r2
 8007430:	005b      	lsls	r3, r3, #1
 8007432:	4413      	add	r3, r2
 8007434:	3b1e      	subs	r3, #30
 8007436:	2207      	movs	r2, #7
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	43da      	mvns	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	400a      	ands	r2, r1
 8007444:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68d9      	ldr	r1, [r3, #12]
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	689a      	ldr	r2, [r3, #8]
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	b29b      	uxth	r3, r3
 8007456:	4618      	mov	r0, r3
 8007458:	4603      	mov	r3, r0
 800745a:	005b      	lsls	r3, r3, #1
 800745c:	4403      	add	r3, r0
 800745e:	3b1e      	subs	r3, #30
 8007460:	409a      	lsls	r2, r3
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	60da      	str	r2, [r3, #12]
 800746a:	e022      	b.n	80074b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6919      	ldr	r1, [r3, #16]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	b29b      	uxth	r3, r3
 8007478:	461a      	mov	r2, r3
 800747a:	4613      	mov	r3, r2
 800747c:	005b      	lsls	r3, r3, #1
 800747e:	4413      	add	r3, r2
 8007480:	2207      	movs	r2, #7
 8007482:	fa02 f303 	lsl.w	r3, r2, r3
 8007486:	43da      	mvns	r2, r3
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	400a      	ands	r2, r1
 800748e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	6919      	ldr	r1, [r3, #16]
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	689a      	ldr	r2, [r3, #8]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	b29b      	uxth	r3, r3
 80074a0:	4618      	mov	r0, r3
 80074a2:	4603      	mov	r3, r0
 80074a4:	005b      	lsls	r3, r3, #1
 80074a6:	4403      	add	r3, r0
 80074a8:	409a      	lsls	r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	430a      	orrs	r2, r1
 80074b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	2b06      	cmp	r3, #6
 80074b8:	d824      	bhi.n	8007504 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	685a      	ldr	r2, [r3, #4]
 80074c4:	4613      	mov	r3, r2
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	3b05      	subs	r3, #5
 80074cc:	221f      	movs	r2, #31
 80074ce:	fa02 f303 	lsl.w	r3, r2, r3
 80074d2:	43da      	mvns	r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	400a      	ands	r2, r1
 80074da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	4618      	mov	r0, r3
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	4613      	mov	r3, r2
 80074f0:	009b      	lsls	r3, r3, #2
 80074f2:	4413      	add	r3, r2
 80074f4:	3b05      	subs	r3, #5
 80074f6:	fa00 f203 	lsl.w	r2, r0, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	635a      	str	r2, [r3, #52]	; 0x34
 8007502:	e04c      	b.n	800759e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	2b0c      	cmp	r3, #12
 800750a:	d824      	bhi.n	8007556 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	4613      	mov	r3, r2
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	3b23      	subs	r3, #35	; 0x23
 800751e:	221f      	movs	r2, #31
 8007520:	fa02 f303 	lsl.w	r3, r2, r3
 8007524:	43da      	mvns	r2, r3
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	400a      	ands	r2, r1
 800752c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	b29b      	uxth	r3, r3
 800753a:	4618      	mov	r0, r3
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	4613      	mov	r3, r2
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	4413      	add	r3, r2
 8007546:	3b23      	subs	r3, #35	; 0x23
 8007548:	fa00 f203 	lsl.w	r2, r0, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	430a      	orrs	r2, r1
 8007552:	631a      	str	r2, [r3, #48]	; 0x30
 8007554:	e023      	b.n	800759e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	4613      	mov	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4413      	add	r3, r2
 8007566:	3b41      	subs	r3, #65	; 0x41
 8007568:	221f      	movs	r2, #31
 800756a:	fa02 f303 	lsl.w	r3, r2, r3
 800756e:	43da      	mvns	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	400a      	ands	r2, r1
 8007576:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	b29b      	uxth	r3, r3
 8007584:	4618      	mov	r0, r3
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	4613      	mov	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4413      	add	r3, r2
 8007590:	3b41      	subs	r3, #65	; 0x41
 8007592:	fa00 f203 	lsl.w	r2, r0, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800759e:	4b22      	ldr	r3, [pc, #136]	; (8007628 <HAL_ADC_ConfigChannel+0x234>)
 80075a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a21      	ldr	r2, [pc, #132]	; (800762c <HAL_ADC_ConfigChannel+0x238>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d109      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x1cc>
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2b12      	cmp	r3, #18
 80075b2:	d105      	bne.n	80075c0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a19      	ldr	r2, [pc, #100]	; (800762c <HAL_ADC_ConfigChannel+0x238>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d123      	bne.n	8007612 <HAL_ADC_ConfigChannel+0x21e>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	2b10      	cmp	r3, #16
 80075d0:	d003      	beq.n	80075da <HAL_ADC_ConfigChannel+0x1e6>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	2b11      	cmp	r3, #17
 80075d8:	d11b      	bne.n	8007612 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2b10      	cmp	r3, #16
 80075ec:	d111      	bne.n	8007612 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80075ee:	4b10      	ldr	r3, [pc, #64]	; (8007630 <HAL_ADC_ConfigChannel+0x23c>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a10      	ldr	r2, [pc, #64]	; (8007634 <HAL_ADC_ConfigChannel+0x240>)
 80075f4:	fba2 2303 	umull	r2, r3, r2, r3
 80075f8:	0c9a      	lsrs	r2, r3, #18
 80075fa:	4613      	mov	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4413      	add	r3, r2
 8007600:	005b      	lsls	r3, r3, #1
 8007602:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007604:	e002      	b.n	800760c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	3b01      	subs	r3, #1
 800760a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f9      	bne.n	8007606 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr
 8007628:	40012300 	.word	0x40012300
 800762c:	40012000 	.word	0x40012000
 8007630:	20000004 	.word	0x20000004
 8007634:	431bde83 	.word	0x431bde83

08007638 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007640:	4b79      	ldr	r3, [pc, #484]	; (8007828 <ADC_Init+0x1f0>)
 8007642:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	685a      	ldr	r2, [r3, #4]
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	431a      	orrs	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800766c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	6859      	ldr	r1, [r3, #4]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	021a      	lsls	r2, r3, #8
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	430a      	orrs	r2, r1
 8007680:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007690:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	6859      	ldr	r1, [r3, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	430a      	orrs	r2, r1
 80076a2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	689a      	ldr	r2, [r3, #8]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6899      	ldr	r1, [r3, #8]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ca:	4a58      	ldr	r2, [pc, #352]	; (800782c <ADC_Init+0x1f4>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d022      	beq.n	8007716 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689a      	ldr	r2, [r3, #8]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80076de:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6899      	ldr	r1, [r3, #8]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	689a      	ldr	r2, [r3, #8]
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007700:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6899      	ldr	r1, [r3, #8]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	430a      	orrs	r2, r1
 8007712:	609a      	str	r2, [r3, #8]
 8007714:	e00f      	b.n	8007736 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	689a      	ldr	r2, [r3, #8]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007724:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689a      	ldr	r2, [r3, #8]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007734:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689a      	ldr	r2, [r3, #8]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f022 0202 	bic.w	r2, r2, #2
 8007744:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	6899      	ldr	r1, [r3, #8]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	7e1b      	ldrb	r3, [r3, #24]
 8007750:	005a      	lsls	r2, r3, #1
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	430a      	orrs	r2, r1
 8007758:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d01b      	beq.n	800779c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	685a      	ldr	r2, [r3, #4]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007772:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007782:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	6859      	ldr	r1, [r3, #4]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	3b01      	subs	r3, #1
 8007790:	035a      	lsls	r2, r3, #13
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	430a      	orrs	r2, r1
 8007798:	605a      	str	r2, [r3, #4]
 800779a:	e007      	b.n	80077ac <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077aa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80077ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	69db      	ldr	r3, [r3, #28]
 80077c6:	3b01      	subs	r3, #1
 80077c8:	051a      	lsls	r2, r3, #20
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80077e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6899      	ldr	r1, [r3, #8]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80077ee:	025a      	lsls	r2, r3, #9
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	430a      	orrs	r2, r1
 80077f6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689a      	ldr	r2, [r3, #8]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007806:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6899      	ldr	r1, [r3, #8]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	695b      	ldr	r3, [r3, #20]
 8007812:	029a      	lsls	r2, r3, #10
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	430a      	orrs	r2, r1
 800781a:	609a      	str	r2, [r3, #8]
}
 800781c:	bf00      	nop
 800781e:	3714      	adds	r7, #20
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr
 8007828:	40012300 	.word	0x40012300
 800782c:	0f000001 	.word	0x0f000001

08007830 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007842:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007846:	2b00      	cmp	r3, #0
 8007848:	d13c      	bne.n	80078c4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d12b      	bne.n	80078bc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007868:	2b00      	cmp	r3, #0
 800786a:	d127      	bne.n	80078bc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007872:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007876:	2b00      	cmp	r3, #0
 8007878:	d006      	beq.n	8007888 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007884:	2b00      	cmp	r3, #0
 8007886:	d119      	bne.n	80078bc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f022 0220 	bic.w	r2, r2, #32
 8007896:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d105      	bne.n	80078bc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b4:	f043 0201 	orr.w	r2, r3, #1
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80078bc:	68f8      	ldr	r0, [r7, #12]
 80078be:	f7ff fd7b 	bl	80073b8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80078c2:	e00e      	b.n	80078e2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c8:	f003 0310 	and.w	r3, r3, #16
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d003      	beq.n	80078d8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f7ff fd85 	bl	80073e0 <HAL_ADC_ErrorCallback>
}
 80078d6:	e004      	b.n	80078e2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	4798      	blx	r3
}
 80078e2:	bf00      	nop
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b084      	sub	sp, #16
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f7ff fd67 	bl	80073cc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80078fe:	bf00      	nop
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}

08007906 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007906:	b580      	push	{r7, lr}
 8007908:	b084      	sub	sp, #16
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007912:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2240      	movs	r2, #64	; 0x40
 8007918:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800791e:	f043 0204 	orr.w	r2, r3, #4
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007926:	68f8      	ldr	r0, [r7, #12]
 8007928:	f7ff fd5a 	bl	80073e0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800792c:	bf00      	nop
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <__NVIC_SetPriorityGrouping>:
{
 8007934:	b480      	push	{r7}
 8007936:	b085      	sub	sp, #20
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f003 0307 	and.w	r3, r3, #7
 8007942:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007944:	4b0c      	ldr	r3, [pc, #48]	; (8007978 <__NVIC_SetPriorityGrouping+0x44>)
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800794a:	68ba      	ldr	r2, [r7, #8]
 800794c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007950:	4013      	ands	r3, r2
 8007952:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800795c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007966:	4a04      	ldr	r2, [pc, #16]	; (8007978 <__NVIC_SetPriorityGrouping+0x44>)
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	60d3      	str	r3, [r2, #12]
}
 800796c:	bf00      	nop
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007976:	4770      	bx	lr
 8007978:	e000ed00 	.word	0xe000ed00

0800797c <__NVIC_GetPriorityGrouping>:
{
 800797c:	b480      	push	{r7}
 800797e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007980:	4b04      	ldr	r3, [pc, #16]	; (8007994 <__NVIC_GetPriorityGrouping+0x18>)
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	0a1b      	lsrs	r3, r3, #8
 8007986:	f003 0307 	and.w	r3, r3, #7
}
 800798a:	4618      	mov	r0, r3
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr
 8007994:	e000ed00 	.word	0xe000ed00

08007998 <__NVIC_EnableIRQ>:
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	4603      	mov	r3, r0
 80079a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	db0b      	blt.n	80079c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80079aa:	79fb      	ldrb	r3, [r7, #7]
 80079ac:	f003 021f 	and.w	r2, r3, #31
 80079b0:	4907      	ldr	r1, [pc, #28]	; (80079d0 <__NVIC_EnableIRQ+0x38>)
 80079b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079b6:	095b      	lsrs	r3, r3, #5
 80079b8:	2001      	movs	r0, #1
 80079ba:	fa00 f202 	lsl.w	r2, r0, r2
 80079be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	e000e100 	.word	0xe000e100

080079d4 <__NVIC_SetPriority>:
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	4603      	mov	r3, r0
 80079dc:	6039      	str	r1, [r7, #0]
 80079de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80079e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	db0a      	blt.n	80079fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	b2da      	uxtb	r2, r3
 80079ec:	490c      	ldr	r1, [pc, #48]	; (8007a20 <__NVIC_SetPriority+0x4c>)
 80079ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079f2:	0112      	lsls	r2, r2, #4
 80079f4:	b2d2      	uxtb	r2, r2
 80079f6:	440b      	add	r3, r1
 80079f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80079fc:	e00a      	b.n	8007a14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	4908      	ldr	r1, [pc, #32]	; (8007a24 <__NVIC_SetPriority+0x50>)
 8007a04:	79fb      	ldrb	r3, [r7, #7]
 8007a06:	f003 030f 	and.w	r3, r3, #15
 8007a0a:	3b04      	subs	r3, #4
 8007a0c:	0112      	lsls	r2, r2, #4
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	440b      	add	r3, r1
 8007a12:	761a      	strb	r2, [r3, #24]
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr
 8007a20:	e000e100 	.word	0xe000e100
 8007a24:	e000ed00 	.word	0xe000ed00

08007a28 <NVIC_EncodePriority>:
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b089      	sub	sp, #36	; 0x24
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f003 0307 	and.w	r3, r3, #7
 8007a3a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	f1c3 0307 	rsb	r3, r3, #7
 8007a42:	2b04      	cmp	r3, #4
 8007a44:	bf28      	it	cs
 8007a46:	2304      	movcs	r3, #4
 8007a48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	2b06      	cmp	r3, #6
 8007a50:	d902      	bls.n	8007a58 <NVIC_EncodePriority+0x30>
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	3b03      	subs	r3, #3
 8007a56:	e000      	b.n	8007a5a <NVIC_EncodePriority+0x32>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	fa02 f303 	lsl.w	r3, r2, r3
 8007a66:	43da      	mvns	r2, r3
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	401a      	ands	r2, r3
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	fa01 f303 	lsl.w	r3, r1, r3
 8007a7a:	43d9      	mvns	r1, r3
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a80:	4313      	orrs	r3, r2
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3724      	adds	r7, #36	; 0x24
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr
	...

08007a90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007aa0:	d301      	bcc.n	8007aa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e00f      	b.n	8007ac6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007aa6:	4a0a      	ldr	r2, [pc, #40]	; (8007ad0 <SysTick_Config+0x40>)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007aae:	210f      	movs	r1, #15
 8007ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ab4:	f7ff ff8e 	bl	80079d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007ab8:	4b05      	ldr	r3, [pc, #20]	; (8007ad0 <SysTick_Config+0x40>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007abe:	4b04      	ldr	r3, [pc, #16]	; (8007ad0 <SysTick_Config+0x40>)
 8007ac0:	2207      	movs	r2, #7
 8007ac2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}
 8007ace:	bf00      	nop
 8007ad0:	e000e010 	.word	0xe000e010

08007ad4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff ff29 	bl	8007934 <__NVIC_SetPriorityGrouping>
}
 8007ae2:	bf00      	nop
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b086      	sub	sp, #24
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	4603      	mov	r3, r0
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
 8007af6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007afc:	f7ff ff3e 	bl	800797c <__NVIC_GetPriorityGrouping>
 8007b00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007b02:	687a      	ldr	r2, [r7, #4]
 8007b04:	68b9      	ldr	r1, [r7, #8]
 8007b06:	6978      	ldr	r0, [r7, #20]
 8007b08:	f7ff ff8e 	bl	8007a28 <NVIC_EncodePriority>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b12:	4611      	mov	r1, r2
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7ff ff5d 	bl	80079d4 <__NVIC_SetPriority>
}
 8007b1a:	bf00      	nop
 8007b1c:	3718      	adds	r7, #24
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b22:	b580      	push	{r7, lr}
 8007b24:	b082      	sub	sp, #8
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	4603      	mov	r3, r0
 8007b2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f7ff ff31 	bl	8007998 <__NVIC_EnableIRQ>
}
 8007b36:	bf00      	nop
 8007b38:	3708      	adds	r7, #8
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b082      	sub	sp, #8
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7ff ffa2 	bl	8007a90 <SysTick_Config>
 8007b4c:	4603      	mov	r3, r0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
	...

08007b58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b086      	sub	sp, #24
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007b64:	f7ff fac4 	bl	80070f0 <HAL_GetTick>
 8007b68:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e099      	b.n	8007ca8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2202      	movs	r2, #2
 8007b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f022 0201 	bic.w	r2, r2, #1
 8007b92:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007b94:	e00f      	b.n	8007bb6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b96:	f7ff faab 	bl	80070f0 <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	2b05      	cmp	r3, #5
 8007ba2:	d908      	bls.n	8007bb6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2220      	movs	r2, #32
 8007ba8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2203      	movs	r2, #3
 8007bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e078      	b.n	8007ca8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e8      	bne.n	8007b96 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4b38      	ldr	r3, [pc, #224]	; (8007cb0 <HAL_DMA_Init+0x158>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007be2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007bee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	699b      	ldr	r3, [r3, #24]
 8007bf4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007bfa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c0c:	2b04      	cmp	r3, #4
 8007c0e:	d107      	bne.n	8007c20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	697a      	ldr	r2, [r7, #20]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	f023 0307 	bic.w	r3, r3, #7
 8007c36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d117      	bne.n	8007c7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00e      	beq.n	8007c7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 fa91 	bl	8008184 <DMA_CheckFifoParam>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d008      	beq.n	8007c7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2240      	movs	r2, #64	; 0x40
 8007c6c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007c76:	2301      	movs	r3, #1
 8007c78:	e016      	b.n	8007ca8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fa48 	bl	8008118 <DMA_CalcBaseAndBitshift>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c90:	223f      	movs	r2, #63	; 0x3f
 8007c92:	409a      	lsls	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3718      	adds	r7, #24
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	f010803f 	.word	0xf010803f

08007cb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]
 8007cc0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d101      	bne.n	8007cda <HAL_DMA_Start_IT+0x26>
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	e040      	b.n	8007d5c <HAL_DMA_Start_IT+0xa8>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d12f      	bne.n	8007d4e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2202      	movs	r2, #2
 8007cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	68b9      	ldr	r1, [r7, #8]
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f000 f9da 	bl	80080bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d0c:	223f      	movs	r2, #63	; 0x3f
 8007d0e:	409a      	lsls	r2, r3
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0216 	orr.w	r2, r2, #22
 8007d22:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d007      	beq.n	8007d3c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f042 0208 	orr.w	r2, r2, #8
 8007d3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f042 0201 	orr.w	r2, r2, #1
 8007d4a:	601a      	str	r2, [r3, #0]
 8007d4c:	e005      	b.n	8007d5a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007d56:	2302      	movs	r3, #2
 8007d58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3718      	adds	r7, #24
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d004      	beq.n	8007d82 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2280      	movs	r2, #128	; 0x80
 8007d7c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e00c      	b.n	8007d9c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2205      	movs	r2, #5
 8007d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f022 0201 	bic.w	r2, r2, #1
 8007d98:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007db0:	2300      	movs	r3, #0
 8007db2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007db4:	4b92      	ldr	r3, [pc, #584]	; (8008000 <HAL_DMA_IRQHandler+0x258>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a92      	ldr	r2, [pc, #584]	; (8008004 <HAL_DMA_IRQHandler+0x25c>)
 8007dba:	fba2 2303 	umull	r2, r3, r2, r3
 8007dbe:	0a9b      	lsrs	r3, r3, #10
 8007dc0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dc6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007dd2:	2208      	movs	r2, #8
 8007dd4:	409a      	lsls	r2, r3
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	4013      	ands	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d01a      	beq.n	8007e14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f003 0304 	and.w	r3, r3, #4
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d013      	beq.n	8007e14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	681a      	ldr	r2, [r3, #0]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f022 0204 	bic.w	r2, r2, #4
 8007dfa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e00:	2208      	movs	r2, #8
 8007e02:	409a      	lsls	r2, r3
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e0c:	f043 0201 	orr.w	r2, r3, #1
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e18:	2201      	movs	r2, #1
 8007e1a:	409a      	lsls	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4013      	ands	r3, r2
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d012      	beq.n	8007e4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00b      	beq.n	8007e4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e36:	2201      	movs	r2, #1
 8007e38:	409a      	lsls	r2, r3
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e42:	f043 0202 	orr.w	r2, r3, #2
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e4e:	2204      	movs	r2, #4
 8007e50:	409a      	lsls	r2, r3
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	4013      	ands	r3, r2
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d012      	beq.n	8007e80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0302 	and.w	r3, r3, #2
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00b      	beq.n	8007e80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e6c:	2204      	movs	r2, #4
 8007e6e:	409a      	lsls	r2, r3
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e78:	f043 0204 	orr.w	r2, r3, #4
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e84:	2210      	movs	r2, #16
 8007e86:	409a      	lsls	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d043      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0308 	and.w	r3, r3, #8
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d03c      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ea2:	2210      	movs	r2, #16
 8007ea4:	409a      	lsls	r2, r3
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d018      	beq.n	8007eea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d108      	bne.n	8007ed8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d024      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	4798      	blx	r3
 8007ed6:	e01f      	b.n	8007f18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d01b      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ee4:	6878      	ldr	r0, [r7, #4]
 8007ee6:	4798      	blx	r3
 8007ee8:	e016      	b.n	8007f18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d107      	bne.n	8007f08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f022 0208 	bic.w	r2, r2, #8
 8007f06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d003      	beq.n	8007f18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f1c:	2220      	movs	r2, #32
 8007f1e:	409a      	lsls	r2, r3
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	4013      	ands	r3, r2
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f000 808e 	beq.w	8008046 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 0310 	and.w	r3, r3, #16
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	f000 8086 	beq.w	8008046 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f3e:	2220      	movs	r2, #32
 8007f40:	409a      	lsls	r2, r3
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b05      	cmp	r3, #5
 8007f50:	d136      	bne.n	8007fc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f022 0216 	bic.w	r2, r2, #22
 8007f60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	695a      	ldr	r2, [r3, #20]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d103      	bne.n	8007f82 <HAL_DMA_IRQHandler+0x1da>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d007      	beq.n	8007f92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0208 	bic.w	r2, r2, #8
 8007f90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f96:	223f      	movs	r2, #63	; 0x3f
 8007f98:	409a      	lsls	r2, r3
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d07d      	beq.n	80080b2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
        }
        return;
 8007fbe:	e078      	b.n	80080b2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d01c      	beq.n	8008008 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d108      	bne.n	8007fee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d030      	beq.n	8008046 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	4798      	blx	r3
 8007fec:	e02b      	b.n	8008046 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d027      	beq.n	8008046 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	4798      	blx	r3
 8007ffe:	e022      	b.n	8008046 <HAL_DMA_IRQHandler+0x29e>
 8008000:	20000004 	.word	0x20000004
 8008004:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10f      	bne.n	8008036 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f022 0210 	bic.w	r2, r2, #16
 8008024:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800804a:	2b00      	cmp	r3, #0
 800804c:	d032      	beq.n	80080b4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d022      	beq.n	80080a0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2205      	movs	r2, #5
 800805e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f022 0201 	bic.w	r2, r2, #1
 8008070:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	3301      	adds	r3, #1
 8008076:	60bb      	str	r3, [r7, #8]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	429a      	cmp	r2, r3
 800807c:	d307      	bcc.n	800808e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f003 0301 	and.w	r3, r3, #1
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1f2      	bne.n	8008072 <HAL_DMA_IRQHandler+0x2ca>
 800808c:	e000      	b.n	8008090 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800808e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2201      	movs	r2, #1
 800809c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d005      	beq.n	80080b4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	4798      	blx	r3
 80080b0:	e000      	b.n	80080b4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80080b2:	bf00      	nop
    }
  }
}
 80080b4:	3718      	adds	r7, #24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop

080080bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
 80080c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80080d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	2b40      	cmp	r3, #64	; 0x40
 80080e8:	d108      	bne.n	80080fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80080fa:	e007      	b.n	800810c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	60da      	str	r2, [r3, #12]
}
 800810c:	bf00      	nop
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr

08008118 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	b2db      	uxtb	r3, r3
 8008126:	3b10      	subs	r3, #16
 8008128:	4a14      	ldr	r2, [pc, #80]	; (800817c <DMA_CalcBaseAndBitshift+0x64>)
 800812a:	fba2 2303 	umull	r2, r3, r2, r3
 800812e:	091b      	lsrs	r3, r3, #4
 8008130:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008132:	4a13      	ldr	r2, [pc, #76]	; (8008180 <DMA_CalcBaseAndBitshift+0x68>)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	4413      	add	r3, r2
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2b03      	cmp	r3, #3
 8008144:	d909      	bls.n	800815a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800814e:	f023 0303 	bic.w	r3, r3, #3
 8008152:	1d1a      	adds	r2, r3, #4
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	659a      	str	r2, [r3, #88]	; 0x58
 8008158:	e007      	b.n	800816a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008162:	f023 0303 	bic.w	r3, r3, #3
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	aaaaaaab 	.word	0xaaaaaaab
 8008180:	0800f91c 	.word	0x0800f91c

08008184 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800818c:	2300      	movs	r3, #0
 800818e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008194:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d11f      	bne.n	80081de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	d855      	bhi.n	8008250 <DMA_CheckFifoParam+0xcc>
 80081a4:	a201      	add	r2, pc, #4	; (adr r2, 80081ac <DMA_CheckFifoParam+0x28>)
 80081a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081aa:	bf00      	nop
 80081ac:	080081bd 	.word	0x080081bd
 80081b0:	080081cf 	.word	0x080081cf
 80081b4:	080081bd 	.word	0x080081bd
 80081b8:	08008251 	.word	0x08008251
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d045      	beq.n	8008254 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081cc:	e042      	b.n	8008254 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081d6:	d13f      	bne.n	8008258 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081dc:	e03c      	b.n	8008258 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e6:	d121      	bne.n	800822c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b03      	cmp	r3, #3
 80081ec:	d836      	bhi.n	800825c <DMA_CheckFifoParam+0xd8>
 80081ee:	a201      	add	r2, pc, #4	; (adr r2, 80081f4 <DMA_CheckFifoParam+0x70>)
 80081f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f4:	08008205 	.word	0x08008205
 80081f8:	0800820b 	.word	0x0800820b
 80081fc:	08008205 	.word	0x08008205
 8008200:	0800821d 	.word	0x0800821d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	73fb      	strb	r3, [r7, #15]
      break;
 8008208:	e02f      	b.n	800826a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d024      	beq.n	8008260 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800821a:	e021      	b.n	8008260 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008220:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008224:	d11e      	bne.n	8008264 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800822a:	e01b      	b.n	8008264 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	2b02      	cmp	r3, #2
 8008230:	d902      	bls.n	8008238 <DMA_CheckFifoParam+0xb4>
 8008232:	2b03      	cmp	r3, #3
 8008234:	d003      	beq.n	800823e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008236:	e018      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	73fb      	strb	r3, [r7, #15]
      break;
 800823c:	e015      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008242:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00e      	beq.n	8008268 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	73fb      	strb	r3, [r7, #15]
      break;
 800824e:	e00b      	b.n	8008268 <DMA_CheckFifoParam+0xe4>
      break;
 8008250:	bf00      	nop
 8008252:	e00a      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;
 8008254:	bf00      	nop
 8008256:	e008      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;
 8008258:	bf00      	nop
 800825a:	e006      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;
 800825c:	bf00      	nop
 800825e:	e004      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;
 8008260:	bf00      	nop
 8008262:	e002      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;   
 8008264:	bf00      	nop
 8008266:	e000      	b.n	800826a <DMA_CheckFifoParam+0xe6>
      break;
 8008268:	bf00      	nop
    }
  } 
  
  return status; 
 800826a:	7bfb      	ldrb	r3, [r7, #15]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3714      	adds	r7, #20
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008278:	b480      	push	{r7}
 800827a:	b089      	sub	sp, #36	; 0x24
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008282:	2300      	movs	r3, #0
 8008284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800828a:	2300      	movs	r3, #0
 800828c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800828e:	2300      	movs	r3, #0
 8008290:	61fb      	str	r3, [r7, #28]
 8008292:	e16b      	b.n	800856c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008294:	2201      	movs	r2, #1
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	fa02 f303 	lsl.w	r3, r2, r3
 800829c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	697a      	ldr	r2, [r7, #20]
 80082a4:	4013      	ands	r3, r2
 80082a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80082a8:	693a      	ldr	r2, [r7, #16]
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	f040 815a 	bne.w	8008566 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d00b      	beq.n	80082d2 <HAL_GPIO_Init+0x5a>
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	2b02      	cmp	r3, #2
 80082c0:	d007      	beq.n	80082d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082c6:	2b11      	cmp	r3, #17
 80082c8:	d003      	beq.n	80082d2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	2b12      	cmp	r3, #18
 80082d0:	d130      	bne.n	8008334 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	005b      	lsls	r3, r3, #1
 80082dc:	2203      	movs	r2, #3
 80082de:	fa02 f303 	lsl.w	r3, r2, r3
 80082e2:	43db      	mvns	r3, r3
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	4013      	ands	r3, r2
 80082e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	68da      	ldr	r2, [r3, #12]
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	005b      	lsls	r3, r3, #1
 80082f2:	fa02 f303 	lsl.w	r3, r2, r3
 80082f6:	69ba      	ldr	r2, [r7, #24]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	685b      	ldr	r3, [r3, #4]
 8008306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008308:	2201      	movs	r2, #1
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	fa02 f303 	lsl.w	r3, r2, r3
 8008310:	43db      	mvns	r3, r3
 8008312:	69ba      	ldr	r2, [r7, #24]
 8008314:	4013      	ands	r3, r2
 8008316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	091b      	lsrs	r3, r3, #4
 800831e:	f003 0201 	and.w	r2, r3, #1
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	fa02 f303 	lsl.w	r3, r2, r3
 8008328:	69ba      	ldr	r2, [r7, #24]
 800832a:	4313      	orrs	r3, r2
 800832c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	69ba      	ldr	r2, [r7, #24]
 8008332:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	005b      	lsls	r3, r3, #1
 800833e:	2203      	movs	r2, #3
 8008340:	fa02 f303 	lsl.w	r3, r2, r3
 8008344:	43db      	mvns	r3, r3
 8008346:	69ba      	ldr	r2, [r7, #24]
 8008348:	4013      	ands	r3, r2
 800834a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	689a      	ldr	r2, [r3, #8]
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	005b      	lsls	r3, r3, #1
 8008354:	fa02 f303 	lsl.w	r3, r2, r3
 8008358:	69ba      	ldr	r2, [r7, #24]
 800835a:	4313      	orrs	r3, r2
 800835c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	69ba      	ldr	r2, [r7, #24]
 8008362:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	2b02      	cmp	r3, #2
 800836a:	d003      	beq.n	8008374 <HAL_GPIO_Init+0xfc>
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	2b12      	cmp	r3, #18
 8008372:	d123      	bne.n	80083bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008374:	69fb      	ldr	r3, [r7, #28]
 8008376:	08da      	lsrs	r2, r3, #3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	3208      	adds	r2, #8
 800837c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	f003 0307 	and.w	r3, r3, #7
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	220f      	movs	r2, #15
 800838c:	fa02 f303 	lsl.w	r3, r2, r3
 8008390:	43db      	mvns	r3, r3
 8008392:	69ba      	ldr	r2, [r7, #24]
 8008394:	4013      	ands	r3, r2
 8008396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	691a      	ldr	r2, [r3, #16]
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	f003 0307 	and.w	r3, r3, #7
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	fa02 f303 	lsl.w	r3, r2, r3
 80083a8:	69ba      	ldr	r2, [r7, #24]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	08da      	lsrs	r2, r3, #3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	3208      	adds	r2, #8
 80083b6:	69b9      	ldr	r1, [r7, #24]
 80083b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	005b      	lsls	r3, r3, #1
 80083c6:	2203      	movs	r2, #3
 80083c8:	fa02 f303 	lsl.w	r3, r2, r3
 80083cc:	43db      	mvns	r3, r3
 80083ce:	69ba      	ldr	r2, [r7, #24]
 80083d0:	4013      	ands	r3, r2
 80083d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	f003 0203 	and.w	r2, r3, #3
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	005b      	lsls	r3, r3, #1
 80083e0:	fa02 f303 	lsl.w	r3, r2, r3
 80083e4:	69ba      	ldr	r2, [r7, #24]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	69ba      	ldr	r2, [r7, #24]
 80083ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f000 80b4 	beq.w	8008566 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]
 8008402:	4b5f      	ldr	r3, [pc, #380]	; (8008580 <HAL_GPIO_Init+0x308>)
 8008404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008406:	4a5e      	ldr	r2, [pc, #376]	; (8008580 <HAL_GPIO_Init+0x308>)
 8008408:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800840c:	6453      	str	r3, [r2, #68]	; 0x44
 800840e:	4b5c      	ldr	r3, [pc, #368]	; (8008580 <HAL_GPIO_Init+0x308>)
 8008410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008416:	60fb      	str	r3, [r7, #12]
 8008418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800841a:	4a5a      	ldr	r2, [pc, #360]	; (8008584 <HAL_GPIO_Init+0x30c>)
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	089b      	lsrs	r3, r3, #2
 8008420:	3302      	adds	r3, #2
 8008422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	f003 0303 	and.w	r3, r3, #3
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	220f      	movs	r2, #15
 8008432:	fa02 f303 	lsl.w	r3, r2, r3
 8008436:	43db      	mvns	r3, r3
 8008438:	69ba      	ldr	r2, [r7, #24]
 800843a:	4013      	ands	r3, r2
 800843c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a51      	ldr	r2, [pc, #324]	; (8008588 <HAL_GPIO_Init+0x310>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d02b      	beq.n	800849e <HAL_GPIO_Init+0x226>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a50      	ldr	r2, [pc, #320]	; (800858c <HAL_GPIO_Init+0x314>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d025      	beq.n	800849a <HAL_GPIO_Init+0x222>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a4f      	ldr	r2, [pc, #316]	; (8008590 <HAL_GPIO_Init+0x318>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d01f      	beq.n	8008496 <HAL_GPIO_Init+0x21e>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a4e      	ldr	r2, [pc, #312]	; (8008594 <HAL_GPIO_Init+0x31c>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d019      	beq.n	8008492 <HAL_GPIO_Init+0x21a>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a4d      	ldr	r2, [pc, #308]	; (8008598 <HAL_GPIO_Init+0x320>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d013      	beq.n	800848e <HAL_GPIO_Init+0x216>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a4c      	ldr	r2, [pc, #304]	; (800859c <HAL_GPIO_Init+0x324>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d00d      	beq.n	800848a <HAL_GPIO_Init+0x212>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a4b      	ldr	r2, [pc, #300]	; (80085a0 <HAL_GPIO_Init+0x328>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d007      	beq.n	8008486 <HAL_GPIO_Init+0x20e>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a4a      	ldr	r2, [pc, #296]	; (80085a4 <HAL_GPIO_Init+0x32c>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d101      	bne.n	8008482 <HAL_GPIO_Init+0x20a>
 800847e:	2307      	movs	r3, #7
 8008480:	e00e      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 8008482:	2308      	movs	r3, #8
 8008484:	e00c      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 8008486:	2306      	movs	r3, #6
 8008488:	e00a      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 800848a:	2305      	movs	r3, #5
 800848c:	e008      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 800848e:	2304      	movs	r3, #4
 8008490:	e006      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 8008492:	2303      	movs	r3, #3
 8008494:	e004      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 8008496:	2302      	movs	r3, #2
 8008498:	e002      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 800849a:	2301      	movs	r3, #1
 800849c:	e000      	b.n	80084a0 <HAL_GPIO_Init+0x228>
 800849e:	2300      	movs	r3, #0
 80084a0:	69fa      	ldr	r2, [r7, #28]
 80084a2:	f002 0203 	and.w	r2, r2, #3
 80084a6:	0092      	lsls	r2, r2, #2
 80084a8:	4093      	lsls	r3, r2
 80084aa:	69ba      	ldr	r2, [r7, #24]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80084b0:	4934      	ldr	r1, [pc, #208]	; (8008584 <HAL_GPIO_Init+0x30c>)
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	089b      	lsrs	r3, r3, #2
 80084b6:	3302      	adds	r3, #2
 80084b8:	69ba      	ldr	r2, [r7, #24]
 80084ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80084be:	4b3a      	ldr	r3, [pc, #232]	; (80085a8 <HAL_GPIO_Init+0x330>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	43db      	mvns	r3, r3
 80084c8:	69ba      	ldr	r2, [r7, #24]
 80084ca:	4013      	ands	r3, r2
 80084cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d003      	beq.n	80084e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80084da:	69ba      	ldr	r2, [r7, #24]
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	4313      	orrs	r3, r2
 80084e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084e2:	4a31      	ldr	r2, [pc, #196]	; (80085a8 <HAL_GPIO_Init+0x330>)
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80084e8:	4b2f      	ldr	r3, [pc, #188]	; (80085a8 <HAL_GPIO_Init+0x330>)
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	43db      	mvns	r3, r3
 80084f2:	69ba      	ldr	r2, [r7, #24]
 80084f4:	4013      	ands	r3, r2
 80084f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d003      	beq.n	800850c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008504:	69ba      	ldr	r2, [r7, #24]
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	4313      	orrs	r3, r2
 800850a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800850c:	4a26      	ldr	r2, [pc, #152]	; (80085a8 <HAL_GPIO_Init+0x330>)
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008512:	4b25      	ldr	r3, [pc, #148]	; (80085a8 <HAL_GPIO_Init+0x330>)
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	43db      	mvns	r3, r3
 800851c:	69ba      	ldr	r2, [r7, #24]
 800851e:	4013      	ands	r3, r2
 8008520:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800852a:	2b00      	cmp	r3, #0
 800852c:	d003      	beq.n	8008536 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800852e:	69ba      	ldr	r2, [r7, #24]
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	4313      	orrs	r3, r2
 8008534:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008536:	4a1c      	ldr	r2, [pc, #112]	; (80085a8 <HAL_GPIO_Init+0x330>)
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800853c:	4b1a      	ldr	r3, [pc, #104]	; (80085a8 <HAL_GPIO_Init+0x330>)
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	43db      	mvns	r3, r3
 8008546:	69ba      	ldr	r2, [r7, #24]
 8008548:	4013      	ands	r3, r2
 800854a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008554:	2b00      	cmp	r3, #0
 8008556:	d003      	beq.n	8008560 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008558:	69ba      	ldr	r2, [r7, #24]
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	4313      	orrs	r3, r2
 800855e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008560:	4a11      	ldr	r2, [pc, #68]	; (80085a8 <HAL_GPIO_Init+0x330>)
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	3301      	adds	r3, #1
 800856a:	61fb      	str	r3, [r7, #28]
 800856c:	69fb      	ldr	r3, [r7, #28]
 800856e:	2b0f      	cmp	r3, #15
 8008570:	f67f ae90 	bls.w	8008294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008574:	bf00      	nop
 8008576:	3724      	adds	r7, #36	; 0x24
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	40023800 	.word	0x40023800
 8008584:	40013800 	.word	0x40013800
 8008588:	40020000 	.word	0x40020000
 800858c:	40020400 	.word	0x40020400
 8008590:	40020800 	.word	0x40020800
 8008594:	40020c00 	.word	0x40020c00
 8008598:	40021000 	.word	0x40021000
 800859c:	40021400 	.word	0x40021400
 80085a0:	40021800 	.word	0x40021800
 80085a4:	40021c00 	.word	0x40021c00
 80085a8:	40013c00 	.word	0x40013c00

080085ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d101      	bne.n	80085be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80085ba:	2301      	movs	r3, #1
 80085bc:	e11f      	b.n	80087fe <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d106      	bne.n	80085d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7fb fa14 	bl	8003a00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2224      	movs	r2, #36	; 0x24
 80085dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f022 0201 	bic.w	r2, r2, #1
 80085ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681a      	ldr	r2, [r3, #0]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800860e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008610:	f001 fbb6 	bl	8009d80 <HAL_RCC_GetPCLK1Freq>
 8008614:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	4a7b      	ldr	r2, [pc, #492]	; (8008808 <HAL_I2C_Init+0x25c>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d807      	bhi.n	8008630 <HAL_I2C_Init+0x84>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	4a7a      	ldr	r2, [pc, #488]	; (800880c <HAL_I2C_Init+0x260>)
 8008624:	4293      	cmp	r3, r2
 8008626:	bf94      	ite	ls
 8008628:	2301      	movls	r3, #1
 800862a:	2300      	movhi	r3, #0
 800862c:	b2db      	uxtb	r3, r3
 800862e:	e006      	b.n	800863e <HAL_I2C_Init+0x92>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	4a77      	ldr	r2, [pc, #476]	; (8008810 <HAL_I2C_Init+0x264>)
 8008634:	4293      	cmp	r3, r2
 8008636:	bf94      	ite	ls
 8008638:	2301      	movls	r3, #1
 800863a:	2300      	movhi	r3, #0
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	d001      	beq.n	8008646 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e0db      	b.n	80087fe <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	4a72      	ldr	r2, [pc, #456]	; (8008814 <HAL_I2C_Init+0x268>)
 800864a:	fba2 2303 	umull	r2, r3, r2, r3
 800864e:	0c9b      	lsrs	r3, r3, #18
 8008650:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	68ba      	ldr	r2, [r7, #8]
 8008662:	430a      	orrs	r2, r1
 8008664:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	6a1b      	ldr	r3, [r3, #32]
 800866c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	4a64      	ldr	r2, [pc, #400]	; (8008808 <HAL_I2C_Init+0x25c>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d802      	bhi.n	8008680 <HAL_I2C_Init+0xd4>
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	3301      	adds	r3, #1
 800867e:	e009      	b.n	8008694 <HAL_I2C_Init+0xe8>
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008686:	fb02 f303 	mul.w	r3, r2, r3
 800868a:	4a63      	ldr	r2, [pc, #396]	; (8008818 <HAL_I2C_Init+0x26c>)
 800868c:	fba2 2303 	umull	r2, r3, r2, r3
 8008690:	099b      	lsrs	r3, r3, #6
 8008692:	3301      	adds	r3, #1
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	6812      	ldr	r2, [r2, #0]
 8008698:	430b      	orrs	r3, r1
 800869a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	69db      	ldr	r3, [r3, #28]
 80086a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80086a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	4956      	ldr	r1, [pc, #344]	; (8008808 <HAL_I2C_Init+0x25c>)
 80086b0:	428b      	cmp	r3, r1
 80086b2:	d80d      	bhi.n	80086d0 <HAL_I2C_Init+0x124>
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	1e59      	subs	r1, r3, #1
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	005b      	lsls	r3, r3, #1
 80086be:	fbb1 f3f3 	udiv	r3, r1, r3
 80086c2:	3301      	adds	r3, #1
 80086c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086c8:	2b04      	cmp	r3, #4
 80086ca:	bf38      	it	cc
 80086cc:	2304      	movcc	r3, #4
 80086ce:	e04f      	b.n	8008770 <HAL_I2C_Init+0x1c4>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d111      	bne.n	80086fc <HAL_I2C_Init+0x150>
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	1e58      	subs	r0, r3, #1
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6859      	ldr	r1, [r3, #4]
 80086e0:	460b      	mov	r3, r1
 80086e2:	005b      	lsls	r3, r3, #1
 80086e4:	440b      	add	r3, r1
 80086e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80086ea:	3301      	adds	r3, #1
 80086ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	bf0c      	ite	eq
 80086f4:	2301      	moveq	r3, #1
 80086f6:	2300      	movne	r3, #0
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	e012      	b.n	8008722 <HAL_I2C_Init+0x176>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	1e58      	subs	r0, r3, #1
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6859      	ldr	r1, [r3, #4]
 8008704:	460b      	mov	r3, r1
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	440b      	add	r3, r1
 800870a:	0099      	lsls	r1, r3, #2
 800870c:	440b      	add	r3, r1
 800870e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008712:	3301      	adds	r3, #1
 8008714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008718:	2b00      	cmp	r3, #0
 800871a:	bf0c      	ite	eq
 800871c:	2301      	moveq	r3, #1
 800871e:	2300      	movne	r3, #0
 8008720:	b2db      	uxtb	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d001      	beq.n	800872a <HAL_I2C_Init+0x17e>
 8008726:	2301      	movs	r3, #1
 8008728:	e022      	b.n	8008770 <HAL_I2C_Init+0x1c4>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10e      	bne.n	8008750 <HAL_I2C_Init+0x1a4>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	1e58      	subs	r0, r3, #1
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6859      	ldr	r1, [r3, #4]
 800873a:	460b      	mov	r3, r1
 800873c:	005b      	lsls	r3, r3, #1
 800873e:	440b      	add	r3, r1
 8008740:	fbb0 f3f3 	udiv	r3, r0, r3
 8008744:	3301      	adds	r3, #1
 8008746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800874a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800874e:	e00f      	b.n	8008770 <HAL_I2C_Init+0x1c4>
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	1e58      	subs	r0, r3, #1
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6859      	ldr	r1, [r3, #4]
 8008758:	460b      	mov	r3, r1
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	440b      	add	r3, r1
 800875e:	0099      	lsls	r1, r3, #2
 8008760:	440b      	add	r3, r1
 8008762:	fbb0 f3f3 	udiv	r3, r0, r3
 8008766:	3301      	adds	r3, #1
 8008768:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800876c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008770:	6879      	ldr	r1, [r7, #4]
 8008772:	6809      	ldr	r1, [r1, #0]
 8008774:	4313      	orrs	r3, r2
 8008776:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	69da      	ldr	r2, [r3, #28]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	431a      	orrs	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	430a      	orrs	r2, r1
 8008792:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800879e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80087a2:	687a      	ldr	r2, [r7, #4]
 80087a4:	6911      	ldr	r1, [r2, #16]
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	68d2      	ldr	r2, [r2, #12]
 80087aa:	4311      	orrs	r1, r2
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	6812      	ldr	r2, [r2, #0]
 80087b0:	430b      	orrs	r3, r1
 80087b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	695a      	ldr	r2, [r3, #20]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	699b      	ldr	r3, [r3, #24]
 80087c6:	431a      	orrs	r2, r3
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	430a      	orrs	r2, r1
 80087ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f042 0201 	orr.w	r2, r2, #1
 80087de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2220      	movs	r2, #32
 80087ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	000186a0 	.word	0x000186a0
 800880c:	001e847f 	.word	0x001e847f
 8008810:	003d08ff 	.word	0x003d08ff
 8008814:	431bde83 	.word	0x431bde83
 8008818:	10624dd3 	.word	0x10624dd3

0800881c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b088      	sub	sp, #32
 8008820:	af02      	add	r7, sp, #8
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	4608      	mov	r0, r1
 8008826:	4611      	mov	r1, r2
 8008828:	461a      	mov	r2, r3
 800882a:	4603      	mov	r3, r0
 800882c:	817b      	strh	r3, [r7, #10]
 800882e:	460b      	mov	r3, r1
 8008830:	813b      	strh	r3, [r7, #8]
 8008832:	4613      	mov	r3, r2
 8008834:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008836:	f7fe fc5b 	bl	80070f0 <HAL_GetTick>
 800883a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008842:	b2db      	uxtb	r3, r3
 8008844:	2b20      	cmp	r3, #32
 8008846:	f040 80d9 	bne.w	80089fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800884a:	697b      	ldr	r3, [r7, #20]
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	2319      	movs	r3, #25
 8008850:	2201      	movs	r2, #1
 8008852:	496d      	ldr	r1, [pc, #436]	; (8008a08 <HAL_I2C_Mem_Write+0x1ec>)
 8008854:	68f8      	ldr	r0, [r7, #12]
 8008856:	f000 fc7b 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d001      	beq.n	8008864 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008860:	2302      	movs	r3, #2
 8008862:	e0cc      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800886a:	2b01      	cmp	r3, #1
 800886c:	d101      	bne.n	8008872 <HAL_I2C_Mem_Write+0x56>
 800886e:	2302      	movs	r3, #2
 8008870:	e0c5      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b01      	cmp	r3, #1
 8008886:	d007      	beq.n	8008898 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f042 0201 	orr.w	r2, r2, #1
 8008896:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2221      	movs	r2, #33	; 0x21
 80088ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2240      	movs	r2, #64	; 0x40
 80088b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	2200      	movs	r2, #0
 80088bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6a3a      	ldr	r2, [r7, #32]
 80088c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80088c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088ce:	b29a      	uxth	r2, r3
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	4a4d      	ldr	r2, [pc, #308]	; (8008a0c <HAL_I2C_Mem_Write+0x1f0>)
 80088d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80088da:	88f8      	ldrh	r0, [r7, #6]
 80088dc:	893a      	ldrh	r2, [r7, #8]
 80088de:	8979      	ldrh	r1, [r7, #10]
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	4603      	mov	r3, r0
 80088ea:	68f8      	ldr	r0, [r7, #12]
 80088ec:	f000 fab6 	bl	8008e5c <I2C_RequestMemoryWrite>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d052      	beq.n	800899c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e081      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80088fa:	697a      	ldr	r2, [r7, #20]
 80088fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f000 fcfc 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d00d      	beq.n	8008926 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800890e:	2b04      	cmp	r3, #4
 8008910:	d107      	bne.n	8008922 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681a      	ldr	r2, [r3, #0]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008920:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e06b      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892a:	781a      	ldrb	r2, [r3, #0]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008936:	1c5a      	adds	r2, r3, #1
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008940:	3b01      	subs	r3, #1
 8008942:	b29a      	uxth	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800894c:	b29b      	uxth	r3, r3
 800894e:	3b01      	subs	r3, #1
 8008950:	b29a      	uxth	r2, r3
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	695b      	ldr	r3, [r3, #20]
 800895c:	f003 0304 	and.w	r3, r3, #4
 8008960:	2b04      	cmp	r3, #4
 8008962:	d11b      	bne.n	800899c <HAL_I2C_Mem_Write+0x180>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008968:	2b00      	cmp	r3, #0
 800896a:	d017      	beq.n	800899c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008970:	781a      	ldrb	r2, [r3, #0]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008986:	3b01      	subs	r3, #1
 8008988:	b29a      	uxth	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b29a      	uxth	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1aa      	bne.n	80088fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80089a4:	697a      	ldr	r2, [r7, #20]
 80089a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089a8:	68f8      	ldr	r0, [r7, #12]
 80089aa:	f000 fce8 	bl	800937e <I2C_WaitOnBTFFlagUntilTimeout>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d00d      	beq.n	80089d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089b8:	2b04      	cmp	r3, #4
 80089ba:	d107      	bne.n	80089cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e016      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2220      	movs	r2, #32
 80089e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80089f8:	2300      	movs	r3, #0
 80089fa:	e000      	b.n	80089fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80089fc:	2302      	movs	r3, #2
  }
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3718      	adds	r7, #24
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop
 8008a08:	00100002 	.word	0x00100002
 8008a0c:	ffff0000 	.word	0xffff0000

08008a10 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	; 0x30
 8008a14:	af02      	add	r7, sp, #8
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	4608      	mov	r0, r1
 8008a1a:	4611      	mov	r1, r2
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	4603      	mov	r3, r0
 8008a20:	817b      	strh	r3, [r7, #10]
 8008a22:	460b      	mov	r3, r1
 8008a24:	813b      	strh	r3, [r7, #8]
 8008a26:	4613      	mov	r3, r2
 8008a28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008a2a:	f7fe fb61 	bl	80070f0 <HAL_GetTick>
 8008a2e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b20      	cmp	r3, #32
 8008a3a:	f040 8208 	bne.w	8008e4e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a40:	9300      	str	r3, [sp, #0]
 8008a42:	2319      	movs	r3, #25
 8008a44:	2201      	movs	r2, #1
 8008a46:	497b      	ldr	r1, [pc, #492]	; (8008c34 <HAL_I2C_Mem_Read+0x224>)
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f000 fb81 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008a54:	2302      	movs	r3, #2
 8008a56:	e1fb      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d101      	bne.n	8008a66 <HAL_I2C_Mem_Read+0x56>
 8008a62:	2302      	movs	r3, #2
 8008a64:	e1f4      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d007      	beq.n	8008a8c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681a      	ldr	r2, [r3, #0]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f042 0201 	orr.w	r2, r2, #1
 8008a8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	2222      	movs	r2, #34	; 0x22
 8008aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2240      	movs	r2, #64	; 0x40
 8008aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ab6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008abc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ac2:	b29a      	uxth	r2, r3
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	4a5b      	ldr	r2, [pc, #364]	; (8008c38 <HAL_I2C_Mem_Read+0x228>)
 8008acc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008ace:	88f8      	ldrh	r0, [r7, #6]
 8008ad0:	893a      	ldrh	r2, [r7, #8]
 8008ad2:	8979      	ldrh	r1, [r7, #10]
 8008ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad6:	9301      	str	r3, [sp, #4]
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ada:	9300      	str	r3, [sp, #0]
 8008adc:	4603      	mov	r3, r0
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f000 fa50 	bl	8008f84 <I2C_RequestMemoryRead>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e1b0      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d113      	bne.n	8008b1e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008af6:	2300      	movs	r3, #0
 8008af8:	623b      	str	r3, [r7, #32]
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	695b      	ldr	r3, [r3, #20]
 8008b00:	623b      	str	r3, [r7, #32]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	699b      	ldr	r3, [r3, #24]
 8008b08:	623b      	str	r3, [r7, #32]
 8008b0a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b1a:	601a      	str	r2, [r3, #0]
 8008b1c:	e184      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d11b      	bne.n	8008b5e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b36:	2300      	movs	r3, #0
 8008b38:	61fb      	str	r3, [r7, #28]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	695b      	ldr	r3, [r3, #20]
 8008b40:	61fb      	str	r3, [r7, #28]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	699b      	ldr	r3, [r3, #24]
 8008b48:	61fb      	str	r3, [r7, #28]
 8008b4a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b5a:	601a      	str	r2, [r3, #0]
 8008b5c:	e164      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	d11b      	bne.n	8008b9e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b74:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b86:	2300      	movs	r3, #0
 8008b88:	61bb      	str	r3, [r7, #24]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	695b      	ldr	r3, [r3, #20]
 8008b90:	61bb      	str	r3, [r7, #24]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	699b      	ldr	r3, [r3, #24]
 8008b98:	61bb      	str	r3, [r7, #24]
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	e144      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	617b      	str	r3, [r7, #20]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	695b      	ldr	r3, [r3, #20]
 8008ba8:	617b      	str	r3, [r7, #20]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	699b      	ldr	r3, [r3, #24]
 8008bb0:	617b      	str	r3, [r7, #20]
 8008bb2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008bb4:	e138      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bba:	2b03      	cmp	r3, #3
 8008bbc:	f200 80f1 	bhi.w	8008da2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d123      	bne.n	8008c10 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008bc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f000 fc17 	bl	8009400 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d001      	beq.n	8008bdc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e139      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	691a      	ldr	r2, [r3, #16]
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be6:	b2d2      	uxtb	r2, r2
 8008be8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	1c5a      	adds	r2, r3, #1
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	3b01      	subs	r3, #1
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c0e:	e10b      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d14e      	bne.n	8008cb6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1a:	9300      	str	r3, [sp, #0]
 8008c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1e:	2200      	movs	r2, #0
 8008c20:	4906      	ldr	r1, [pc, #24]	; (8008c3c <HAL_I2C_Mem_Read+0x22c>)
 8008c22:	68f8      	ldr	r0, [r7, #12]
 8008c24:	f000 fa94 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d008      	beq.n	8008c40 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e10e      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
 8008c32:	bf00      	nop
 8008c34:	00100002 	.word	0x00100002
 8008c38:	ffff0000 	.word	0xffff0000
 8008c3c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	681a      	ldr	r2, [r3, #0]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691a      	ldr	r2, [r3, #16]
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5a:	b2d2      	uxtb	r2, r2
 8008c5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	1c5a      	adds	r2, r3, #1
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	b29a      	uxth	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	691a      	ldr	r2, [r3, #16]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8c:	b2d2      	uxtb	r2, r2
 8008c8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c94:	1c5a      	adds	r2, r3, #1
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	b29a      	uxth	r2, r3
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	3b01      	subs	r3, #1
 8008cae:	b29a      	uxth	r2, r3
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008cb4:	e0b8      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	4966      	ldr	r1, [pc, #408]	; (8008e58 <HAL_I2C_Mem_Read+0x448>)
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f000 fa45 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008ccc:	2301      	movs	r3, #1
 8008cce:	e0bf      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008cde:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	691a      	ldr	r2, [r3, #16]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cea:	b2d2      	uxtb	r2, r2
 8008cec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf2:	1c5a      	adds	r2, r3, #1
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	b29a      	uxth	r2, r3
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d18:	2200      	movs	r2, #0
 8008d1a:	494f      	ldr	r1, [pc, #316]	; (8008e58 <HAL_I2C_Mem_Read+0x448>)
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f000 fa17 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d001      	beq.n	8008d2c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e091      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	691a      	ldr	r2, [r3, #16]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d46:	b2d2      	uxtb	r2, r2
 8008d48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4e:	1c5a      	adds	r2, r3, #1
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	3b01      	subs	r3, #1
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	691a      	ldr	r2, [r3, #16]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d78:	b2d2      	uxtb	r2, r2
 8008d7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008da0:	e042      	b.n	8008e28 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008da6:	68f8      	ldr	r0, [r7, #12]
 8008da8:	f000 fb2a 	bl	8009400 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008dac:	4603      	mov	r3, r0
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e04c      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	691a      	ldr	r2, [r3, #16]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc0:	b2d2      	uxtb	r2, r2
 8008dc2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc8:	1c5a      	adds	r2, r3, #1
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dd2:	3b01      	subs	r3, #1
 8008dd4:	b29a      	uxth	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	3b01      	subs	r3, #1
 8008de2:	b29a      	uxth	r2, r3
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	695b      	ldr	r3, [r3, #20]
 8008dee:	f003 0304 	and.w	r3, r3, #4
 8008df2:	2b04      	cmp	r3, #4
 8008df4:	d118      	bne.n	8008e28 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	691a      	ldr	r2, [r3, #16]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e00:	b2d2      	uxtb	r2, r2
 8008e02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	3b01      	subs	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f47f aec2 	bne.w	8008bb6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2220      	movs	r2, #32
 8008e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	e000      	b.n	8008e50 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008e4e:	2302      	movs	r3, #2
  }
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3728      	adds	r7, #40	; 0x28
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	00010004 	.word	0x00010004

08008e5c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b088      	sub	sp, #32
 8008e60:	af02      	add	r7, sp, #8
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	4608      	mov	r0, r1
 8008e66:	4611      	mov	r1, r2
 8008e68:	461a      	mov	r2, r3
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	817b      	strh	r3, [r7, #10]
 8008e6e:	460b      	mov	r3, r1
 8008e70:	813b      	strh	r3, [r7, #8]
 8008e72:	4613      	mov	r3, r2
 8008e74:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008e84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	6a3b      	ldr	r3, [r7, #32]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008e92:	68f8      	ldr	r0, [r7, #12]
 8008e94:	f000 f95c 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00c      	beq.n	8008eb8 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d003      	beq.n	8008eb4 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008eb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008eb4:	2303      	movs	r3, #3
 8008eb6:	e05f      	b.n	8008f78 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008eb8:	897b      	ldrh	r3, [r7, #10]
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	461a      	mov	r2, r3
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008ec6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eca:	6a3a      	ldr	r2, [r7, #32]
 8008ecc:	492c      	ldr	r1, [pc, #176]	; (8008f80 <I2C_RequestMemoryWrite+0x124>)
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 f995 	bl	80091fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d001      	beq.n	8008ede <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8008eda:	2301      	movs	r3, #1
 8008edc:	e04c      	b.n	8008f78 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ede:	2300      	movs	r3, #0
 8008ee0:	617b      	str	r3, [r7, #20]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	617b      	str	r3, [r7, #20]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	699b      	ldr	r3, [r3, #24]
 8008ef0:	617b      	str	r3, [r7, #20]
 8008ef2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ef6:	6a39      	ldr	r1, [r7, #32]
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f000 f9ff 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00d      	beq.n	8008f20 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	d107      	bne.n	8008f1c <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f1a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e02b      	b.n	8008f78 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008f20:	88fb      	ldrh	r3, [r7, #6]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d105      	bne.n	8008f32 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008f26:	893b      	ldrh	r3, [r7, #8]
 8008f28:	b2da      	uxtb	r2, r3
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	611a      	str	r2, [r3, #16]
 8008f30:	e021      	b.n	8008f76 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008f32:	893b      	ldrh	r3, [r7, #8]
 8008f34:	0a1b      	lsrs	r3, r3, #8
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	b2da      	uxtb	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f42:	6a39      	ldr	r1, [r7, #32]
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f000 f9d9 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d00d      	beq.n	8008f6c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f54:	2b04      	cmp	r3, #4
 8008f56:	d107      	bne.n	8008f68 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f66:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008f68:	2301      	movs	r3, #1
 8008f6a:	e005      	b.n	8008f78 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008f6c:	893b      	ldrh	r3, [r7, #8]
 8008f6e:	b2da      	uxtb	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3718      	adds	r7, #24
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	00010002 	.word	0x00010002

08008f84 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af02      	add	r7, sp, #8
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	4611      	mov	r1, r2
 8008f90:	461a      	mov	r2, r3
 8008f92:	4603      	mov	r3, r0
 8008f94:	817b      	strh	r3, [r7, #10]
 8008f96:	460b      	mov	r3, r1
 8008f98:	813b      	strh	r3, [r7, #8]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008fac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008fbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc0:	9300      	str	r3, [sp, #0]
 8008fc2:	6a3b      	ldr	r3, [r7, #32]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008fca:	68f8      	ldr	r0, [r7, #12]
 8008fcc:	f000 f8c0 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00c      	beq.n	8008ff0 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d003      	beq.n	8008fec <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008fec:	2303      	movs	r3, #3
 8008fee:	e0a9      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ff0:	897b      	ldrh	r3, [r7, #10]
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	461a      	mov	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008ffe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009002:	6a3a      	ldr	r2, [r7, #32]
 8009004:	4951      	ldr	r1, [pc, #324]	; (800914c <I2C_RequestMemoryRead+0x1c8>)
 8009006:	68f8      	ldr	r0, [r7, #12]
 8009008:	f000 f8f9 	bl	80091fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8009012:	2301      	movs	r3, #1
 8009014:	e096      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009016:	2300      	movs	r3, #0
 8009018:	617b      	str	r3, [r7, #20]
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	695b      	ldr	r3, [r3, #20]
 8009020:	617b      	str	r3, [r7, #20]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	699b      	ldr	r3, [r3, #24]
 8009028:	617b      	str	r3, [r7, #20]
 800902a:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800902c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800902e:	6a39      	ldr	r1, [r7, #32]
 8009030:	68f8      	ldr	r0, [r7, #12]
 8009032:	f000 f963 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d00d      	beq.n	8009058 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009040:	2b04      	cmp	r3, #4
 8009042:	d107      	bne.n	8009054 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009052:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e075      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009058:	88fb      	ldrh	r3, [r7, #6]
 800905a:	2b01      	cmp	r3, #1
 800905c:	d105      	bne.n	800906a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800905e:	893b      	ldrh	r3, [r7, #8]
 8009060:	b2da      	uxtb	r2, r3
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	611a      	str	r2, [r3, #16]
 8009068:	e021      	b.n	80090ae <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800906a:	893b      	ldrh	r3, [r7, #8]
 800906c:	0a1b      	lsrs	r3, r3, #8
 800906e:	b29b      	uxth	r3, r3
 8009070:	b2da      	uxtb	r2, r3
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800907a:	6a39      	ldr	r1, [r7, #32]
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f000 f93d 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009082:	4603      	mov	r3, r0
 8009084:	2b00      	cmp	r3, #0
 8009086:	d00d      	beq.n	80090a4 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800908c:	2b04      	cmp	r3, #4
 800908e:	d107      	bne.n	80090a0 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800909e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	e04f      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80090a4:	893b      	ldrh	r3, [r7, #8]
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80090ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090b0:	6a39      	ldr	r1, [r7, #32]
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f000 f922 	bl	80092fc <I2C_WaitOnTXEFlagUntilTimeout>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00d      	beq.n	80090da <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090c2:	2b04      	cmp	r3, #4
 80090c4:	d107      	bne.n	80090d6 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e034      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80090ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f000 f82a 	bl	8009150 <I2C_WaitOnFlagUntilTimeout>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00c      	beq.n	800911c <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800910c:	2b00      	cmp	r3, #0
 800910e:	d003      	beq.n	8009118 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009116:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009118:	2303      	movs	r3, #3
 800911a:	e013      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800911c:	897b      	ldrh	r3, [r7, #10]
 800911e:	b2db      	uxtb	r3, r3
 8009120:	f043 0301 	orr.w	r3, r3, #1
 8009124:	b2da      	uxtb	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	6a3a      	ldr	r2, [r7, #32]
 8009130:	4906      	ldr	r1, [pc, #24]	; (800914c <I2C_RequestMemoryRead+0x1c8>)
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	f000 f863 	bl	80091fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009138:	4603      	mov	r3, r0
 800913a:	2b00      	cmp	r3, #0
 800913c:	d001      	beq.n	8009142 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e000      	b.n	8009144 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3718      	adds	r7, #24
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}
 800914c:	00010002 	.word	0x00010002

08009150 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	603b      	str	r3, [r7, #0]
 800915c:	4613      	mov	r3, r2
 800915e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009160:	e025      	b.n	80091ae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009168:	d021      	beq.n	80091ae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800916a:	f7fd ffc1 	bl	80070f0 <HAL_GetTick>
 800916e:	4602      	mov	r2, r0
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	1ad3      	subs	r3, r2, r3
 8009174:	683a      	ldr	r2, [r7, #0]
 8009176:	429a      	cmp	r2, r3
 8009178:	d302      	bcc.n	8009180 <I2C_WaitOnFlagUntilTimeout+0x30>
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d116      	bne.n	80091ae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2200      	movs	r2, #0
 8009184:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2220      	movs	r2, #32
 800918a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800919a:	f043 0220 	orr.w	r2, r3, #32
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e023      	b.n	80091f6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	0c1b      	lsrs	r3, r3, #16
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d10d      	bne.n	80091d4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	695b      	ldr	r3, [r3, #20]
 80091be:	43da      	mvns	r2, r3
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	4013      	ands	r3, r2
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	bf0c      	ite	eq
 80091ca:	2301      	moveq	r3, #1
 80091cc:	2300      	movne	r3, #0
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	461a      	mov	r2, r3
 80091d2:	e00c      	b.n	80091ee <I2C_WaitOnFlagUntilTimeout+0x9e>
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	699b      	ldr	r3, [r3, #24]
 80091da:	43da      	mvns	r2, r3
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	4013      	ands	r3, r2
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	bf0c      	ite	eq
 80091e6:	2301      	moveq	r3, #1
 80091e8:	2300      	movne	r3, #0
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	461a      	mov	r2, r3
 80091ee:	79fb      	ldrb	r3, [r7, #7]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d0b6      	beq.n	8009162 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3710      	adds	r7, #16
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b084      	sub	sp, #16
 8009202:	af00      	add	r7, sp, #0
 8009204:	60f8      	str	r0, [r7, #12]
 8009206:	60b9      	str	r1, [r7, #8]
 8009208:	607a      	str	r2, [r7, #4]
 800920a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800920c:	e051      	b.n	80092b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	695b      	ldr	r3, [r3, #20]
 8009214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800921c:	d123      	bne.n	8009266 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800922c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009236:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2200      	movs	r2, #0
 800923c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2220      	movs	r2, #32
 8009242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2200      	movs	r2, #0
 800924a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009252:	f043 0204 	orr.w	r2, r3, #4
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2200      	movs	r2, #0
 800925e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009262:	2301      	movs	r3, #1
 8009264:	e046      	b.n	80092f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800926c:	d021      	beq.n	80092b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800926e:	f7fd ff3f 	bl	80070f0 <HAL_GetTick>
 8009272:	4602      	mov	r2, r0
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	1ad3      	subs	r3, r2, r3
 8009278:	687a      	ldr	r2, [r7, #4]
 800927a:	429a      	cmp	r2, r3
 800927c:	d302      	bcc.n	8009284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d116      	bne.n	80092b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2220      	movs	r2, #32
 800928e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800929e:	f043 0220 	orr.w	r2, r3, #32
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e020      	b.n	80092f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	0c1b      	lsrs	r3, r3, #16
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d10c      	bne.n	80092d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	43da      	mvns	r2, r3
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	4013      	ands	r3, r2
 80092c8:	b29b      	uxth	r3, r3
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	bf14      	ite	ne
 80092ce:	2301      	movne	r3, #1
 80092d0:	2300      	moveq	r3, #0
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	e00b      	b.n	80092ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	43da      	mvns	r2, r3
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	4013      	ands	r3, r2
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	bf14      	ite	ne
 80092e8:	2301      	movne	r3, #1
 80092ea:	2300      	moveq	r3, #0
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d18d      	bne.n	800920e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80092f2:	2300      	movs	r3, #0
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b084      	sub	sp, #16
 8009300:	af00      	add	r7, sp, #0
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009308:	e02d      	b.n	8009366 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800930a:	68f8      	ldr	r0, [r7, #12]
 800930c:	f000 f8ce 	bl	80094ac <I2C_IsAcknowledgeFailed>
 8009310:	4603      	mov	r3, r0
 8009312:	2b00      	cmp	r3, #0
 8009314:	d001      	beq.n	800931a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	e02d      	b.n	8009376 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009320:	d021      	beq.n	8009366 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009322:	f7fd fee5 	bl	80070f0 <HAL_GetTick>
 8009326:	4602      	mov	r2, r0
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	1ad3      	subs	r3, r2, r3
 800932c:	68ba      	ldr	r2, [r7, #8]
 800932e:	429a      	cmp	r2, r3
 8009330:	d302      	bcc.n	8009338 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d116      	bne.n	8009366 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2200      	movs	r2, #0
 800933c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2220      	movs	r2, #32
 8009342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	f043 0220 	orr.w	r2, r3, #32
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	e007      	b.n	8009376 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	695b      	ldr	r3, [r3, #20]
 800936c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009370:	2b80      	cmp	r3, #128	; 0x80
 8009372:	d1ca      	bne.n	800930a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009374:	2300      	movs	r3, #0
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}

0800937e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b084      	sub	sp, #16
 8009382:	af00      	add	r7, sp, #0
 8009384:	60f8      	str	r0, [r7, #12]
 8009386:	60b9      	str	r1, [r7, #8]
 8009388:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800938a:	e02d      	b.n	80093e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f000 f88d 	bl	80094ac <I2C_IsAcknowledgeFailed>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d001      	beq.n	800939c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e02d      	b.n	80093f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093a2:	d021      	beq.n	80093e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093a4:	f7fd fea4 	bl	80070f0 <HAL_GetTick>
 80093a8:	4602      	mov	r2, r0
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d302      	bcc.n	80093ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d116      	bne.n	80093e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	2220      	movs	r2, #32
 80093c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d4:	f043 0220 	orr.w	r2, r3, #32
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2200      	movs	r2, #0
 80093e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80093e4:	2301      	movs	r3, #1
 80093e6:	e007      	b.n	80093f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	f003 0304 	and.w	r3, r3, #4
 80093f2:	2b04      	cmp	r3, #4
 80093f4:	d1ca      	bne.n	800938c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80093f6:	2300      	movs	r3, #0
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	60f8      	str	r0, [r7, #12]
 8009408:	60b9      	str	r1, [r7, #8]
 800940a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800940c:	e042      	b.n	8009494 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	695b      	ldr	r3, [r3, #20]
 8009414:	f003 0310 	and.w	r3, r3, #16
 8009418:	2b10      	cmp	r3, #16
 800941a:	d119      	bne.n	8009450 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f06f 0210 	mvn.w	r2, #16
 8009424:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2200      	movs	r2, #0
 800942a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2220      	movs	r2, #32
 8009430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	e029      	b.n	80094a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009450:	f7fd fe4e 	bl	80070f0 <HAL_GetTick>
 8009454:	4602      	mov	r2, r0
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	1ad3      	subs	r3, r2, r3
 800945a:	68ba      	ldr	r2, [r7, #8]
 800945c:	429a      	cmp	r2, r3
 800945e:	d302      	bcc.n	8009466 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d116      	bne.n	8009494 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2220      	movs	r2, #32
 8009470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2200      	movs	r2, #0
 8009478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009480:	f043 0220 	orr.w	r2, r3, #32
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	e007      	b.n	80094a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800949e:	2b40      	cmp	r3, #64	; 0x40
 80094a0:	d1b5      	bne.n	800940e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80094a2:	2300      	movs	r3, #0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3710      	adds	r7, #16
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	695b      	ldr	r3, [r3, #20]
 80094ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094c2:	d11b      	bne.n	80094fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80094cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2220      	movs	r2, #32
 80094d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2200      	movs	r2, #0
 80094e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094e8:	f043 0204 	orr.w	r2, r3, #4
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2200      	movs	r2, #0
 80094f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80094f8:	2301      	movs	r3, #1
 80094fa:	e000      	b.n	80094fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
	...

0800950c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d101      	bne.n	800951e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800951a:	2301      	movs	r3, #1
 800951c:	e25b      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f003 0301 	and.w	r3, r3, #1
 8009526:	2b00      	cmp	r3, #0
 8009528:	d075      	beq.n	8009616 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800952a:	4ba3      	ldr	r3, [pc, #652]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	f003 030c 	and.w	r3, r3, #12
 8009532:	2b04      	cmp	r3, #4
 8009534:	d00c      	beq.n	8009550 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009536:	4ba0      	ldr	r3, [pc, #640]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800953e:	2b08      	cmp	r3, #8
 8009540:	d112      	bne.n	8009568 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009542:	4b9d      	ldr	r3, [pc, #628]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800954a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800954e:	d10b      	bne.n	8009568 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009550:	4b99      	ldr	r3, [pc, #612]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009558:	2b00      	cmp	r3, #0
 800955a:	d05b      	beq.n	8009614 <HAL_RCC_OscConfig+0x108>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d157      	bne.n	8009614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009564:	2301      	movs	r3, #1
 8009566:	e236      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	685b      	ldr	r3, [r3, #4]
 800956c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009570:	d106      	bne.n	8009580 <HAL_RCC_OscConfig+0x74>
 8009572:	4b91      	ldr	r3, [pc, #580]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4a90      	ldr	r2, [pc, #576]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800957c:	6013      	str	r3, [r2, #0]
 800957e:	e01d      	b.n	80095bc <HAL_RCC_OscConfig+0xb0>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	685b      	ldr	r3, [r3, #4]
 8009584:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009588:	d10c      	bne.n	80095a4 <HAL_RCC_OscConfig+0x98>
 800958a:	4b8b      	ldr	r3, [pc, #556]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a8a      	ldr	r2, [pc, #552]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009594:	6013      	str	r3, [r2, #0]
 8009596:	4b88      	ldr	r3, [pc, #544]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a87      	ldr	r2, [pc, #540]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800959c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80095a0:	6013      	str	r3, [r2, #0]
 80095a2:	e00b      	b.n	80095bc <HAL_RCC_OscConfig+0xb0>
 80095a4:	4b84      	ldr	r3, [pc, #528]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a83      	ldr	r2, [pc, #524]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80095aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095ae:	6013      	str	r3, [r2, #0]
 80095b0:	4b81      	ldr	r3, [pc, #516]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4a80      	ldr	r2, [pc, #512]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80095b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80095ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d013      	beq.n	80095ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095c4:	f7fd fd94 	bl	80070f0 <HAL_GetTick>
 80095c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095ca:	e008      	b.n	80095de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80095cc:	f7fd fd90 	bl	80070f0 <HAL_GetTick>
 80095d0:	4602      	mov	r2, r0
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	2b64      	cmp	r3, #100	; 0x64
 80095d8:	d901      	bls.n	80095de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80095da:	2303      	movs	r3, #3
 80095dc:	e1fb      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80095de:	4b76      	ldr	r3, [pc, #472]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d0f0      	beq.n	80095cc <HAL_RCC_OscConfig+0xc0>
 80095ea:	e014      	b.n	8009616 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095ec:	f7fd fd80 	bl	80070f0 <HAL_GetTick>
 80095f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80095f2:	e008      	b.n	8009606 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80095f4:	f7fd fd7c 	bl	80070f0 <HAL_GetTick>
 80095f8:	4602      	mov	r2, r0
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	2b64      	cmp	r3, #100	; 0x64
 8009600:	d901      	bls.n	8009606 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009602:	2303      	movs	r3, #3
 8009604:	e1e7      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009606:	4b6c      	ldr	r3, [pc, #432]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1f0      	bne.n	80095f4 <HAL_RCC_OscConfig+0xe8>
 8009612:	e000      	b.n	8009616 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009614:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f003 0302 	and.w	r3, r3, #2
 800961e:	2b00      	cmp	r3, #0
 8009620:	d063      	beq.n	80096ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009622:	4b65      	ldr	r3, [pc, #404]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	f003 030c 	and.w	r3, r3, #12
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00b      	beq.n	8009646 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800962e:	4b62      	ldr	r3, [pc, #392]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009636:	2b08      	cmp	r3, #8
 8009638:	d11c      	bne.n	8009674 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800963a:	4b5f      	ldr	r3, [pc, #380]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800963c:	685b      	ldr	r3, [r3, #4]
 800963e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009642:	2b00      	cmp	r3, #0
 8009644:	d116      	bne.n	8009674 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009646:	4b5c      	ldr	r3, [pc, #368]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	2b00      	cmp	r3, #0
 8009650:	d005      	beq.n	800965e <HAL_RCC_OscConfig+0x152>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d001      	beq.n	800965e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	e1bb      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800965e:	4b56      	ldr	r3, [pc, #344]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	00db      	lsls	r3, r3, #3
 800966c:	4952      	ldr	r1, [pc, #328]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800966e:	4313      	orrs	r3, r2
 8009670:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009672:	e03a      	b.n	80096ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d020      	beq.n	80096be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800967c:	4b4f      	ldr	r3, [pc, #316]	; (80097bc <HAL_RCC_OscConfig+0x2b0>)
 800967e:	2201      	movs	r2, #1
 8009680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009682:	f7fd fd35 	bl	80070f0 <HAL_GetTick>
 8009686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009688:	e008      	b.n	800969c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800968a:	f7fd fd31 	bl	80070f0 <HAL_GetTick>
 800968e:	4602      	mov	r2, r0
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	1ad3      	subs	r3, r2, r3
 8009694:	2b02      	cmp	r3, #2
 8009696:	d901      	bls.n	800969c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009698:	2303      	movs	r3, #3
 800969a:	e19c      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800969c:	4b46      	ldr	r3, [pc, #280]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 0302 	and.w	r3, r3, #2
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d0f0      	beq.n	800968a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80096a8:	4b43      	ldr	r3, [pc, #268]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	691b      	ldr	r3, [r3, #16]
 80096b4:	00db      	lsls	r3, r3, #3
 80096b6:	4940      	ldr	r1, [pc, #256]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80096b8:	4313      	orrs	r3, r2
 80096ba:	600b      	str	r3, [r1, #0]
 80096bc:	e015      	b.n	80096ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80096be:	4b3f      	ldr	r3, [pc, #252]	; (80097bc <HAL_RCC_OscConfig+0x2b0>)
 80096c0:	2200      	movs	r2, #0
 80096c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096c4:	f7fd fd14 	bl	80070f0 <HAL_GetTick>
 80096c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096ca:	e008      	b.n	80096de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80096cc:	f7fd fd10 	bl	80070f0 <HAL_GetTick>
 80096d0:	4602      	mov	r2, r0
 80096d2:	693b      	ldr	r3, [r7, #16]
 80096d4:	1ad3      	subs	r3, r2, r3
 80096d6:	2b02      	cmp	r3, #2
 80096d8:	d901      	bls.n	80096de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e17b      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80096de:	4b36      	ldr	r3, [pc, #216]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f003 0302 	and.w	r3, r3, #2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d1f0      	bne.n	80096cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 0308 	and.w	r3, r3, #8
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d030      	beq.n	8009758 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d016      	beq.n	800972c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096fe:	4b30      	ldr	r3, [pc, #192]	; (80097c0 <HAL_RCC_OscConfig+0x2b4>)
 8009700:	2201      	movs	r2, #1
 8009702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009704:	f7fd fcf4 	bl	80070f0 <HAL_GetTick>
 8009708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800970a:	e008      	b.n	800971e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800970c:	f7fd fcf0 	bl	80070f0 <HAL_GetTick>
 8009710:	4602      	mov	r2, r0
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	2b02      	cmp	r3, #2
 8009718:	d901      	bls.n	800971e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800971a:	2303      	movs	r3, #3
 800971c:	e15b      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800971e:	4b26      	ldr	r3, [pc, #152]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009722:	f003 0302 	and.w	r3, r3, #2
 8009726:	2b00      	cmp	r3, #0
 8009728:	d0f0      	beq.n	800970c <HAL_RCC_OscConfig+0x200>
 800972a:	e015      	b.n	8009758 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800972c:	4b24      	ldr	r3, [pc, #144]	; (80097c0 <HAL_RCC_OscConfig+0x2b4>)
 800972e:	2200      	movs	r2, #0
 8009730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009732:	f7fd fcdd 	bl	80070f0 <HAL_GetTick>
 8009736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009738:	e008      	b.n	800974c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800973a:	f7fd fcd9 	bl	80070f0 <HAL_GetTick>
 800973e:	4602      	mov	r2, r0
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	1ad3      	subs	r3, r2, r3
 8009744:	2b02      	cmp	r3, #2
 8009746:	d901      	bls.n	800974c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009748:	2303      	movs	r3, #3
 800974a:	e144      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800974c:	4b1a      	ldr	r3, [pc, #104]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800974e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009750:	f003 0302 	and.w	r3, r3, #2
 8009754:	2b00      	cmp	r3, #0
 8009756:	d1f0      	bne.n	800973a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f003 0304 	and.w	r3, r3, #4
 8009760:	2b00      	cmp	r3, #0
 8009762:	f000 80a0 	beq.w	80098a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009766:	2300      	movs	r3, #0
 8009768:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800976a:	4b13      	ldr	r3, [pc, #76]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800976c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800976e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d10f      	bne.n	8009796 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009776:	2300      	movs	r3, #0
 8009778:	60bb      	str	r3, [r7, #8]
 800977a:	4b0f      	ldr	r3, [pc, #60]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 800977c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800977e:	4a0e      	ldr	r2, [pc, #56]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009784:	6413      	str	r3, [r2, #64]	; 0x40
 8009786:	4b0c      	ldr	r3, [pc, #48]	; (80097b8 <HAL_RCC_OscConfig+0x2ac>)
 8009788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800978a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800978e:	60bb      	str	r3, [r7, #8]
 8009790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009792:	2301      	movs	r3, #1
 8009794:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009796:	4b0b      	ldr	r3, [pc, #44]	; (80097c4 <HAL_RCC_OscConfig+0x2b8>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d121      	bne.n	80097e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80097a2:	4b08      	ldr	r3, [pc, #32]	; (80097c4 <HAL_RCC_OscConfig+0x2b8>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a07      	ldr	r2, [pc, #28]	; (80097c4 <HAL_RCC_OscConfig+0x2b8>)
 80097a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80097ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80097ae:	f7fd fc9f 	bl	80070f0 <HAL_GetTick>
 80097b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097b4:	e011      	b.n	80097da <HAL_RCC_OscConfig+0x2ce>
 80097b6:	bf00      	nop
 80097b8:	40023800 	.word	0x40023800
 80097bc:	42470000 	.word	0x42470000
 80097c0:	42470e80 	.word	0x42470e80
 80097c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097c8:	f7fd fc92 	bl	80070f0 <HAL_GetTick>
 80097cc:	4602      	mov	r2, r0
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	1ad3      	subs	r3, r2, r3
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d901      	bls.n	80097da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e0fd      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80097da:	4b81      	ldr	r3, [pc, #516]	; (80099e0 <HAL_RCC_OscConfig+0x4d4>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d0f0      	beq.n	80097c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d106      	bne.n	80097fc <HAL_RCC_OscConfig+0x2f0>
 80097ee:	4b7d      	ldr	r3, [pc, #500]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 80097f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80097f2:	4a7c      	ldr	r2, [pc, #496]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 80097f4:	f043 0301 	orr.w	r3, r3, #1
 80097f8:	6713      	str	r3, [r2, #112]	; 0x70
 80097fa:	e01c      	b.n	8009836 <HAL_RCC_OscConfig+0x32a>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	2b05      	cmp	r3, #5
 8009802:	d10c      	bne.n	800981e <HAL_RCC_OscConfig+0x312>
 8009804:	4b77      	ldr	r3, [pc, #476]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009808:	4a76      	ldr	r2, [pc, #472]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800980a:	f043 0304 	orr.w	r3, r3, #4
 800980e:	6713      	str	r3, [r2, #112]	; 0x70
 8009810:	4b74      	ldr	r3, [pc, #464]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009814:	4a73      	ldr	r2, [pc, #460]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009816:	f043 0301 	orr.w	r3, r3, #1
 800981a:	6713      	str	r3, [r2, #112]	; 0x70
 800981c:	e00b      	b.n	8009836 <HAL_RCC_OscConfig+0x32a>
 800981e:	4b71      	ldr	r3, [pc, #452]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009822:	4a70      	ldr	r2, [pc, #448]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009824:	f023 0301 	bic.w	r3, r3, #1
 8009828:	6713      	str	r3, [r2, #112]	; 0x70
 800982a:	4b6e      	ldr	r3, [pc, #440]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800982c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800982e:	4a6d      	ldr	r2, [pc, #436]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009830:	f023 0304 	bic.w	r3, r3, #4
 8009834:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d015      	beq.n	800986a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800983e:	f7fd fc57 	bl	80070f0 <HAL_GetTick>
 8009842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009844:	e00a      	b.n	800985c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009846:	f7fd fc53 	bl	80070f0 <HAL_GetTick>
 800984a:	4602      	mov	r2, r0
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	1ad3      	subs	r3, r2, r3
 8009850:	f241 3288 	movw	r2, #5000	; 0x1388
 8009854:	4293      	cmp	r3, r2
 8009856:	d901      	bls.n	800985c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009858:	2303      	movs	r3, #3
 800985a:	e0bc      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800985c:	4b61      	ldr	r3, [pc, #388]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800985e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009860:	f003 0302 	and.w	r3, r3, #2
 8009864:	2b00      	cmp	r3, #0
 8009866:	d0ee      	beq.n	8009846 <HAL_RCC_OscConfig+0x33a>
 8009868:	e014      	b.n	8009894 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800986a:	f7fd fc41 	bl	80070f0 <HAL_GetTick>
 800986e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009870:	e00a      	b.n	8009888 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009872:	f7fd fc3d 	bl	80070f0 <HAL_GetTick>
 8009876:	4602      	mov	r2, r0
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	1ad3      	subs	r3, r2, r3
 800987c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009880:	4293      	cmp	r3, r2
 8009882:	d901      	bls.n	8009888 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e0a6      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009888:	4b56      	ldr	r3, [pc, #344]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800988a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800988c:	f003 0302 	and.w	r3, r3, #2
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1ee      	bne.n	8009872 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009894:	7dfb      	ldrb	r3, [r7, #23]
 8009896:	2b01      	cmp	r3, #1
 8009898:	d105      	bne.n	80098a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800989a:	4b52      	ldr	r3, [pc, #328]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800989c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800989e:	4a51      	ldr	r2, [pc, #324]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 80098a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	699b      	ldr	r3, [r3, #24]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	f000 8092 	beq.w	80099d4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80098b0:	4b4c      	ldr	r3, [pc, #304]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	f003 030c 	and.w	r3, r3, #12
 80098b8:	2b08      	cmp	r3, #8
 80098ba:	d05c      	beq.n	8009976 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	699b      	ldr	r3, [r3, #24]
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d141      	bne.n	8009948 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098c4:	4b48      	ldr	r3, [pc, #288]	; (80099e8 <HAL_RCC_OscConfig+0x4dc>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80098ca:	f7fd fc11 	bl	80070f0 <HAL_GetTick>
 80098ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098d0:	e008      	b.n	80098e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80098d2:	f7fd fc0d 	bl	80070f0 <HAL_GetTick>
 80098d6:	4602      	mov	r2, r0
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	1ad3      	subs	r3, r2, r3
 80098dc:	2b02      	cmp	r3, #2
 80098de:	d901      	bls.n	80098e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80098e0:	2303      	movs	r3, #3
 80098e2:	e078      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80098e4:	4b3f      	ldr	r3, [pc, #252]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d1f0      	bne.n	80098d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	69da      	ldr	r2, [r3, #28]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	431a      	orrs	r2, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fe:	019b      	lsls	r3, r3, #6
 8009900:	431a      	orrs	r2, r3
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009906:	085b      	lsrs	r3, r3, #1
 8009908:	3b01      	subs	r3, #1
 800990a:	041b      	lsls	r3, r3, #16
 800990c:	431a      	orrs	r2, r3
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009912:	061b      	lsls	r3, r3, #24
 8009914:	4933      	ldr	r1, [pc, #204]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009916:	4313      	orrs	r3, r2
 8009918:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800991a:	4b33      	ldr	r3, [pc, #204]	; (80099e8 <HAL_RCC_OscConfig+0x4dc>)
 800991c:	2201      	movs	r2, #1
 800991e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009920:	f7fd fbe6 	bl	80070f0 <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009926:	e008      	b.n	800993a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009928:	f7fd fbe2 	bl	80070f0 <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b02      	cmp	r3, #2
 8009934:	d901      	bls.n	800993a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e04d      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800993a:	4b2a      	ldr	r3, [pc, #168]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0f0      	beq.n	8009928 <HAL_RCC_OscConfig+0x41c>
 8009946:	e045      	b.n	80099d4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009948:	4b27      	ldr	r3, [pc, #156]	; (80099e8 <HAL_RCC_OscConfig+0x4dc>)
 800994a:	2200      	movs	r2, #0
 800994c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800994e:	f7fd fbcf 	bl	80070f0 <HAL_GetTick>
 8009952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009954:	e008      	b.n	8009968 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009956:	f7fd fbcb 	bl	80070f0 <HAL_GetTick>
 800995a:	4602      	mov	r2, r0
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	1ad3      	subs	r3, r2, r3
 8009960:	2b02      	cmp	r3, #2
 8009962:	d901      	bls.n	8009968 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e036      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009968:	4b1e      	ldr	r3, [pc, #120]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1f0      	bne.n	8009956 <HAL_RCC_OscConfig+0x44a>
 8009974:	e02e      	b.n	80099d4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	699b      	ldr	r3, [r3, #24]
 800997a:	2b01      	cmp	r3, #1
 800997c:	d101      	bne.n	8009982 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	e029      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009982:	4b18      	ldr	r3, [pc, #96]	; (80099e4 <HAL_RCC_OscConfig+0x4d8>)
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	429a      	cmp	r2, r3
 8009994:	d11c      	bne.n	80099d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d115      	bne.n	80099d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80099a4:	68fa      	ldr	r2, [r7, #12]
 80099a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80099aa:	4013      	ands	r3, r2
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d10d      	bne.n	80099d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80099be:	429a      	cmp	r2, r3
 80099c0:	d106      	bne.n	80099d0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80099cc:	429a      	cmp	r2, r3
 80099ce:	d001      	beq.n	80099d4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	e000      	b.n	80099d6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80099d4:	2300      	movs	r3, #0
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3718      	adds	r7, #24
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	40007000 	.word	0x40007000
 80099e4:	40023800 	.word	0x40023800
 80099e8:	42470060 	.word	0x42470060

080099ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b084      	sub	sp, #16
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d101      	bne.n	8009a00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80099fc:	2301      	movs	r3, #1
 80099fe:	e0cc      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009a00:	4b68      	ldr	r3, [pc, #416]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f003 030f 	and.w	r3, r3, #15
 8009a08:	683a      	ldr	r2, [r7, #0]
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d90c      	bls.n	8009a28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a0e:	4b65      	ldr	r3, [pc, #404]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	b2d2      	uxtb	r2, r2
 8009a14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a16:	4b63      	ldr	r3, [pc, #396]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f003 030f 	and.w	r3, r3, #15
 8009a1e:	683a      	ldr	r2, [r7, #0]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d001      	beq.n	8009a28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009a24:	2301      	movs	r3, #1
 8009a26:	e0b8      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 0302 	and.w	r3, r3, #2
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d020      	beq.n	8009a76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 0304 	and.w	r3, r3, #4
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d005      	beq.n	8009a4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009a40:	4b59      	ldr	r3, [pc, #356]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	4a58      	ldr	r2, [pc, #352]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009a4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 0308 	and.w	r3, r3, #8
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d005      	beq.n	8009a64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009a58:	4b53      	ldr	r3, [pc, #332]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	4a52      	ldr	r2, [pc, #328]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009a62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a64:	4b50      	ldr	r3, [pc, #320]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	494d      	ldr	r1, [pc, #308]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a72:	4313      	orrs	r3, r2
 8009a74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	f003 0301 	and.w	r3, r3, #1
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d044      	beq.n	8009b0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	2b01      	cmp	r3, #1
 8009a88:	d107      	bne.n	8009a9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a8a:	4b47      	ldr	r3, [pc, #284]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d119      	bne.n	8009aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009a96:	2301      	movs	r3, #1
 8009a98:	e07f      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	2b02      	cmp	r3, #2
 8009aa0:	d003      	beq.n	8009aaa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009aa6:	2b03      	cmp	r3, #3
 8009aa8:	d107      	bne.n	8009aba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009aaa:	4b3f      	ldr	r3, [pc, #252]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d109      	bne.n	8009aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e06f      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009aba:	4b3b      	ldr	r3, [pc, #236]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0302 	and.w	r3, r3, #2
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d101      	bne.n	8009aca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e067      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009aca:	4b37      	ldr	r3, [pc, #220]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	f023 0203 	bic.w	r2, r3, #3
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	4934      	ldr	r1, [pc, #208]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009adc:	f7fd fb08 	bl	80070f0 <HAL_GetTick>
 8009ae0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009ae2:	e00a      	b.n	8009afa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009ae4:	f7fd fb04 	bl	80070f0 <HAL_GetTick>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d901      	bls.n	8009afa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e04f      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009afa:	4b2b      	ldr	r3, [pc, #172]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009afc:	689b      	ldr	r3, [r3, #8]
 8009afe:	f003 020c 	and.w	r2, r3, #12
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	009b      	lsls	r3, r3, #2
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d1eb      	bne.n	8009ae4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009b0c:	4b25      	ldr	r3, [pc, #148]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 030f 	and.w	r3, r3, #15
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d20c      	bcs.n	8009b34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b1a:	4b22      	ldr	r3, [pc, #136]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009b1c:	683a      	ldr	r2, [r7, #0]
 8009b1e:	b2d2      	uxtb	r2, r2
 8009b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b22:	4b20      	ldr	r3, [pc, #128]	; (8009ba4 <HAL_RCC_ClockConfig+0x1b8>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f003 030f 	and.w	r3, r3, #15
 8009b2a:	683a      	ldr	r2, [r7, #0]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d001      	beq.n	8009b34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e032      	b.n	8009b9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 0304 	and.w	r3, r3, #4
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d008      	beq.n	8009b52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009b40:	4b19      	ldr	r3, [pc, #100]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009b42:	689b      	ldr	r3, [r3, #8]
 8009b44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	68db      	ldr	r3, [r3, #12]
 8009b4c:	4916      	ldr	r1, [pc, #88]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f003 0308 	and.w	r3, r3, #8
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d009      	beq.n	8009b72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009b5e:	4b12      	ldr	r3, [pc, #72]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009b60:	689b      	ldr	r3, [r3, #8]
 8009b62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	00db      	lsls	r3, r3, #3
 8009b6c:	490e      	ldr	r1, [pc, #56]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009b72:	f000 f821 	bl	8009bb8 <HAL_RCC_GetSysClockFreq>
 8009b76:	4601      	mov	r1, r0
 8009b78:	4b0b      	ldr	r3, [pc, #44]	; (8009ba8 <HAL_RCC_ClockConfig+0x1bc>)
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	091b      	lsrs	r3, r3, #4
 8009b7e:	f003 030f 	and.w	r3, r3, #15
 8009b82:	4a0a      	ldr	r2, [pc, #40]	; (8009bac <HAL_RCC_ClockConfig+0x1c0>)
 8009b84:	5cd3      	ldrb	r3, [r2, r3]
 8009b86:	fa21 f303 	lsr.w	r3, r1, r3
 8009b8a:	4a09      	ldr	r2, [pc, #36]	; (8009bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8009b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009b8e:	4b09      	ldr	r3, [pc, #36]	; (8009bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fd fa68 	bl	8007068 <HAL_InitTick>

  return HAL_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3710      	adds	r7, #16
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	40023c00 	.word	0x40023c00
 8009ba8:	40023800 	.word	0x40023800
 8009bac:	0800f8f4 	.word	0x0800f8f4
 8009bb0:	20000004 	.word	0x20000004
 8009bb4:	20000008 	.word	0x20000008

08009bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bba:	b085      	sub	sp, #20
 8009bbc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	607b      	str	r3, [r7, #4]
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	60fb      	str	r3, [r7, #12]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009bce:	4b63      	ldr	r3, [pc, #396]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	f003 030c 	and.w	r3, r3, #12
 8009bd6:	2b04      	cmp	r3, #4
 8009bd8:	d007      	beq.n	8009bea <HAL_RCC_GetSysClockFreq+0x32>
 8009bda:	2b08      	cmp	r3, #8
 8009bdc:	d008      	beq.n	8009bf0 <HAL_RCC_GetSysClockFreq+0x38>
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f040 80b4 	bne.w	8009d4c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009be4:	4b5e      	ldr	r3, [pc, #376]	; (8009d60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009be6:	60bb      	str	r3, [r7, #8]
       break;
 8009be8:	e0b3      	b.n	8009d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009bea:	4b5e      	ldr	r3, [pc, #376]	; (8009d64 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8009bec:	60bb      	str	r3, [r7, #8]
      break;
 8009bee:	e0b0      	b.n	8009d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009bf0:	4b5a      	ldr	r3, [pc, #360]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009bf8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009bfa:	4b58      	ldr	r3, [pc, #352]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d04a      	beq.n	8009c9c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c06:	4b55      	ldr	r3, [pc, #340]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	099b      	lsrs	r3, r3, #6
 8009c0c:	f04f 0400 	mov.w	r4, #0
 8009c10:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009c14:	f04f 0200 	mov.w	r2, #0
 8009c18:	ea03 0501 	and.w	r5, r3, r1
 8009c1c:	ea04 0602 	and.w	r6, r4, r2
 8009c20:	4629      	mov	r1, r5
 8009c22:	4632      	mov	r2, r6
 8009c24:	f04f 0300 	mov.w	r3, #0
 8009c28:	f04f 0400 	mov.w	r4, #0
 8009c2c:	0154      	lsls	r4, r2, #5
 8009c2e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009c32:	014b      	lsls	r3, r1, #5
 8009c34:	4619      	mov	r1, r3
 8009c36:	4622      	mov	r2, r4
 8009c38:	1b49      	subs	r1, r1, r5
 8009c3a:	eb62 0206 	sbc.w	r2, r2, r6
 8009c3e:	f04f 0300 	mov.w	r3, #0
 8009c42:	f04f 0400 	mov.w	r4, #0
 8009c46:	0194      	lsls	r4, r2, #6
 8009c48:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009c4c:	018b      	lsls	r3, r1, #6
 8009c4e:	1a5b      	subs	r3, r3, r1
 8009c50:	eb64 0402 	sbc.w	r4, r4, r2
 8009c54:	f04f 0100 	mov.w	r1, #0
 8009c58:	f04f 0200 	mov.w	r2, #0
 8009c5c:	00e2      	lsls	r2, r4, #3
 8009c5e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009c62:	00d9      	lsls	r1, r3, #3
 8009c64:	460b      	mov	r3, r1
 8009c66:	4614      	mov	r4, r2
 8009c68:	195b      	adds	r3, r3, r5
 8009c6a:	eb44 0406 	adc.w	r4, r4, r6
 8009c6e:	f04f 0100 	mov.w	r1, #0
 8009c72:	f04f 0200 	mov.w	r2, #0
 8009c76:	0262      	lsls	r2, r4, #9
 8009c78:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009c7c:	0259      	lsls	r1, r3, #9
 8009c7e:	460b      	mov	r3, r1
 8009c80:	4614      	mov	r4, r2
 8009c82:	4618      	mov	r0, r3
 8009c84:	4621      	mov	r1, r4
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f04f 0400 	mov.w	r4, #0
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	4623      	mov	r3, r4
 8009c90:	f7f6 ffda 	bl	8000c48 <__aeabi_uldivmod>
 8009c94:	4603      	mov	r3, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	60fb      	str	r3, [r7, #12]
 8009c9a:	e049      	b.n	8009d30 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c9c:	4b2f      	ldr	r3, [pc, #188]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	099b      	lsrs	r3, r3, #6
 8009ca2:	f04f 0400 	mov.w	r4, #0
 8009ca6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009caa:	f04f 0200 	mov.w	r2, #0
 8009cae:	ea03 0501 	and.w	r5, r3, r1
 8009cb2:	ea04 0602 	and.w	r6, r4, r2
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	4632      	mov	r2, r6
 8009cba:	f04f 0300 	mov.w	r3, #0
 8009cbe:	f04f 0400 	mov.w	r4, #0
 8009cc2:	0154      	lsls	r4, r2, #5
 8009cc4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009cc8:	014b      	lsls	r3, r1, #5
 8009cca:	4619      	mov	r1, r3
 8009ccc:	4622      	mov	r2, r4
 8009cce:	1b49      	subs	r1, r1, r5
 8009cd0:	eb62 0206 	sbc.w	r2, r2, r6
 8009cd4:	f04f 0300 	mov.w	r3, #0
 8009cd8:	f04f 0400 	mov.w	r4, #0
 8009cdc:	0194      	lsls	r4, r2, #6
 8009cde:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009ce2:	018b      	lsls	r3, r1, #6
 8009ce4:	1a5b      	subs	r3, r3, r1
 8009ce6:	eb64 0402 	sbc.w	r4, r4, r2
 8009cea:	f04f 0100 	mov.w	r1, #0
 8009cee:	f04f 0200 	mov.w	r2, #0
 8009cf2:	00e2      	lsls	r2, r4, #3
 8009cf4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009cf8:	00d9      	lsls	r1, r3, #3
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4614      	mov	r4, r2
 8009cfe:	195b      	adds	r3, r3, r5
 8009d00:	eb44 0406 	adc.w	r4, r4, r6
 8009d04:	f04f 0100 	mov.w	r1, #0
 8009d08:	f04f 0200 	mov.w	r2, #0
 8009d0c:	02a2      	lsls	r2, r4, #10
 8009d0e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009d12:	0299      	lsls	r1, r3, #10
 8009d14:	460b      	mov	r3, r1
 8009d16:	4614      	mov	r4, r2
 8009d18:	4618      	mov	r0, r3
 8009d1a:	4621      	mov	r1, r4
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f04f 0400 	mov.w	r4, #0
 8009d22:	461a      	mov	r2, r3
 8009d24:	4623      	mov	r3, r4
 8009d26:	f7f6 ff8f 	bl	8000c48 <__aeabi_uldivmod>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009d30:	4b0a      	ldr	r3, [pc, #40]	; (8009d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	0c1b      	lsrs	r3, r3, #16
 8009d36:	f003 0303 	and.w	r3, r3, #3
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	005b      	lsls	r3, r3, #1
 8009d3e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009d40:	68fa      	ldr	r2, [r7, #12]
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d48:	60bb      	str	r3, [r7, #8]
      break;
 8009d4a:	e002      	b.n	8009d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009d4c:	4b04      	ldr	r3, [pc, #16]	; (8009d60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009d4e:	60bb      	str	r3, [r7, #8]
      break;
 8009d50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009d52:	68bb      	ldr	r3, [r7, #8]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3714      	adds	r7, #20
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d5c:	40023800 	.word	0x40023800
 8009d60:	00f42400 	.word	0x00f42400
 8009d64:	007a1200 	.word	0x007a1200

08009d68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009d6c:	4b03      	ldr	r3, [pc, #12]	; (8009d7c <HAL_RCC_GetHCLKFreq+0x14>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	46bd      	mov	sp, r7
 8009d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d78:	4770      	bx	lr
 8009d7a:	bf00      	nop
 8009d7c:	20000004 	.word	0x20000004

08009d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009d84:	f7ff fff0 	bl	8009d68 <HAL_RCC_GetHCLKFreq>
 8009d88:	4601      	mov	r1, r0
 8009d8a:	4b05      	ldr	r3, [pc, #20]	; (8009da0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	0a9b      	lsrs	r3, r3, #10
 8009d90:	f003 0307 	and.w	r3, r3, #7
 8009d94:	4a03      	ldr	r2, [pc, #12]	; (8009da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009d96:	5cd3      	ldrb	r3, [r2, r3]
 8009d98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	40023800 	.word	0x40023800
 8009da4:	0800f904 	.word	0x0800f904

08009da8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009dac:	f7ff ffdc 	bl	8009d68 <HAL_RCC_GetHCLKFreq>
 8009db0:	4601      	mov	r1, r0
 8009db2:	4b05      	ldr	r3, [pc, #20]	; (8009dc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	0b5b      	lsrs	r3, r3, #13
 8009db8:	f003 0307 	and.w	r3, r3, #7
 8009dbc:	4a03      	ldr	r2, [pc, #12]	; (8009dcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8009dbe:	5cd3      	ldrb	r3, [r2, r3]
 8009dc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	40023800 	.word	0x40023800
 8009dcc:	0800f904 	.word	0x0800f904

08009dd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d101      	bne.n	8009de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	e03f      	b.n	8009e62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d106      	bne.n	8009dfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f7fd f89a 	bl	8006f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2224      	movs	r2, #36	; 0x24
 8009e00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	68da      	ldr	r2, [r3, #12]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009e12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fbdb 	bl	800a5d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	691a      	ldr	r2, [r3, #16]
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	695a      	ldr	r2, [r3, #20]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	68da      	ldr	r2, [r3, #12]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009e48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2220      	movs	r2, #32
 8009e54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3708      	adds	r7, #8
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}

08009e6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b088      	sub	sp, #32
 8009e6e:	af02      	add	r7, sp, #8
 8009e70:	60f8      	str	r0, [r7, #12]
 8009e72:	60b9      	str	r1, [r7, #8]
 8009e74:	603b      	str	r3, [r7, #0]
 8009e76:	4613      	mov	r3, r2
 8009e78:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b20      	cmp	r3, #32
 8009e88:	f040 8083 	bne.w	8009f92 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d002      	beq.n	8009e98 <HAL_UART_Transmit+0x2e>
 8009e92:	88fb      	ldrh	r3, [r7, #6]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d101      	bne.n	8009e9c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e07b      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d101      	bne.n	8009eaa <HAL_UART_Transmit+0x40>
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	e074      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2221      	movs	r2, #33	; 0x21
 8009ebc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009ec0:	f7fd f916 	bl	80070f0 <HAL_GetTick>
 8009ec4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	88fa      	ldrh	r2, [r7, #6]
 8009eca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	88fa      	ldrh	r2, [r7, #6]
 8009ed0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009eda:	e042      	b.n	8009f62 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	b29a      	uxth	r2, r3
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	689b      	ldr	r3, [r3, #8]
 8009eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ef2:	d122      	bne.n	8009f3a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	2200      	movs	r2, #0
 8009efc:	2180      	movs	r1, #128	; 0x80
 8009efe:	68f8      	ldr	r0, [r7, #12]
 8009f00:	f000 f9fa 	bl	800a2f8 <UART_WaitOnFlagUntilTimeout>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d001      	beq.n	8009f0e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009f0a:	2303      	movs	r3, #3
 8009f0c:	e042      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	881b      	ldrh	r3, [r3, #0]
 8009f16:	461a      	mov	r2, r3
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f20:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d103      	bne.n	8009f32 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	3302      	adds	r3, #2
 8009f2e:	60bb      	str	r3, [r7, #8]
 8009f30:	e017      	b.n	8009f62 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	3301      	adds	r3, #1
 8009f36:	60bb      	str	r3, [r7, #8]
 8009f38:	e013      	b.n	8009f62 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	2200      	movs	r2, #0
 8009f42:	2180      	movs	r1, #128	; 0x80
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f000 f9d7 	bl	800a2f8 <UART_WaitOnFlagUntilTimeout>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d001      	beq.n	8009f54 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009f50:	2303      	movs	r3, #3
 8009f52:	e01f      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	60ba      	str	r2, [r7, #8]
 8009f5a:	781a      	ldrb	r2, [r3, #0]
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1b7      	bne.n	8009edc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	2200      	movs	r2, #0
 8009f74:	2140      	movs	r1, #64	; 0x40
 8009f76:	68f8      	ldr	r0, [r7, #12]
 8009f78:	f000 f9be 	bl	800a2f8 <UART_WaitOnFlagUntilTimeout>
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d001      	beq.n	8009f86 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e006      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	2220      	movs	r2, #32
 8009f8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	e000      	b.n	8009f94 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8009f92:	2302      	movs	r3, #2
  }
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3718      	adds	r7, #24
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	2b20      	cmp	r3, #32
 8009fb4:	d130      	bne.n	800a018 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <HAL_UART_Transmit_IT+0x26>
 8009fbc:	88fb      	ldrh	r3, [r7, #6]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d101      	bne.n	8009fc6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	e029      	b.n	800a01a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d101      	bne.n	8009fd4 <HAL_UART_Transmit_IT+0x38>
 8009fd0:	2302      	movs	r3, #2
 8009fd2:	e022      	b.n	800a01a <HAL_UART_Transmit_IT+0x7e>
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	88fa      	ldrh	r2, [r7, #6]
 8009fe6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	88fa      	ldrh	r2, [r7, #6]
 8009fec:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2221      	movs	r2, #33	; 0x21
 8009ff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2200      	movs	r2, #0
 800a000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68da      	ldr	r2, [r3, #12]
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a012:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a014:	2300      	movs	r3, #0
 800a016:	e000      	b.n	800a01a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800a018:	2302      	movs	r3, #2
  }
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3714      	adds	r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr

0800a026 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a026:	b480      	push	{r7}
 800a028:	b085      	sub	sp, #20
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	60f8      	str	r0, [r7, #12]
 800a02e:	60b9      	str	r1, [r7, #8]
 800a030:	4613      	mov	r3, r2
 800a032:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a03a:	b2db      	uxtb	r3, r3
 800a03c:	2b20      	cmp	r3, #32
 800a03e:	d140      	bne.n	800a0c2 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d002      	beq.n	800a04c <HAL_UART_Receive_IT+0x26>
 800a046:	88fb      	ldrh	r3, [r7, #6]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d101      	bne.n	800a050 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a04c:	2301      	movs	r3, #1
 800a04e:	e039      	b.n	800a0c4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a056:	2b01      	cmp	r3, #1
 800a058:	d101      	bne.n	800a05e <HAL_UART_Receive_IT+0x38>
 800a05a:	2302      	movs	r3, #2
 800a05c:	e032      	b.n	800a0c4 <HAL_UART_Receive_IT+0x9e>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2201      	movs	r2, #1
 800a062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	68ba      	ldr	r2, [r7, #8]
 800a06a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	88fa      	ldrh	r2, [r7, #6]
 800a070:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	88fa      	ldrh	r2, [r7, #6]
 800a076:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	2200      	movs	r2, #0
 800a07c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2222      	movs	r2, #34	; 0x22
 800a082:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2200      	movs	r2, #0
 800a08a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68da      	ldr	r2, [r3, #12]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a09c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	695a      	ldr	r2, [r3, #20]
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f042 0201 	orr.w	r2, r2, #1
 800a0ac:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	68da      	ldr	r2, [r3, #12]
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f042 0220 	orr.w	r2, r2, #32
 800a0bc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	e000      	b.n	800a0c4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800a0c2:	2302      	movs	r3, #2
  }
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3714      	adds	r7, #20
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b088      	sub	sp, #32
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	695b      	ldr	r3, [r3, #20]
 800a0ee:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	f003 030f 	and.w	r3, r3, #15
 800a0fe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d10d      	bne.n	800a122 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	f003 0320 	and.w	r3, r3, #32
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d008      	beq.n	800a122 <HAL_UART_IRQHandler+0x52>
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	f003 0320 	and.w	r3, r3, #32
 800a116:	2b00      	cmp	r3, #0
 800a118:	d003      	beq.n	800a122 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f9d6 	bl	800a4cc <UART_Receive_IT>
      return;
 800a120:	e0d1      	b.n	800a2c6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 80b0 	beq.w	800a28a <HAL_UART_IRQHandler+0x1ba>
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	f003 0301 	and.w	r3, r3, #1
 800a130:	2b00      	cmp	r3, #0
 800a132:	d105      	bne.n	800a140 <HAL_UART_IRQHandler+0x70>
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	f000 80a5 	beq.w	800a28a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	f003 0301 	and.w	r3, r3, #1
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00a      	beq.n	800a160 <HAL_UART_IRQHandler+0x90>
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a150:	2b00      	cmp	r3, #0
 800a152:	d005      	beq.n	800a160 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a158:	f043 0201 	orr.w	r2, r3, #1
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a160:	69fb      	ldr	r3, [r7, #28]
 800a162:	f003 0304 	and.w	r3, r3, #4
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00a      	beq.n	800a180 <HAL_UART_IRQHandler+0xb0>
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	f003 0301 	and.w	r3, r3, #1
 800a170:	2b00      	cmp	r3, #0
 800a172:	d005      	beq.n	800a180 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a178:	f043 0202 	orr.w	r2, r3, #2
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	f003 0302 	and.w	r3, r3, #2
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00a      	beq.n	800a1a0 <HAL_UART_IRQHandler+0xd0>
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	f003 0301 	and.w	r3, r3, #1
 800a190:	2b00      	cmp	r3, #0
 800a192:	d005      	beq.n	800a1a0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a198:	f043 0204 	orr.w	r2, r3, #4
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1a0:	69fb      	ldr	r3, [r7, #28]
 800a1a2:	f003 0308 	and.w	r3, r3, #8
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00f      	beq.n	800a1ca <HAL_UART_IRQHandler+0xfa>
 800a1aa:	69bb      	ldr	r3, [r7, #24]
 800a1ac:	f003 0320 	and.w	r3, r3, #32
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d104      	bne.n	800a1be <HAL_UART_IRQHandler+0xee>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d005      	beq.n	800a1ca <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1c2:	f043 0208 	orr.w	r2, r3, #8
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d078      	beq.n	800a2c4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	f003 0320 	and.w	r3, r3, #32
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d007      	beq.n	800a1ec <HAL_UART_IRQHandler+0x11c>
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	f003 0320 	and.w	r3, r3, #32
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d002      	beq.n	800a1ec <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f970 	bl	800a4cc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	695b      	ldr	r3, [r3, #20]
 800a1f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1f6:	2b40      	cmp	r3, #64	; 0x40
 800a1f8:	bf0c      	ite	eq
 800a1fa:	2301      	moveq	r3, #1
 800a1fc:	2300      	movne	r3, #0
 800a1fe:	b2db      	uxtb	r3, r3
 800a200:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a206:	f003 0308 	and.w	r3, r3, #8
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d102      	bne.n	800a214 <HAL_UART_IRQHandler+0x144>
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d031      	beq.n	800a278 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a214:	6878      	ldr	r0, [r7, #4]
 800a216:	f000 f8b9 	bl	800a38c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	695b      	ldr	r3, [r3, #20]
 800a220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a224:	2b40      	cmp	r3, #64	; 0x40
 800a226:	d123      	bne.n	800a270 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	695a      	ldr	r2, [r3, #20]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a236:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d013      	beq.n	800a268 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a244:	4a21      	ldr	r2, [pc, #132]	; (800a2cc <HAL_UART_IRQHandler+0x1fc>)
 800a246:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a24c:	4618      	mov	r0, r3
 800a24e:	f7fd fd89 	bl	8007d64 <HAL_DMA_Abort_IT>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d016      	beq.n	800a286 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a25c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a262:	4610      	mov	r0, r2
 800a264:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a266:	e00e      	b.n	800a286 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 f83b 	bl	800a2e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a26e:	e00a      	b.n	800a286 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 f837 	bl	800a2e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a276:	e006      	b.n	800a286 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 f833 	bl	800a2e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a284:	e01e      	b.n	800a2c4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a286:	bf00      	nop
    return;
 800a288:	e01c      	b.n	800a2c4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a28a:	69fb      	ldr	r3, [r7, #28]
 800a28c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a290:	2b00      	cmp	r3, #0
 800a292:	d008      	beq.n	800a2a6 <HAL_UART_IRQHandler+0x1d6>
 800a294:	69bb      	ldr	r3, [r7, #24]
 800a296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d003      	beq.n	800a2a6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f000 f8a6 	bl	800a3f0 <UART_Transmit_IT>
    return;
 800a2a4:	e00f      	b.n	800a2c6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a2a6:	69fb      	ldr	r3, [r7, #28]
 800a2a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00a      	beq.n	800a2c6 <HAL_UART_IRQHandler+0x1f6>
 800a2b0:	69bb      	ldr	r3, [r7, #24]
 800a2b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d005      	beq.n	800a2c6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 f8ee 	bl	800a49c <UART_EndTransmit_IT>
    return;
 800a2c0:	bf00      	nop
 800a2c2:	e000      	b.n	800a2c6 <HAL_UART_IRQHandler+0x1f6>
    return;
 800a2c4:	bf00      	nop
  }
}
 800a2c6:	3720      	adds	r7, #32
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	0800a3c9 	.word	0x0800a3c9

0800a2d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a2f8:	b580      	push	{r7, lr}
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	603b      	str	r3, [r7, #0]
 800a304:	4613      	mov	r3, r2
 800a306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a308:	e02c      	b.n	800a364 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a30a:	69bb      	ldr	r3, [r7, #24]
 800a30c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a310:	d028      	beq.n	800a364 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d007      	beq.n	800a328 <UART_WaitOnFlagUntilTimeout+0x30>
 800a318:	f7fc feea 	bl	80070f0 <HAL_GetTick>
 800a31c:	4602      	mov	r2, r0
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	69ba      	ldr	r2, [r7, #24]
 800a324:	429a      	cmp	r2, r3
 800a326:	d21d      	bcs.n	800a364 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	68da      	ldr	r2, [r3, #12]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a336:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	695a      	ldr	r2, [r3, #20]
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f022 0201 	bic.w	r2, r2, #1
 800a346:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2220      	movs	r2, #32
 800a34c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2220      	movs	r2, #32
 800a354:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2200      	movs	r2, #0
 800a35c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a360:	2303      	movs	r3, #3
 800a362:	e00f      	b.n	800a384 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	4013      	ands	r3, r2
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	429a      	cmp	r2, r3
 800a372:	bf0c      	ite	eq
 800a374:	2301      	moveq	r3, #1
 800a376:	2300      	movne	r3, #0
 800a378:	b2db      	uxtb	r3, r3
 800a37a:	461a      	mov	r2, r3
 800a37c:	79fb      	ldrb	r3, [r7, #7]
 800a37e:	429a      	cmp	r2, r3
 800a380:	d0c3      	beq.n	800a30a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a382:	2300      	movs	r3, #0
}
 800a384:	4618      	mov	r0, r3
 800a386:	3710      	adds	r7, #16
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b083      	sub	sp, #12
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	68da      	ldr	r2, [r3, #12]
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a3a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	695a      	ldr	r2, [r3, #20]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f022 0201 	bic.w	r2, r2, #1
 800a3b2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2220      	movs	r2, #32
 800a3b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a3bc:	bf00      	nop
 800a3be:	370c      	adds	r7, #12
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c6:	4770      	bx	lr

0800a3c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7ff ff7e 	bl	800a2e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3e8:	bf00      	nop
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a3fe:	b2db      	uxtb	r3, r3
 800a400:	2b21      	cmp	r3, #33	; 0x21
 800a402:	d144      	bne.n	800a48e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	689b      	ldr	r3, [r3, #8]
 800a408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a40c:	d11a      	bne.n	800a444 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6a1b      	ldr	r3, [r3, #32]
 800a412:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	881b      	ldrh	r3, [r3, #0]
 800a418:	461a      	mov	r2, r3
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a422:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	691b      	ldr	r3, [r3, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d105      	bne.n	800a438 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a1b      	ldr	r3, [r3, #32]
 800a430:	1c9a      	adds	r2, r3, #2
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	621a      	str	r2, [r3, #32]
 800a436:	e00e      	b.n	800a456 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6a1b      	ldr	r3, [r3, #32]
 800a43c:	1c5a      	adds	r2, r3, #1
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	621a      	str	r2, [r3, #32]
 800a442:	e008      	b.n	800a456 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6a1b      	ldr	r3, [r3, #32]
 800a448:	1c59      	adds	r1, r3, #1
 800a44a:	687a      	ldr	r2, [r7, #4]
 800a44c:	6211      	str	r1, [r2, #32]
 800a44e:	781a      	ldrb	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a45a:	b29b      	uxth	r3, r3
 800a45c:	3b01      	subs	r3, #1
 800a45e:	b29b      	uxth	r3, r3
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	4619      	mov	r1, r3
 800a464:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10f      	bne.n	800a48a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	68da      	ldr	r2, [r3, #12]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a478:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68da      	ldr	r2, [r3, #12]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a488:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	e000      	b.n	800a490 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a48e:	2302      	movs	r3, #2
  }
}
 800a490:	4618      	mov	r0, r3
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	68da      	ldr	r2, [r3, #12]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4b2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2220      	movs	r2, #32
 800a4b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f7ff ff07 	bl	800a2d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b084      	sub	sp, #16
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	2b22      	cmp	r3, #34	; 0x22
 800a4de:	d171      	bne.n	800a5c4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	689b      	ldr	r3, [r3, #8]
 800a4e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4e8:	d123      	bne.n	800a532 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ee:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d10e      	bne.n	800a516 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a504:	b29a      	uxth	r2, r3
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50e:	1c9a      	adds	r2, r3, #2
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	629a      	str	r2, [r3, #40]	; 0x28
 800a514:	e029      	b.n	800a56a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	b29a      	uxth	r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a52a:	1c5a      	adds	r2, r3, #1
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	629a      	str	r2, [r3, #40]	; 0x28
 800a530:	e01b      	b.n	800a56a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	691b      	ldr	r3, [r3, #16]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d10a      	bne.n	800a550 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	6858      	ldr	r0, [r3, #4]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a544:	1c59      	adds	r1, r3, #1
 800a546:	687a      	ldr	r2, [r7, #4]
 800a548:	6291      	str	r1, [r2, #40]	; 0x28
 800a54a:	b2c2      	uxtb	r2, r0
 800a54c:	701a      	strb	r2, [r3, #0]
 800a54e:	e00c      	b.n	800a56a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	b2da      	uxtb	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a55c:	1c58      	adds	r0, r3, #1
 800a55e:	6879      	ldr	r1, [r7, #4]
 800a560:	6288      	str	r0, [r1, #40]	; 0x28
 800a562:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a566:	b2d2      	uxtb	r2, r2
 800a568:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a56e:	b29b      	uxth	r3, r3
 800a570:	3b01      	subs	r3, #1
 800a572:	b29b      	uxth	r3, r3
 800a574:	687a      	ldr	r2, [r7, #4]
 800a576:	4619      	mov	r1, r3
 800a578:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d120      	bne.n	800a5c0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	68da      	ldr	r2, [r3, #12]
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f022 0220 	bic.w	r2, r2, #32
 800a58c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68da      	ldr	r2, [r3, #12]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a59c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	695a      	ldr	r2, [r3, #20]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f022 0201 	bic.w	r2, r2, #1
 800a5ac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2220      	movs	r2, #32
 800a5b2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f7fb f87c 	bl	80056b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	e002      	b.n	800a5c6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	e000      	b.n	800a5c6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a5c4:	2302      	movs	r3, #2
  }
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
	...

0800a5d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	b085      	sub	sp, #20
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	691b      	ldr	r3, [r3, #16]
 800a5e0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	68da      	ldr	r2, [r3, #12]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	430a      	orrs	r2, r1
 800a5ee:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	689a      	ldr	r2, [r3, #8]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	691b      	ldr	r3, [r3, #16]
 800a5f8:	431a      	orrs	r2, r3
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	695b      	ldr	r3, [r3, #20]
 800a5fe:	431a      	orrs	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	69db      	ldr	r3, [r3, #28]
 800a604:	4313      	orrs	r3, r2
 800a606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a612:	f023 030c 	bic.w	r3, r3, #12
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	6812      	ldr	r2, [r2, #0]
 800a61a:	68f9      	ldr	r1, [r7, #12]
 800a61c:	430b      	orrs	r3, r1
 800a61e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	695b      	ldr	r3, [r3, #20]
 800a626:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	699a      	ldr	r2, [r3, #24]
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	430a      	orrs	r2, r1
 800a634:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	69db      	ldr	r3, [r3, #28]
 800a63a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a63e:	f040 818b 	bne.w	800a958 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4ac1      	ldr	r2, [pc, #772]	; (800a94c <UART_SetConfig+0x37c>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d005      	beq.n	800a658 <UART_SetConfig+0x88>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4abf      	ldr	r2, [pc, #764]	; (800a950 <UART_SetConfig+0x380>)
 800a652:	4293      	cmp	r3, r2
 800a654:	f040 80bd 	bne.w	800a7d2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a658:	f7ff fba6 	bl	8009da8 <HAL_RCC_GetPCLK2Freq>
 800a65c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	461d      	mov	r5, r3
 800a662:	f04f 0600 	mov.w	r6, #0
 800a666:	46a8      	mov	r8, r5
 800a668:	46b1      	mov	r9, r6
 800a66a:	eb18 0308 	adds.w	r3, r8, r8
 800a66e:	eb49 0409 	adc.w	r4, r9, r9
 800a672:	4698      	mov	r8, r3
 800a674:	46a1      	mov	r9, r4
 800a676:	eb18 0805 	adds.w	r8, r8, r5
 800a67a:	eb49 0906 	adc.w	r9, r9, r6
 800a67e:	f04f 0100 	mov.w	r1, #0
 800a682:	f04f 0200 	mov.w	r2, #0
 800a686:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a68a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a68e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a692:	4688      	mov	r8, r1
 800a694:	4691      	mov	r9, r2
 800a696:	eb18 0005 	adds.w	r0, r8, r5
 800a69a:	eb49 0106 	adc.w	r1, r9, r6
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	461d      	mov	r5, r3
 800a6a4:	f04f 0600 	mov.w	r6, #0
 800a6a8:	196b      	adds	r3, r5, r5
 800a6aa:	eb46 0406 	adc.w	r4, r6, r6
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	4623      	mov	r3, r4
 800a6b2:	f7f6 fac9 	bl	8000c48 <__aeabi_uldivmod>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	460c      	mov	r4, r1
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	4ba5      	ldr	r3, [pc, #660]	; (800a954 <UART_SetConfig+0x384>)
 800a6be:	fba3 2302 	umull	r2, r3, r3, r2
 800a6c2:	095b      	lsrs	r3, r3, #5
 800a6c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a6c8:	68bb      	ldr	r3, [r7, #8]
 800a6ca:	461d      	mov	r5, r3
 800a6cc:	f04f 0600 	mov.w	r6, #0
 800a6d0:	46a9      	mov	r9, r5
 800a6d2:	46b2      	mov	sl, r6
 800a6d4:	eb19 0309 	adds.w	r3, r9, r9
 800a6d8:	eb4a 040a 	adc.w	r4, sl, sl
 800a6dc:	4699      	mov	r9, r3
 800a6de:	46a2      	mov	sl, r4
 800a6e0:	eb19 0905 	adds.w	r9, r9, r5
 800a6e4:	eb4a 0a06 	adc.w	sl, sl, r6
 800a6e8:	f04f 0100 	mov.w	r1, #0
 800a6ec:	f04f 0200 	mov.w	r2, #0
 800a6f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a6f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a6fc:	4689      	mov	r9, r1
 800a6fe:	4692      	mov	sl, r2
 800a700:	eb19 0005 	adds.w	r0, r9, r5
 800a704:	eb4a 0106 	adc.w	r1, sl, r6
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	461d      	mov	r5, r3
 800a70e:	f04f 0600 	mov.w	r6, #0
 800a712:	196b      	adds	r3, r5, r5
 800a714:	eb46 0406 	adc.w	r4, r6, r6
 800a718:	461a      	mov	r2, r3
 800a71a:	4623      	mov	r3, r4
 800a71c:	f7f6 fa94 	bl	8000c48 <__aeabi_uldivmod>
 800a720:	4603      	mov	r3, r0
 800a722:	460c      	mov	r4, r1
 800a724:	461a      	mov	r2, r3
 800a726:	4b8b      	ldr	r3, [pc, #556]	; (800a954 <UART_SetConfig+0x384>)
 800a728:	fba3 1302 	umull	r1, r3, r3, r2
 800a72c:	095b      	lsrs	r3, r3, #5
 800a72e:	2164      	movs	r1, #100	; 0x64
 800a730:	fb01 f303 	mul.w	r3, r1, r3
 800a734:	1ad3      	subs	r3, r2, r3
 800a736:	00db      	lsls	r3, r3, #3
 800a738:	3332      	adds	r3, #50	; 0x32
 800a73a:	4a86      	ldr	r2, [pc, #536]	; (800a954 <UART_SetConfig+0x384>)
 800a73c:	fba2 2303 	umull	r2, r3, r2, r3
 800a740:	095b      	lsrs	r3, r3, #5
 800a742:	005b      	lsls	r3, r3, #1
 800a744:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a748:	4498      	add	r8, r3
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	461d      	mov	r5, r3
 800a74e:	f04f 0600 	mov.w	r6, #0
 800a752:	46a9      	mov	r9, r5
 800a754:	46b2      	mov	sl, r6
 800a756:	eb19 0309 	adds.w	r3, r9, r9
 800a75a:	eb4a 040a 	adc.w	r4, sl, sl
 800a75e:	4699      	mov	r9, r3
 800a760:	46a2      	mov	sl, r4
 800a762:	eb19 0905 	adds.w	r9, r9, r5
 800a766:	eb4a 0a06 	adc.w	sl, sl, r6
 800a76a:	f04f 0100 	mov.w	r1, #0
 800a76e:	f04f 0200 	mov.w	r2, #0
 800a772:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a776:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a77a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a77e:	4689      	mov	r9, r1
 800a780:	4692      	mov	sl, r2
 800a782:	eb19 0005 	adds.w	r0, r9, r5
 800a786:	eb4a 0106 	adc.w	r1, sl, r6
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	461d      	mov	r5, r3
 800a790:	f04f 0600 	mov.w	r6, #0
 800a794:	196b      	adds	r3, r5, r5
 800a796:	eb46 0406 	adc.w	r4, r6, r6
 800a79a:	461a      	mov	r2, r3
 800a79c:	4623      	mov	r3, r4
 800a79e:	f7f6 fa53 	bl	8000c48 <__aeabi_uldivmod>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	460c      	mov	r4, r1
 800a7a6:	461a      	mov	r2, r3
 800a7a8:	4b6a      	ldr	r3, [pc, #424]	; (800a954 <UART_SetConfig+0x384>)
 800a7aa:	fba3 1302 	umull	r1, r3, r3, r2
 800a7ae:	095b      	lsrs	r3, r3, #5
 800a7b0:	2164      	movs	r1, #100	; 0x64
 800a7b2:	fb01 f303 	mul.w	r3, r1, r3
 800a7b6:	1ad3      	subs	r3, r2, r3
 800a7b8:	00db      	lsls	r3, r3, #3
 800a7ba:	3332      	adds	r3, #50	; 0x32
 800a7bc:	4a65      	ldr	r2, [pc, #404]	; (800a954 <UART_SetConfig+0x384>)
 800a7be:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c2:	095b      	lsrs	r3, r3, #5
 800a7c4:	f003 0207 	and.w	r2, r3, #7
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4442      	add	r2, r8
 800a7ce:	609a      	str	r2, [r3, #8]
 800a7d0:	e26f      	b.n	800acb2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7d2:	f7ff fad5 	bl	8009d80 <HAL_RCC_GetPCLK1Freq>
 800a7d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	461d      	mov	r5, r3
 800a7dc:	f04f 0600 	mov.w	r6, #0
 800a7e0:	46a8      	mov	r8, r5
 800a7e2:	46b1      	mov	r9, r6
 800a7e4:	eb18 0308 	adds.w	r3, r8, r8
 800a7e8:	eb49 0409 	adc.w	r4, r9, r9
 800a7ec:	4698      	mov	r8, r3
 800a7ee:	46a1      	mov	r9, r4
 800a7f0:	eb18 0805 	adds.w	r8, r8, r5
 800a7f4:	eb49 0906 	adc.w	r9, r9, r6
 800a7f8:	f04f 0100 	mov.w	r1, #0
 800a7fc:	f04f 0200 	mov.w	r2, #0
 800a800:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a804:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a808:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a80c:	4688      	mov	r8, r1
 800a80e:	4691      	mov	r9, r2
 800a810:	eb18 0005 	adds.w	r0, r8, r5
 800a814:	eb49 0106 	adc.w	r1, r9, r6
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	685b      	ldr	r3, [r3, #4]
 800a81c:	461d      	mov	r5, r3
 800a81e:	f04f 0600 	mov.w	r6, #0
 800a822:	196b      	adds	r3, r5, r5
 800a824:	eb46 0406 	adc.w	r4, r6, r6
 800a828:	461a      	mov	r2, r3
 800a82a:	4623      	mov	r3, r4
 800a82c:	f7f6 fa0c 	bl	8000c48 <__aeabi_uldivmod>
 800a830:	4603      	mov	r3, r0
 800a832:	460c      	mov	r4, r1
 800a834:	461a      	mov	r2, r3
 800a836:	4b47      	ldr	r3, [pc, #284]	; (800a954 <UART_SetConfig+0x384>)
 800a838:	fba3 2302 	umull	r2, r3, r3, r2
 800a83c:	095b      	lsrs	r3, r3, #5
 800a83e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	461d      	mov	r5, r3
 800a846:	f04f 0600 	mov.w	r6, #0
 800a84a:	46a9      	mov	r9, r5
 800a84c:	46b2      	mov	sl, r6
 800a84e:	eb19 0309 	adds.w	r3, r9, r9
 800a852:	eb4a 040a 	adc.w	r4, sl, sl
 800a856:	4699      	mov	r9, r3
 800a858:	46a2      	mov	sl, r4
 800a85a:	eb19 0905 	adds.w	r9, r9, r5
 800a85e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a862:	f04f 0100 	mov.w	r1, #0
 800a866:	f04f 0200 	mov.w	r2, #0
 800a86a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a86e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a872:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a876:	4689      	mov	r9, r1
 800a878:	4692      	mov	sl, r2
 800a87a:	eb19 0005 	adds.w	r0, r9, r5
 800a87e:	eb4a 0106 	adc.w	r1, sl, r6
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685b      	ldr	r3, [r3, #4]
 800a886:	461d      	mov	r5, r3
 800a888:	f04f 0600 	mov.w	r6, #0
 800a88c:	196b      	adds	r3, r5, r5
 800a88e:	eb46 0406 	adc.w	r4, r6, r6
 800a892:	461a      	mov	r2, r3
 800a894:	4623      	mov	r3, r4
 800a896:	f7f6 f9d7 	bl	8000c48 <__aeabi_uldivmod>
 800a89a:	4603      	mov	r3, r0
 800a89c:	460c      	mov	r4, r1
 800a89e:	461a      	mov	r2, r3
 800a8a0:	4b2c      	ldr	r3, [pc, #176]	; (800a954 <UART_SetConfig+0x384>)
 800a8a2:	fba3 1302 	umull	r1, r3, r3, r2
 800a8a6:	095b      	lsrs	r3, r3, #5
 800a8a8:	2164      	movs	r1, #100	; 0x64
 800a8aa:	fb01 f303 	mul.w	r3, r1, r3
 800a8ae:	1ad3      	subs	r3, r2, r3
 800a8b0:	00db      	lsls	r3, r3, #3
 800a8b2:	3332      	adds	r3, #50	; 0x32
 800a8b4:	4a27      	ldr	r2, [pc, #156]	; (800a954 <UART_SetConfig+0x384>)
 800a8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ba:	095b      	lsrs	r3, r3, #5
 800a8bc:	005b      	lsls	r3, r3, #1
 800a8be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a8c2:	4498      	add	r8, r3
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	461d      	mov	r5, r3
 800a8c8:	f04f 0600 	mov.w	r6, #0
 800a8cc:	46a9      	mov	r9, r5
 800a8ce:	46b2      	mov	sl, r6
 800a8d0:	eb19 0309 	adds.w	r3, r9, r9
 800a8d4:	eb4a 040a 	adc.w	r4, sl, sl
 800a8d8:	4699      	mov	r9, r3
 800a8da:	46a2      	mov	sl, r4
 800a8dc:	eb19 0905 	adds.w	r9, r9, r5
 800a8e0:	eb4a 0a06 	adc.w	sl, sl, r6
 800a8e4:	f04f 0100 	mov.w	r1, #0
 800a8e8:	f04f 0200 	mov.w	r2, #0
 800a8ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8f8:	4689      	mov	r9, r1
 800a8fa:	4692      	mov	sl, r2
 800a8fc:	eb19 0005 	adds.w	r0, r9, r5
 800a900:	eb4a 0106 	adc.w	r1, sl, r6
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	461d      	mov	r5, r3
 800a90a:	f04f 0600 	mov.w	r6, #0
 800a90e:	196b      	adds	r3, r5, r5
 800a910:	eb46 0406 	adc.w	r4, r6, r6
 800a914:	461a      	mov	r2, r3
 800a916:	4623      	mov	r3, r4
 800a918:	f7f6 f996 	bl	8000c48 <__aeabi_uldivmod>
 800a91c:	4603      	mov	r3, r0
 800a91e:	460c      	mov	r4, r1
 800a920:	461a      	mov	r2, r3
 800a922:	4b0c      	ldr	r3, [pc, #48]	; (800a954 <UART_SetConfig+0x384>)
 800a924:	fba3 1302 	umull	r1, r3, r3, r2
 800a928:	095b      	lsrs	r3, r3, #5
 800a92a:	2164      	movs	r1, #100	; 0x64
 800a92c:	fb01 f303 	mul.w	r3, r1, r3
 800a930:	1ad3      	subs	r3, r2, r3
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	3332      	adds	r3, #50	; 0x32
 800a936:	4a07      	ldr	r2, [pc, #28]	; (800a954 <UART_SetConfig+0x384>)
 800a938:	fba2 2303 	umull	r2, r3, r2, r3
 800a93c:	095b      	lsrs	r3, r3, #5
 800a93e:	f003 0207 	and.w	r2, r3, #7
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	4442      	add	r2, r8
 800a948:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a94a:	e1b2      	b.n	800acb2 <UART_SetConfig+0x6e2>
 800a94c:	40011000 	.word	0x40011000
 800a950:	40011400 	.word	0x40011400
 800a954:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	4ad7      	ldr	r2, [pc, #860]	; (800acbc <UART_SetConfig+0x6ec>)
 800a95e:	4293      	cmp	r3, r2
 800a960:	d005      	beq.n	800a96e <UART_SetConfig+0x39e>
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	4ad6      	ldr	r2, [pc, #856]	; (800acc0 <UART_SetConfig+0x6f0>)
 800a968:	4293      	cmp	r3, r2
 800a96a:	f040 80d1 	bne.w	800ab10 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a96e:	f7ff fa1b 	bl	8009da8 <HAL_RCC_GetPCLK2Freq>
 800a972:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a974:	68bb      	ldr	r3, [r7, #8]
 800a976:	469a      	mov	sl, r3
 800a978:	f04f 0b00 	mov.w	fp, #0
 800a97c:	46d0      	mov	r8, sl
 800a97e:	46d9      	mov	r9, fp
 800a980:	eb18 0308 	adds.w	r3, r8, r8
 800a984:	eb49 0409 	adc.w	r4, r9, r9
 800a988:	4698      	mov	r8, r3
 800a98a:	46a1      	mov	r9, r4
 800a98c:	eb18 080a 	adds.w	r8, r8, sl
 800a990:	eb49 090b 	adc.w	r9, r9, fp
 800a994:	f04f 0100 	mov.w	r1, #0
 800a998:	f04f 0200 	mov.w	r2, #0
 800a99c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a9a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a9a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a9a8:	4688      	mov	r8, r1
 800a9aa:	4691      	mov	r9, r2
 800a9ac:	eb1a 0508 	adds.w	r5, sl, r8
 800a9b0:	eb4b 0609 	adc.w	r6, fp, r9
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	f04f 0200 	mov.w	r2, #0
 800a9be:	f04f 0300 	mov.w	r3, #0
 800a9c2:	f04f 0400 	mov.w	r4, #0
 800a9c6:	0094      	lsls	r4, r2, #2
 800a9c8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a9cc:	008b      	lsls	r3, r1, #2
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	4623      	mov	r3, r4
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	4631      	mov	r1, r6
 800a9d6:	f7f6 f937 	bl	8000c48 <__aeabi_uldivmod>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	460c      	mov	r4, r1
 800a9de:	461a      	mov	r2, r3
 800a9e0:	4bb8      	ldr	r3, [pc, #736]	; (800acc4 <UART_SetConfig+0x6f4>)
 800a9e2:	fba3 2302 	umull	r2, r3, r3, r2
 800a9e6:	095b      	lsrs	r3, r3, #5
 800a9e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	469b      	mov	fp, r3
 800a9f0:	f04f 0c00 	mov.w	ip, #0
 800a9f4:	46d9      	mov	r9, fp
 800a9f6:	46e2      	mov	sl, ip
 800a9f8:	eb19 0309 	adds.w	r3, r9, r9
 800a9fc:	eb4a 040a 	adc.w	r4, sl, sl
 800aa00:	4699      	mov	r9, r3
 800aa02:	46a2      	mov	sl, r4
 800aa04:	eb19 090b 	adds.w	r9, r9, fp
 800aa08:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa0c:	f04f 0100 	mov.w	r1, #0
 800aa10:	f04f 0200 	mov.w	r2, #0
 800aa14:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa18:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa1c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa20:	4689      	mov	r9, r1
 800aa22:	4692      	mov	sl, r2
 800aa24:	eb1b 0509 	adds.w	r5, fp, r9
 800aa28:	eb4c 060a 	adc.w	r6, ip, sl
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	4619      	mov	r1, r3
 800aa32:	f04f 0200 	mov.w	r2, #0
 800aa36:	f04f 0300 	mov.w	r3, #0
 800aa3a:	f04f 0400 	mov.w	r4, #0
 800aa3e:	0094      	lsls	r4, r2, #2
 800aa40:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa44:	008b      	lsls	r3, r1, #2
 800aa46:	461a      	mov	r2, r3
 800aa48:	4623      	mov	r3, r4
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	4631      	mov	r1, r6
 800aa4e:	f7f6 f8fb 	bl	8000c48 <__aeabi_uldivmod>
 800aa52:	4603      	mov	r3, r0
 800aa54:	460c      	mov	r4, r1
 800aa56:	461a      	mov	r2, r3
 800aa58:	4b9a      	ldr	r3, [pc, #616]	; (800acc4 <UART_SetConfig+0x6f4>)
 800aa5a:	fba3 1302 	umull	r1, r3, r3, r2
 800aa5e:	095b      	lsrs	r3, r3, #5
 800aa60:	2164      	movs	r1, #100	; 0x64
 800aa62:	fb01 f303 	mul.w	r3, r1, r3
 800aa66:	1ad3      	subs	r3, r2, r3
 800aa68:	011b      	lsls	r3, r3, #4
 800aa6a:	3332      	adds	r3, #50	; 0x32
 800aa6c:	4a95      	ldr	r2, [pc, #596]	; (800acc4 <UART_SetConfig+0x6f4>)
 800aa6e:	fba2 2303 	umull	r2, r3, r2, r3
 800aa72:	095b      	lsrs	r3, r3, #5
 800aa74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800aa78:	4498      	add	r8, r3
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	469b      	mov	fp, r3
 800aa7e:	f04f 0c00 	mov.w	ip, #0
 800aa82:	46d9      	mov	r9, fp
 800aa84:	46e2      	mov	sl, ip
 800aa86:	eb19 0309 	adds.w	r3, r9, r9
 800aa8a:	eb4a 040a 	adc.w	r4, sl, sl
 800aa8e:	4699      	mov	r9, r3
 800aa90:	46a2      	mov	sl, r4
 800aa92:	eb19 090b 	adds.w	r9, r9, fp
 800aa96:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aa9a:	f04f 0100 	mov.w	r1, #0
 800aa9e:	f04f 0200 	mov.w	r2, #0
 800aaa2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aaa6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aaaa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aaae:	4689      	mov	r9, r1
 800aab0:	4692      	mov	sl, r2
 800aab2:	eb1b 0509 	adds.w	r5, fp, r9
 800aab6:	eb4c 060a 	adc.w	r6, ip, sl
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	4619      	mov	r1, r3
 800aac0:	f04f 0200 	mov.w	r2, #0
 800aac4:	f04f 0300 	mov.w	r3, #0
 800aac8:	f04f 0400 	mov.w	r4, #0
 800aacc:	0094      	lsls	r4, r2, #2
 800aace:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aad2:	008b      	lsls	r3, r1, #2
 800aad4:	461a      	mov	r2, r3
 800aad6:	4623      	mov	r3, r4
 800aad8:	4628      	mov	r0, r5
 800aada:	4631      	mov	r1, r6
 800aadc:	f7f6 f8b4 	bl	8000c48 <__aeabi_uldivmod>
 800aae0:	4603      	mov	r3, r0
 800aae2:	460c      	mov	r4, r1
 800aae4:	461a      	mov	r2, r3
 800aae6:	4b77      	ldr	r3, [pc, #476]	; (800acc4 <UART_SetConfig+0x6f4>)
 800aae8:	fba3 1302 	umull	r1, r3, r3, r2
 800aaec:	095b      	lsrs	r3, r3, #5
 800aaee:	2164      	movs	r1, #100	; 0x64
 800aaf0:	fb01 f303 	mul.w	r3, r1, r3
 800aaf4:	1ad3      	subs	r3, r2, r3
 800aaf6:	011b      	lsls	r3, r3, #4
 800aaf8:	3332      	adds	r3, #50	; 0x32
 800aafa:	4a72      	ldr	r2, [pc, #456]	; (800acc4 <UART_SetConfig+0x6f4>)
 800aafc:	fba2 2303 	umull	r2, r3, r2, r3
 800ab00:	095b      	lsrs	r3, r3, #5
 800ab02:	f003 020f 	and.w	r2, r3, #15
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	4442      	add	r2, r8
 800ab0c:	609a      	str	r2, [r3, #8]
 800ab0e:	e0d0      	b.n	800acb2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab10:	f7ff f936 	bl	8009d80 <HAL_RCC_GetPCLK1Freq>
 800ab14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	469a      	mov	sl, r3
 800ab1a:	f04f 0b00 	mov.w	fp, #0
 800ab1e:	46d0      	mov	r8, sl
 800ab20:	46d9      	mov	r9, fp
 800ab22:	eb18 0308 	adds.w	r3, r8, r8
 800ab26:	eb49 0409 	adc.w	r4, r9, r9
 800ab2a:	4698      	mov	r8, r3
 800ab2c:	46a1      	mov	r9, r4
 800ab2e:	eb18 080a 	adds.w	r8, r8, sl
 800ab32:	eb49 090b 	adc.w	r9, r9, fp
 800ab36:	f04f 0100 	mov.w	r1, #0
 800ab3a:	f04f 0200 	mov.w	r2, #0
 800ab3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab4a:	4688      	mov	r8, r1
 800ab4c:	4691      	mov	r9, r2
 800ab4e:	eb1a 0508 	adds.w	r5, sl, r8
 800ab52:	eb4b 0609 	adc.w	r6, fp, r9
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	f04f 0200 	mov.w	r2, #0
 800ab60:	f04f 0300 	mov.w	r3, #0
 800ab64:	f04f 0400 	mov.w	r4, #0
 800ab68:	0094      	lsls	r4, r2, #2
 800ab6a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab6e:	008b      	lsls	r3, r1, #2
 800ab70:	461a      	mov	r2, r3
 800ab72:	4623      	mov	r3, r4
 800ab74:	4628      	mov	r0, r5
 800ab76:	4631      	mov	r1, r6
 800ab78:	f7f6 f866 	bl	8000c48 <__aeabi_uldivmod>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	460c      	mov	r4, r1
 800ab80:	461a      	mov	r2, r3
 800ab82:	4b50      	ldr	r3, [pc, #320]	; (800acc4 <UART_SetConfig+0x6f4>)
 800ab84:	fba3 2302 	umull	r2, r3, r3, r2
 800ab88:	095b      	lsrs	r3, r3, #5
 800ab8a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	469b      	mov	fp, r3
 800ab92:	f04f 0c00 	mov.w	ip, #0
 800ab96:	46d9      	mov	r9, fp
 800ab98:	46e2      	mov	sl, ip
 800ab9a:	eb19 0309 	adds.w	r3, r9, r9
 800ab9e:	eb4a 040a 	adc.w	r4, sl, sl
 800aba2:	4699      	mov	r9, r3
 800aba4:	46a2      	mov	sl, r4
 800aba6:	eb19 090b 	adds.w	r9, r9, fp
 800abaa:	eb4a 0a0c 	adc.w	sl, sl, ip
 800abae:	f04f 0100 	mov.w	r1, #0
 800abb2:	f04f 0200 	mov.w	r2, #0
 800abb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800abba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800abbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800abc2:	4689      	mov	r9, r1
 800abc4:	4692      	mov	sl, r2
 800abc6:	eb1b 0509 	adds.w	r5, fp, r9
 800abca:	eb4c 060a 	adc.w	r6, ip, sl
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	4619      	mov	r1, r3
 800abd4:	f04f 0200 	mov.w	r2, #0
 800abd8:	f04f 0300 	mov.w	r3, #0
 800abdc:	f04f 0400 	mov.w	r4, #0
 800abe0:	0094      	lsls	r4, r2, #2
 800abe2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800abe6:	008b      	lsls	r3, r1, #2
 800abe8:	461a      	mov	r2, r3
 800abea:	4623      	mov	r3, r4
 800abec:	4628      	mov	r0, r5
 800abee:	4631      	mov	r1, r6
 800abf0:	f7f6 f82a 	bl	8000c48 <__aeabi_uldivmod>
 800abf4:	4603      	mov	r3, r0
 800abf6:	460c      	mov	r4, r1
 800abf8:	461a      	mov	r2, r3
 800abfa:	4b32      	ldr	r3, [pc, #200]	; (800acc4 <UART_SetConfig+0x6f4>)
 800abfc:	fba3 1302 	umull	r1, r3, r3, r2
 800ac00:	095b      	lsrs	r3, r3, #5
 800ac02:	2164      	movs	r1, #100	; 0x64
 800ac04:	fb01 f303 	mul.w	r3, r1, r3
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	011b      	lsls	r3, r3, #4
 800ac0c:	3332      	adds	r3, #50	; 0x32
 800ac0e:	4a2d      	ldr	r2, [pc, #180]	; (800acc4 <UART_SetConfig+0x6f4>)
 800ac10:	fba2 2303 	umull	r2, r3, r2, r3
 800ac14:	095b      	lsrs	r3, r3, #5
 800ac16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac1a:	4498      	add	r8, r3
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	469b      	mov	fp, r3
 800ac20:	f04f 0c00 	mov.w	ip, #0
 800ac24:	46d9      	mov	r9, fp
 800ac26:	46e2      	mov	sl, ip
 800ac28:	eb19 0309 	adds.w	r3, r9, r9
 800ac2c:	eb4a 040a 	adc.w	r4, sl, sl
 800ac30:	4699      	mov	r9, r3
 800ac32:	46a2      	mov	sl, r4
 800ac34:	eb19 090b 	adds.w	r9, r9, fp
 800ac38:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac3c:	f04f 0100 	mov.w	r1, #0
 800ac40:	f04f 0200 	mov.w	r2, #0
 800ac44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac48:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac4c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac50:	4689      	mov	r9, r1
 800ac52:	4692      	mov	sl, r2
 800ac54:	eb1b 0509 	adds.w	r5, fp, r9
 800ac58:	eb4c 060a 	adc.w	r6, ip, sl
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	4619      	mov	r1, r3
 800ac62:	f04f 0200 	mov.w	r2, #0
 800ac66:	f04f 0300 	mov.w	r3, #0
 800ac6a:	f04f 0400 	mov.w	r4, #0
 800ac6e:	0094      	lsls	r4, r2, #2
 800ac70:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac74:	008b      	lsls	r3, r1, #2
 800ac76:	461a      	mov	r2, r3
 800ac78:	4623      	mov	r3, r4
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	4631      	mov	r1, r6
 800ac7e:	f7f5 ffe3 	bl	8000c48 <__aeabi_uldivmod>
 800ac82:	4603      	mov	r3, r0
 800ac84:	460c      	mov	r4, r1
 800ac86:	461a      	mov	r2, r3
 800ac88:	4b0e      	ldr	r3, [pc, #56]	; (800acc4 <UART_SetConfig+0x6f4>)
 800ac8a:	fba3 1302 	umull	r1, r3, r3, r2
 800ac8e:	095b      	lsrs	r3, r3, #5
 800ac90:	2164      	movs	r1, #100	; 0x64
 800ac92:	fb01 f303 	mul.w	r3, r1, r3
 800ac96:	1ad3      	subs	r3, r2, r3
 800ac98:	011b      	lsls	r3, r3, #4
 800ac9a:	3332      	adds	r3, #50	; 0x32
 800ac9c:	4a09      	ldr	r2, [pc, #36]	; (800acc4 <UART_SetConfig+0x6f4>)
 800ac9e:	fba2 2303 	umull	r2, r3, r2, r3
 800aca2:	095b      	lsrs	r3, r3, #5
 800aca4:	f003 020f 	and.w	r2, r3, #15
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4442      	add	r2, r8
 800acae:	609a      	str	r2, [r3, #8]
}
 800acb0:	e7ff      	b.n	800acb2 <UART_SetConfig+0x6e2>
 800acb2:	bf00      	nop
 800acb4:	3714      	adds	r7, #20
 800acb6:	46bd      	mov	sp, r7
 800acb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acbc:	40011000 	.word	0x40011000
 800acc0:	40011400 	.word	0x40011400
 800acc4:	51eb851f 	.word	0x51eb851f

0800acc8 <LL_GPIO_SetPinMode>:
{
 800acc8:	b480      	push	{r7}
 800acca:	b089      	sub	sp, #36	; 0x24
 800accc:	af00      	add	r7, sp, #0
 800acce:	60f8      	str	r0, [r7, #12]
 800acd0:	60b9      	str	r1, [r7, #8]
 800acd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	fa93 f3a3 	rbit	r3, r3
 800ace2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	fab3 f383 	clz	r3, r3
 800acea:	b2db      	uxtb	r3, r3
 800acec:	005b      	lsls	r3, r3, #1
 800acee:	2103      	movs	r1, #3
 800acf0:	fa01 f303 	lsl.w	r3, r1, r3
 800acf4:	43db      	mvns	r3, r3
 800acf6:	401a      	ands	r2, r3
 800acf8:	68bb      	ldr	r3, [r7, #8]
 800acfa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acfc:	69fb      	ldr	r3, [r7, #28]
 800acfe:	fa93 f3a3 	rbit	r3, r3
 800ad02:	61bb      	str	r3, [r7, #24]
  return result;
 800ad04:	69bb      	ldr	r3, [r7, #24]
 800ad06:	fab3 f383 	clz	r3, r3
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	005b      	lsls	r3, r3, #1
 800ad0e:	6879      	ldr	r1, [r7, #4]
 800ad10:	fa01 f303 	lsl.w	r3, r1, r3
 800ad14:	431a      	orrs	r2, r3
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	601a      	str	r2, [r3, #0]
}
 800ad1a:	bf00      	nop
 800ad1c:	3724      	adds	r7, #36	; 0x24
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr

0800ad26 <LL_GPIO_SetPinOutputType>:
{
 800ad26:	b480      	push	{r7}
 800ad28:	b085      	sub	sp, #20
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	60f8      	str	r0, [r7, #12]
 800ad2e:	60b9      	str	r1, [r7, #8]
 800ad30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	685a      	ldr	r2, [r3, #4]
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	43db      	mvns	r3, r3
 800ad3a:	401a      	ands	r2, r3
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	6879      	ldr	r1, [r7, #4]
 800ad40:	fb01 f303 	mul.w	r3, r1, r3
 800ad44:	431a      	orrs	r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	605a      	str	r2, [r3, #4]
}
 800ad4a:	bf00      	nop
 800ad4c:	3714      	adds	r7, #20
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <LL_GPIO_SetPinSpeed>:
{
 800ad56:	b480      	push	{r7}
 800ad58:	b089      	sub	sp, #36	; 0x24
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	60f8      	str	r0, [r7, #12]
 800ad5e:	60b9      	str	r1, [r7, #8]
 800ad60:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	689a      	ldr	r2, [r3, #8]
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	fa93 f3a3 	rbit	r3, r3
 800ad70:	613b      	str	r3, [r7, #16]
  return result;
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	fab3 f383 	clz	r3, r3
 800ad78:	b2db      	uxtb	r3, r3
 800ad7a:	005b      	lsls	r3, r3, #1
 800ad7c:	2103      	movs	r1, #3
 800ad7e:	fa01 f303 	lsl.w	r3, r1, r3
 800ad82:	43db      	mvns	r3, r3
 800ad84:	401a      	ands	r2, r3
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad8a:	69fb      	ldr	r3, [r7, #28]
 800ad8c:	fa93 f3a3 	rbit	r3, r3
 800ad90:	61bb      	str	r3, [r7, #24]
  return result;
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	fab3 f383 	clz	r3, r3
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	005b      	lsls	r3, r3, #1
 800ad9c:	6879      	ldr	r1, [r7, #4]
 800ad9e:	fa01 f303 	lsl.w	r3, r1, r3
 800ada2:	431a      	orrs	r2, r3
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	609a      	str	r2, [r3, #8]
}
 800ada8:	bf00      	nop
 800adaa:	3724      	adds	r7, #36	; 0x24
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <LL_GPIO_SetPinPull>:
{
 800adb4:	b480      	push	{r7}
 800adb6:	b089      	sub	sp, #36	; 0x24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	68da      	ldr	r2, [r3, #12]
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adc8:	697b      	ldr	r3, [r7, #20]
 800adca:	fa93 f3a3 	rbit	r3, r3
 800adce:	613b      	str	r3, [r7, #16]
  return result;
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	fab3 f383 	clz	r3, r3
 800add6:	b2db      	uxtb	r3, r3
 800add8:	005b      	lsls	r3, r3, #1
 800adda:	2103      	movs	r1, #3
 800addc:	fa01 f303 	lsl.w	r3, r1, r3
 800ade0:	43db      	mvns	r3, r3
 800ade2:	401a      	ands	r2, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ade8:	69fb      	ldr	r3, [r7, #28]
 800adea:	fa93 f3a3 	rbit	r3, r3
 800adee:	61bb      	str	r3, [r7, #24]
  return result;
 800adf0:	69bb      	ldr	r3, [r7, #24]
 800adf2:	fab3 f383 	clz	r3, r3
 800adf6:	b2db      	uxtb	r3, r3
 800adf8:	005b      	lsls	r3, r3, #1
 800adfa:	6879      	ldr	r1, [r7, #4]
 800adfc:	fa01 f303 	lsl.w	r3, r1, r3
 800ae00:	431a      	orrs	r2, r3
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	60da      	str	r2, [r3, #12]
}
 800ae06:	bf00      	nop
 800ae08:	3724      	adds	r7, #36	; 0x24
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <LL_GPIO_SetAFPin_0_7>:
{
 800ae12:	b480      	push	{r7}
 800ae14:	b089      	sub	sp, #36	; 0x24
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	60f8      	str	r0, [r7, #12]
 800ae1a:	60b9      	str	r1, [r7, #8]
 800ae1c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6a1a      	ldr	r2, [r3, #32]
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	fa93 f3a3 	rbit	r3, r3
 800ae2c:	613b      	str	r3, [r7, #16]
  return result;
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	fab3 f383 	clz	r3, r3
 800ae34:	b2db      	uxtb	r3, r3
 800ae36:	009b      	lsls	r3, r3, #2
 800ae38:	210f      	movs	r1, #15
 800ae3a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae3e:	43db      	mvns	r3, r3
 800ae40:	401a      	ands	r2, r3
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae46:	69fb      	ldr	r3, [r7, #28]
 800ae48:	fa93 f3a3 	rbit	r3, r3
 800ae4c:	61bb      	str	r3, [r7, #24]
  return result;
 800ae4e:	69bb      	ldr	r3, [r7, #24]
 800ae50:	fab3 f383 	clz	r3, r3
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	6879      	ldr	r1, [r7, #4]
 800ae5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae5e:	431a      	orrs	r2, r3
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	621a      	str	r2, [r3, #32]
}
 800ae64:	bf00      	nop
 800ae66:	3724      	adds	r7, #36	; 0x24
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <LL_GPIO_SetAFPin_8_15>:
{
 800ae70:	b480      	push	{r7}
 800ae72:	b089      	sub	sp, #36	; 0x24
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	0a1b      	lsrs	r3, r3, #8
 800ae84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	fa93 f3a3 	rbit	r3, r3
 800ae8c:	613b      	str	r3, [r7, #16]
  return result;
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	fab3 f383 	clz	r3, r3
 800ae94:	b2db      	uxtb	r3, r3
 800ae96:	009b      	lsls	r3, r3, #2
 800ae98:	210f      	movs	r1, #15
 800ae9a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae9e:	43db      	mvns	r3, r3
 800aea0:	401a      	ands	r2, r3
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	0a1b      	lsrs	r3, r3, #8
 800aea6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aea8:	69fb      	ldr	r3, [r7, #28]
 800aeaa:	fa93 f3a3 	rbit	r3, r3
 800aeae:	61bb      	str	r3, [r7, #24]
  return result;
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	fab3 f383 	clz	r3, r3
 800aeb6:	b2db      	uxtb	r3, r3
 800aeb8:	009b      	lsls	r3, r3, #2
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	fa01 f303 	lsl.w	r3, r1, r3
 800aec0:	431a      	orrs	r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	625a      	str	r2, [r3, #36]	; 0x24
}
 800aec6:	bf00      	nop
 800aec8:	3724      	adds	r7, #36	; 0x24
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr

0800aed2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b088      	sub	sp, #32
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
 800aeda:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800aedc:	2300      	movs	r3, #0
 800aede:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 800aee0:	2300      	movs	r3, #0
 800aee2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	fa93 f3a3 	rbit	r3, r3
 800aef0:	613b      	str	r3, [r7, #16]
  return result;
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	fab3 f383 	clz	r3, r3
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800aefc:	e050      	b.n	800afa0 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	681a      	ldr	r2, [r3, #0]
 800af02:	2101      	movs	r1, #1
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	fa01 f303 	lsl.w	r3, r1, r3
 800af0a:	4013      	ands	r3, r2
 800af0c:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d042      	beq.n	800af9a <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d003      	beq.n	800af24 <LL_GPIO_Init+0x52>
 800af1c:	683b      	ldr	r3, [r7, #0]
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	2b02      	cmp	r3, #2
 800af22:	d10d      	bne.n	800af40 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	461a      	mov	r2, r3
 800af2a:	69b9      	ldr	r1, [r7, #24]
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f7ff ff12 	bl	800ad56 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	68db      	ldr	r3, [r3, #12]
 800af36:	461a      	mov	r2, r3
 800af38:	69b9      	ldr	r1, [r7, #24]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f7ff fef3 	bl	800ad26 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	691b      	ldr	r3, [r3, #16]
 800af44:	461a      	mov	r2, r3
 800af46:	69b9      	ldr	r1, [r7, #24]
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f7ff ff33 	bl	800adb4 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	2b02      	cmp	r3, #2
 800af54:	d11a      	bne.n	800af8c <LL_GPIO_Init+0xba>
 800af56:	69bb      	ldr	r3, [r7, #24]
 800af58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	fa93 f3a3 	rbit	r3, r3
 800af60:	60bb      	str	r3, [r7, #8]
  return result;
 800af62:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800af64:	fab3 f383 	clz	r3, r3
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b07      	cmp	r3, #7
 800af6c:	d807      	bhi.n	800af7e <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	695b      	ldr	r3, [r3, #20]
 800af72:	461a      	mov	r2, r3
 800af74:	69b9      	ldr	r1, [r7, #24]
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7ff ff4b 	bl	800ae12 <LL_GPIO_SetAFPin_0_7>
 800af7c:	e006      	b.n	800af8c <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	695b      	ldr	r3, [r3, #20]
 800af82:	461a      	mov	r2, r3
 800af84:	69b9      	ldr	r1, [r7, #24]
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f7ff ff72 	bl	800ae70 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	461a      	mov	r2, r3
 800af92:	69b9      	ldr	r1, [r7, #24]
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f7ff fe97 	bl	800acc8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800af9a:	69fb      	ldr	r3, [r7, #28]
 800af9c:	3301      	adds	r3, #1
 800af9e:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	69fb      	ldr	r3, [r7, #28]
 800afa6:	fa22 f303 	lsr.w	r3, r2, r3
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d1a7      	bne.n	800aefe <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800afae:	2300      	movs	r3, #0
}
 800afb0:	4618      	mov	r0, r3
 800afb2:	3720      	adds	r7, #32
 800afb4:	46bd      	mov	sp, r7
 800afb6:	bd80      	pop	{r7, pc}

0800afb8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800afb8:	b480      	push	{r7}
 800afba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800afbc:	4b04      	ldr	r3, [pc, #16]	; (800afd0 <LL_RCC_GetSysClkSource+0x18>)
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	f003 030c 	and.w	r3, r3, #12
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	46bd      	mov	sp, r7
 800afc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afcc:	4770      	bx	lr
 800afce:	bf00      	nop
 800afd0:	40023800 	.word	0x40023800

0800afd4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800afd4:	b480      	push	{r7}
 800afd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800afd8:	4b04      	ldr	r3, [pc, #16]	; (800afec <LL_RCC_GetAHBPrescaler+0x18>)
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800afe0:	4618      	mov	r0, r3
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	40023800 	.word	0x40023800

0800aff0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800aff0:	b480      	push	{r7}
 800aff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800aff4:	4b04      	ldr	r3, [pc, #16]	; (800b008 <LL_RCC_GetAPB1Prescaler+0x18>)
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 800affc:	4618      	mov	r0, r3
 800affe:	46bd      	mov	sp, r7
 800b000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b004:	4770      	bx	lr
 800b006:	bf00      	nop
 800b008:	40023800 	.word	0x40023800

0800b00c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800b00c:	b480      	push	{r7}
 800b00e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800b010:	4b04      	ldr	r3, [pc, #16]	; (800b024 <LL_RCC_GetAPB2Prescaler+0x18>)
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800b018:	4618      	mov	r0, r3
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr
 800b022:	bf00      	nop
 800b024:	40023800 	.word	0x40023800

0800b028 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800b028:	b480      	push	{r7}
 800b02a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800b02c:	4b04      	ldr	r3, [pc, #16]	; (800b040 <LL_RCC_PLL_GetMainSource+0x18>)
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 800b034:	4618      	mov	r0, r3
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	40023800 	.word	0x40023800

0800b044 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800b044:	b480      	push	{r7}
 800b046:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800b048:	4b04      	ldr	r3, [pc, #16]	; (800b05c <LL_RCC_PLL_GetN+0x18>)
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	099b      	lsrs	r3, r3, #6
 800b04e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800b052:	4618      	mov	r0, r3
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr
 800b05c:	40023800 	.word	0x40023800

0800b060 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800b060:	b480      	push	{r7}
 800b062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 800b064:	4b04      	ldr	r3, [pc, #16]	; (800b078 <LL_RCC_PLL_GetP+0x18>)
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
 800b076:	bf00      	nop
 800b078:	40023800 	.word	0x40023800

0800b07c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800b07c:	b480      	push	{r7}
 800b07e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800b080:	4b04      	ldr	r3, [pc, #16]	; (800b094 <LL_RCC_PLL_GetDivider+0x18>)
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800b088:	4618      	mov	r0, r3
 800b08a:	46bd      	mov	sp, r7
 800b08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b090:	4770      	bx	lr
 800b092:	bf00      	nop
 800b094:	40023800 	.word	0x40023800

0800b098 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800b0a0:	f000 f820 	bl	800b0e4 <RCC_GetSystemClockFreq>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 f83e 	bl	800b130 <RCC_GetHCLKClockFreq>
 800b0b4:	4602      	mov	r2, r0
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f000 f84c 	bl	800b15c <RCC_GetPCLK1ClockFreq>
 800b0c4:	4602      	mov	r2, r0
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f000 f858 	bl	800b184 <RCC_GetPCLK2ClockFreq>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	60da      	str	r2, [r3, #12]
}
 800b0da:	bf00      	nop
 800b0dc:	3708      	adds	r7, #8
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800b0ee:	f7ff ff63 	bl	800afb8 <LL_RCC_GetSysClkSource>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	2b04      	cmp	r3, #4
 800b0f6:	d006      	beq.n	800b106 <RCC_GetSystemClockFreq+0x22>
 800b0f8:	2b08      	cmp	r3, #8
 800b0fa:	d007      	beq.n	800b10c <RCC_GetSystemClockFreq+0x28>
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10a      	bne.n	800b116 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800b100:	4b09      	ldr	r3, [pc, #36]	; (800b128 <RCC_GetSystemClockFreq+0x44>)
 800b102:	607b      	str	r3, [r7, #4]
      break;
 800b104:	e00a      	b.n	800b11c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800b106:	4b09      	ldr	r3, [pc, #36]	; (800b12c <RCC_GetSystemClockFreq+0x48>)
 800b108:	607b      	str	r3, [r7, #4]
      break;
 800b10a:	e007      	b.n	800b11c <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800b10c:	2008      	movs	r0, #8
 800b10e:	f000 f84d 	bl	800b1ac <RCC_PLL_GetFreqDomain_SYS>
 800b112:	6078      	str	r0, [r7, #4]
      break;
 800b114:	e002      	b.n	800b11c <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800b116:	4b04      	ldr	r3, [pc, #16]	; (800b128 <RCC_GetSystemClockFreq+0x44>)
 800b118:	607b      	str	r3, [r7, #4]
      break;
 800b11a:	bf00      	nop
  }

  return frequency;
 800b11c:	687b      	ldr	r3, [r7, #4]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3708      	adds	r7, #8
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	00f42400 	.word	0x00f42400
 800b12c:	007a1200 	.word	0x007a1200

0800b130 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800b130:	b580      	push	{r7, lr}
 800b132:	b082      	sub	sp, #8
 800b134:	af00      	add	r7, sp, #0
 800b136:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800b138:	f7ff ff4c 	bl	800afd4 <LL_RCC_GetAHBPrescaler>
 800b13c:	4603      	mov	r3, r0
 800b13e:	091b      	lsrs	r3, r3, #4
 800b140:	f003 030f 	and.w	r3, r3, #15
 800b144:	4a04      	ldr	r2, [pc, #16]	; (800b158 <RCC_GetHCLKClockFreq+0x28>)
 800b146:	5cd3      	ldrb	r3, [r2, r3]
 800b148:	461a      	mov	r2, r3
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	40d3      	lsrs	r3, r2
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3708      	adds	r7, #8
 800b152:	46bd      	mov	sp, r7
 800b154:	bd80      	pop	{r7, pc}
 800b156:	bf00      	nop
 800b158:	0800f8f4 	.word	0x0800f8f4

0800b15c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b082      	sub	sp, #8
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800b164:	f7ff ff44 	bl	800aff0 <LL_RCC_GetAPB1Prescaler>
 800b168:	4603      	mov	r3, r0
 800b16a:	0a9b      	lsrs	r3, r3, #10
 800b16c:	4a04      	ldr	r2, [pc, #16]	; (800b180 <RCC_GetPCLK1ClockFreq+0x24>)
 800b16e:	5cd3      	ldrb	r3, [r2, r3]
 800b170:	461a      	mov	r2, r3
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	40d3      	lsrs	r3, r2
}
 800b176:	4618      	mov	r0, r3
 800b178:	3708      	adds	r7, #8
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	0800f904 	.word	0x0800f904

0800b184 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b082      	sub	sp, #8
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800b18c:	f7ff ff3e 	bl	800b00c <LL_RCC_GetAPB2Prescaler>
 800b190:	4603      	mov	r3, r0
 800b192:	0b5b      	lsrs	r3, r3, #13
 800b194:	4a04      	ldr	r2, [pc, #16]	; (800b1a8 <RCC_GetPCLK2ClockFreq+0x24>)
 800b196:	5cd3      	ldrb	r3, [r2, r3]
 800b198:	461a      	mov	r2, r3
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	40d3      	lsrs	r3, r2
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3708      	adds	r7, #8
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bd80      	pop	{r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	0800f904 	.word	0x0800f904

0800b1ac <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800b1ac:	b590      	push	{r4, r7, lr}
 800b1ae:	b087      	sub	sp, #28
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	617b      	str	r3, [r7, #20]
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	60fb      	str	r3, [r7, #12]
 800b1bc:	2300      	movs	r3, #0
 800b1be:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800b1c0:	f7ff ff32 	bl	800b028 <LL_RCC_PLL_GetMainSource>
 800b1c4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d003      	beq.n	800b1d4 <RCC_PLL_GetFreqDomain_SYS+0x28>
 800b1cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1d0:	d003      	beq.n	800b1da <RCC_PLL_GetFreqDomain_SYS+0x2e>
 800b1d2:	e005      	b.n	800b1e0 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800b1d4:	4b12      	ldr	r3, [pc, #72]	; (800b220 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800b1d6:	617b      	str	r3, [r7, #20]
      break;
 800b1d8:	e005      	b.n	800b1e6 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800b1da:	4b12      	ldr	r3, [pc, #72]	; (800b224 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800b1dc:	617b      	str	r3, [r7, #20]
      break;
 800b1de:	e002      	b.n	800b1e6 <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 800b1e0:	4b0f      	ldr	r3, [pc, #60]	; (800b220 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800b1e2:	617b      	str	r3, [r7, #20]
      break;
 800b1e4:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2b08      	cmp	r3, #8
 800b1ea:	d113      	bne.n	800b214 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800b1ec:	f7ff ff46 	bl	800b07c <LL_RCC_PLL_GetDivider>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	697b      	ldr	r3, [r7, #20]
 800b1f4:	fbb3 f4f2 	udiv	r4, r3, r2
 800b1f8:	f7ff ff24 	bl	800b044 <LL_RCC_PLL_GetN>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	fb03 f404 	mul.w	r4, r3, r4
 800b202:	f7ff ff2d 	bl	800b060 <LL_RCC_PLL_GetP>
 800b206:	4603      	mov	r3, r0
 800b208:	0c1b      	lsrs	r3, r3, #16
 800b20a:	3301      	adds	r3, #1
 800b20c:	005b      	lsls	r3, r3, #1
 800b20e:	fbb4 f3f3 	udiv	r3, r4, r3
 800b212:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800b214:	693b      	ldr	r3, [r7, #16]
}
 800b216:	4618      	mov	r0, r3
 800b218:	371c      	adds	r7, #28
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd90      	pop	{r4, r7, pc}
 800b21e:	bf00      	nop
 800b220:	00f42400 	.word	0x00f42400
 800b224:	007a1200 	.word	0x007a1200

0800b228 <LL_SPI_IsEnabled>:
{
 800b228:	b480      	push	{r7}
 800b22a:	b083      	sub	sp, #12
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b238:	2b40      	cmp	r3, #64	; 0x40
 800b23a:	d101      	bne.n	800b240 <LL_SPI_IsEnabled+0x18>
 800b23c:	2301      	movs	r3, #1
 800b23e:	e000      	b.n	800b242 <LL_SPI_IsEnabled+0x1a>
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	370c      	adds	r7, #12
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr

0800b24e <LL_SPI_SetCRCPolynomial>:
{
 800b24e:	b480      	push	{r7}
 800b250:	b083      	sub	sp, #12
 800b252:	af00      	add	r7, sp, #0
 800b254:	6078      	str	r0, [r7, #4]
 800b256:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	461a      	mov	r2, r3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	611a      	str	r2, [r3, #16]
}
 800b262:	bf00      	nop
 800b264:	370c      	adds	r7, #12
 800b266:	46bd      	mov	sp, r7
 800b268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26c:	4770      	bx	lr

0800b26e <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b084      	sub	sp, #16
 800b272:	af00      	add	r7, sp, #0
 800b274:	6078      	str	r0, [r7, #4]
 800b276:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f7ff ffd3 	bl	800b228 <LL_SPI_IsEnabled>
 800b282:	4603      	mov	r3, r0
 800b284:	2b00      	cmp	r3, #0
 800b286:	d139      	bne.n	800b2fc <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b290:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800b294:	683a      	ldr	r2, [r7, #0]
 800b296:	6811      	ldr	r1, [r2, #0]
 800b298:	683a      	ldr	r2, [r7, #0]
 800b29a:	6852      	ldr	r2, [r2, #4]
 800b29c:	4311      	orrs	r1, r2
 800b29e:	683a      	ldr	r2, [r7, #0]
 800b2a0:	6892      	ldr	r2, [r2, #8]
 800b2a2:	4311      	orrs	r1, r2
 800b2a4:	683a      	ldr	r2, [r7, #0]
 800b2a6:	68d2      	ldr	r2, [r2, #12]
 800b2a8:	4311      	orrs	r1, r2
 800b2aa:	683a      	ldr	r2, [r7, #0]
 800b2ac:	6912      	ldr	r2, [r2, #16]
 800b2ae:	4311      	orrs	r1, r2
 800b2b0:	683a      	ldr	r2, [r7, #0]
 800b2b2:	6952      	ldr	r2, [r2, #20]
 800b2b4:	4311      	orrs	r1, r2
 800b2b6:	683a      	ldr	r2, [r7, #0]
 800b2b8:	6992      	ldr	r2, [r2, #24]
 800b2ba:	4311      	orrs	r1, r2
 800b2bc:	683a      	ldr	r2, [r7, #0]
 800b2be:	69d2      	ldr	r2, [r2, #28]
 800b2c0:	4311      	orrs	r1, r2
 800b2c2:	683a      	ldr	r2, [r7, #0]
 800b2c4:	6a12      	ldr	r2, [r2, #32]
 800b2c6:	430a      	orrs	r2, r1
 800b2c8:	431a      	orrs	r2, r3
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f023 0204 	bic.w	r2, r3, #4
 800b2d6:	683b      	ldr	r3, [r7, #0]
 800b2d8:	695b      	ldr	r3, [r3, #20]
 800b2da:	0c1b      	lsrs	r3, r3, #16
 800b2dc:	431a      	orrs	r2, r3
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	6a1b      	ldr	r3, [r3, #32]
 800b2e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2ea:	d105      	bne.n	800b2f8 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800b2ec:	683b      	ldr	r3, [r7, #0]
 800b2ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	6878      	ldr	r0, [r7, #4]
 800b2f4:	f7ff ffab 	bl	800b24e <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	69db      	ldr	r3, [r3, #28]
 800b300:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	61da      	str	r2, [r3, #28]
  return status;
 800b308:	7bfb      	ldrb	r3, [r7, #15]
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3710      	adds	r7, #16
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <LL_TIM_SetPrescaler>:
{
 800b312:	b480      	push	{r7}
 800b314:	b083      	sub	sp, #12
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
 800b31a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	683a      	ldr	r2, [r7, #0]
 800b320:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b322:	bf00      	nop
 800b324:	370c      	adds	r7, #12
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr

0800b32e <LL_TIM_SetAutoReload>:
{
 800b32e:	b480      	push	{r7}
 800b330:	b083      	sub	sp, #12
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
 800b336:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	683a      	ldr	r2, [r7, #0]
 800b33c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800b33e:	bf00      	nop
 800b340:	370c      	adds	r7, #12
 800b342:	46bd      	mov	sp, r7
 800b344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b348:	4770      	bx	lr

0800b34a <LL_TIM_SetRepetitionCounter>:
{
 800b34a:	b480      	push	{r7}
 800b34c:	b083      	sub	sp, #12
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	683a      	ldr	r2, [r7, #0]
 800b358:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <LL_TIM_OC_SetCompareCH1>:
{
 800b366:	b480      	push	{r7}
 800b368:	b083      	sub	sp, #12
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
 800b36e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	683a      	ldr	r2, [r7, #0]
 800b374:	635a      	str	r2, [r3, #52]	; 0x34
}
 800b376:	bf00      	nop
 800b378:	370c      	adds	r7, #12
 800b37a:	46bd      	mov	sp, r7
 800b37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b380:	4770      	bx	lr

0800b382 <LL_TIM_OC_SetCompareCH2>:
{
 800b382:	b480      	push	{r7}
 800b384:	b083      	sub	sp, #12
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
 800b38a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	683a      	ldr	r2, [r7, #0]
 800b390:	639a      	str	r2, [r3, #56]	; 0x38
}
 800b392:	bf00      	nop
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39c:	4770      	bx	lr

0800b39e <LL_TIM_OC_SetCompareCH3>:
{
 800b39e:	b480      	push	{r7}
 800b3a0:	b083      	sub	sp, #12
 800b3a2:	af00      	add	r7, sp, #0
 800b3a4:	6078      	str	r0, [r7, #4]
 800b3a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b3ae:	bf00      	nop
 800b3b0:	370c      	adds	r7, #12
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b8:	4770      	bx	lr

0800b3ba <LL_TIM_OC_SetCompareCH4>:
{
 800b3ba:	b480      	push	{r7}
 800b3bc:	b083      	sub	sp, #12
 800b3be:	af00      	add	r7, sp, #0
 800b3c0:	6078      	str	r0, [r7, #4]
 800b3c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	683a      	ldr	r2, [r7, #0]
 800b3c8:	641a      	str	r2, [r3, #64]	; 0x40
}
 800b3ca:	bf00      	nop
 800b3cc:	370c      	adds	r7, #12
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr

0800b3d6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800b3d6:	b480      	push	{r7}
 800b3d8:	b083      	sub	sp, #12
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	695b      	ldr	r3, [r3, #20]
 800b3e2:	f043 0201 	orr.w	r2, r3, #1
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	615a      	str	r2, [r3, #20]
}
 800b3ea:	bf00      	nop
 800b3ec:	370c      	adds	r7, #12
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f4:	4770      	bx	lr
	...

0800b3f8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b084      	sub	sp, #16
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	4a3d      	ldr	r2, [pc, #244]	; (800b500 <LL_TIM_Init+0x108>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d013      	beq.n	800b438 <LL_TIM_Init+0x40>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b416:	d00f      	beq.n	800b438 <LL_TIM_Init+0x40>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	4a3a      	ldr	r2, [pc, #232]	; (800b504 <LL_TIM_Init+0x10c>)
 800b41c:	4293      	cmp	r3, r2
 800b41e:	d00b      	beq.n	800b438 <LL_TIM_Init+0x40>
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	4a39      	ldr	r2, [pc, #228]	; (800b508 <LL_TIM_Init+0x110>)
 800b424:	4293      	cmp	r3, r2
 800b426:	d007      	beq.n	800b438 <LL_TIM_Init+0x40>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	4a38      	ldr	r2, [pc, #224]	; (800b50c <LL_TIM_Init+0x114>)
 800b42c:	4293      	cmp	r3, r2
 800b42e:	d003      	beq.n	800b438 <LL_TIM_Init+0x40>
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	4a37      	ldr	r2, [pc, #220]	; (800b510 <LL_TIM_Init+0x118>)
 800b434:	4293      	cmp	r3, r2
 800b436:	d106      	bne.n	800b446 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	4313      	orrs	r3, r2
 800b444:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	4a2d      	ldr	r2, [pc, #180]	; (800b500 <LL_TIM_Init+0x108>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d02b      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b454:	d027      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a2a      	ldr	r2, [pc, #168]	; (800b504 <LL_TIM_Init+0x10c>)
 800b45a:	4293      	cmp	r3, r2
 800b45c:	d023      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4a29      	ldr	r2, [pc, #164]	; (800b508 <LL_TIM_Init+0x110>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d01f      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	4a28      	ldr	r2, [pc, #160]	; (800b50c <LL_TIM_Init+0x114>)
 800b46a:	4293      	cmp	r3, r2
 800b46c:	d01b      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	4a27      	ldr	r2, [pc, #156]	; (800b510 <LL_TIM_Init+0x118>)
 800b472:	4293      	cmp	r3, r2
 800b474:	d017      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	4a26      	ldr	r2, [pc, #152]	; (800b514 <LL_TIM_Init+0x11c>)
 800b47a:	4293      	cmp	r3, r2
 800b47c:	d013      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	4a25      	ldr	r2, [pc, #148]	; (800b518 <LL_TIM_Init+0x120>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d00f      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	4a24      	ldr	r2, [pc, #144]	; (800b51c <LL_TIM_Init+0x124>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	d00b      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a23      	ldr	r2, [pc, #140]	; (800b520 <LL_TIM_Init+0x128>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d007      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	4a22      	ldr	r2, [pc, #136]	; (800b524 <LL_TIM_Init+0x12c>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d003      	beq.n	800b4a6 <LL_TIM_Init+0xae>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a21      	ldr	r2, [pc, #132]	; (800b528 <LL_TIM_Init+0x130>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d106      	bne.n	800b4b4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	68db      	ldr	r3, [r3, #12]
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	4619      	mov	r1, r3
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	f7ff ff34 	bl	800b32e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	881b      	ldrh	r3, [r3, #0]
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f7ff ff20 	bl	800b312 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a0a      	ldr	r2, [pc, #40]	; (800b500 <LL_TIM_Init+0x108>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d003      	beq.n	800b4e2 <LL_TIM_Init+0xea>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a0c      	ldr	r2, [pc, #48]	; (800b510 <LL_TIM_Init+0x118>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d105      	bne.n	800b4ee <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	7c1b      	ldrb	r3, [r3, #16]
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	6878      	ldr	r0, [r7, #4]
 800b4ea:	f7ff ff2e 	bl	800b34a <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f7ff ff71 	bl	800b3d6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3710      	adds	r7, #16
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	40010000 	.word	0x40010000
 800b504:	40000400 	.word	0x40000400
 800b508:	40000800 	.word	0x40000800
 800b50c:	40000c00 	.word	0x40000c00
 800b510:	40010400 	.word	0x40010400
 800b514:	40014000 	.word	0x40014000
 800b518:	40014400 	.word	0x40014400
 800b51c:	40014800 	.word	0x40014800
 800b520:	40001800 	.word	0x40001800
 800b524:	40001c00 	.word	0x40001c00
 800b528:	40002000 	.word	0x40002000

0800b52c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b086      	sub	sp, #24
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	2b10      	cmp	r3, #16
 800b540:	d012      	beq.n	800b568 <LL_TIM_OC_Init+0x3c>
 800b542:	2b10      	cmp	r3, #16
 800b544:	d802      	bhi.n	800b54c <LL_TIM_OC_Init+0x20>
 800b546:	2b01      	cmp	r3, #1
 800b548:	d007      	beq.n	800b55a <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800b54a:	e022      	b.n	800b592 <LL_TIM_OC_Init+0x66>
  switch (Channel)
 800b54c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b550:	d011      	beq.n	800b576 <LL_TIM_OC_Init+0x4a>
 800b552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b556:	d015      	beq.n	800b584 <LL_TIM_OC_Init+0x58>
      break;
 800b558:	e01b      	b.n	800b592 <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800b55a:	6879      	ldr	r1, [r7, #4]
 800b55c:	68f8      	ldr	r0, [r7, #12]
 800b55e:	f000 f81d 	bl	800b59c <OC1Config>
 800b562:	4603      	mov	r3, r0
 800b564:	75fb      	strb	r3, [r7, #23]
      break;
 800b566:	e014      	b.n	800b592 <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800b568:	6879      	ldr	r1, [r7, #4]
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 f882 	bl	800b674 <OC2Config>
 800b570:	4603      	mov	r3, r0
 800b572:	75fb      	strb	r3, [r7, #23]
      break;
 800b574:	e00d      	b.n	800b592 <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800b576:	6879      	ldr	r1, [r7, #4]
 800b578:	68f8      	ldr	r0, [r7, #12]
 800b57a:	f000 f8eb 	bl	800b754 <OC3Config>
 800b57e:	4603      	mov	r3, r0
 800b580:	75fb      	strb	r3, [r7, #23]
      break;
 800b582:	e006      	b.n	800b592 <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800b584:	6879      	ldr	r1, [r7, #4]
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f000 f954 	bl	800b834 <OC4Config>
 800b58c:	4603      	mov	r3, r0
 800b58e:	75fb      	strb	r3, [r7, #23]
      break;
 800b590:	bf00      	nop
  }

  return result;
 800b592:	7dfb      	ldrb	r3, [r7, #23]
}
 800b594:	4618      	mov	r0, r3
 800b596:	3718      	adds	r7, #24
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}

0800b59c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b086      	sub	sp, #24
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6a1b      	ldr	r3, [r3, #32]
 800b5aa:	f023 0201 	bic.w	r2, r3, #1
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6a1b      	ldr	r3, [r3, #32]
 800b5b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	685b      	ldr	r3, [r3, #4]
 800b5bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	699b      	ldr	r3, [r3, #24]
 800b5c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	f023 0303 	bic.w	r3, r3, #3
 800b5ca:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f023 0202 	bic.w	r2, r3, #2
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	691b      	ldr	r3, [r3, #16]
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	f023 0201 	bic.w	r2, r3, #1
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	4a1c      	ldr	r2, [pc, #112]	; (800b66c <OC1Config+0xd0>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d003      	beq.n	800b606 <OC1Config+0x6a>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4a1b      	ldr	r2, [pc, #108]	; (800b670 <OC1Config+0xd4>)
 800b602:	4293      	cmp	r3, r2
 800b604:	d11e      	bne.n	800b644 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800b606:	697b      	ldr	r3, [r7, #20]
 800b608:	f023 0208 	bic.w	r2, r3, #8
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	695b      	ldr	r3, [r3, #20]
 800b610:	009b      	lsls	r3, r3, #2
 800b612:	4313      	orrs	r3, r2
 800b614:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f023 0204 	bic.w	r2, r3, #4
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	009b      	lsls	r3, r3, #2
 800b622:	4313      	orrs	r3, r2
 800b624:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	699b      	ldr	r3, [r3, #24]
 800b630:	4313      	orrs	r3, r2
 800b632:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800b634:	693b      	ldr	r3, [r7, #16]
 800b636:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	69db      	ldr	r3, [r3, #28]
 800b63e:	005b      	lsls	r3, r3, #1
 800b640:	4313      	orrs	r3, r2
 800b642:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	693a      	ldr	r2, [r7, #16]
 800b648:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	68db      	ldr	r3, [r3, #12]
 800b654:	4619      	mov	r1, r3
 800b656:	6878      	ldr	r0, [r7, #4]
 800b658:	f7ff fe85 	bl	800b366 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	697a      	ldr	r2, [r7, #20]
 800b660:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800b662:	2300      	movs	r3, #0
}
 800b664:	4618      	mov	r0, r3
 800b666:	3718      	adds	r7, #24
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	40010000 	.word	0x40010000
 800b670:	40010400 	.word	0x40010400

0800b674 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b086      	sub	sp, #24
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6a1b      	ldr	r3, [r3, #32]
 800b682:	f023 0210 	bic.w	r2, r3, #16
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6a1b      	ldr	r3, [r3, #32]
 800b68e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	699b      	ldr	r3, [r3, #24]
 800b69a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b6a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	021b      	lsls	r3, r3, #8
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	f023 0220 	bic.w	r2, r3, #32
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	691b      	ldr	r3, [r3, #16]
 800b6be:	011b      	lsls	r3, r3, #4
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	f023 0210 	bic.w	r2, r3, #16
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	011b      	lsls	r3, r3, #4
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	4a1d      	ldr	r2, [pc, #116]	; (800b74c <OC2Config+0xd8>)
 800b6d8:	4293      	cmp	r3, r2
 800b6da:	d003      	beq.n	800b6e4 <OC2Config+0x70>
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	4a1c      	ldr	r2, [pc, #112]	; (800b750 <OC2Config+0xdc>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d11f      	bne.n	800b724 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	695b      	ldr	r3, [r3, #20]
 800b6ee:	019b      	lsls	r3, r3, #6
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	019b      	lsls	r3, r3, #6
 800b700:	4313      	orrs	r3, r2
 800b702:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800b704:	693b      	ldr	r3, [r7, #16]
 800b706:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	699b      	ldr	r3, [r3, #24]
 800b70e:	009b      	lsls	r3, r3, #2
 800b710:	4313      	orrs	r3, r2
 800b712:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	69db      	ldr	r3, [r3, #28]
 800b71e:	00db      	lsls	r3, r3, #3
 800b720:	4313      	orrs	r3, r2
 800b722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	693a      	ldr	r2, [r7, #16]
 800b728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	68fa      	ldr	r2, [r7, #12]
 800b72e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	68db      	ldr	r3, [r3, #12]
 800b734:	4619      	mov	r1, r3
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f7ff fe23 	bl	800b382 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	697a      	ldr	r2, [r7, #20]
 800b740:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3718      	adds	r7, #24
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}
 800b74c:	40010000 	.word	0x40010000
 800b750:	40010400 	.word	0x40010400

0800b754 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b086      	sub	sp, #24
 800b758:	af00      	add	r7, sp, #0
 800b75a:	6078      	str	r0, [r7, #4]
 800b75c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6a1b      	ldr	r3, [r3, #32]
 800b762:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	6a1b      	ldr	r3, [r3, #32]
 800b76e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	69db      	ldr	r3, [r3, #28]
 800b77a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	f023 0303 	bic.w	r3, r3, #3
 800b782:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	4313      	orrs	r3, r2
 800b790:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	691b      	ldr	r3, [r3, #16]
 800b79c:	021b      	lsls	r3, r3, #8
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b7a8:	683b      	ldr	r3, [r7, #0]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	021b      	lsls	r3, r3, #8
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	4a1d      	ldr	r2, [pc, #116]	; (800b82c <OC3Config+0xd8>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d003      	beq.n	800b7c2 <OC3Config+0x6e>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	4a1c      	ldr	r2, [pc, #112]	; (800b830 <OC3Config+0xdc>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d11f      	bne.n	800b802 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800b7c2:	697b      	ldr	r3, [r7, #20]
 800b7c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	695b      	ldr	r3, [r3, #20]
 800b7cc:	029b      	lsls	r3, r3, #10
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b7d8:	683b      	ldr	r3, [r7, #0]
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	029b      	lsls	r3, r3, #10
 800b7de:	4313      	orrs	r3, r2
 800b7e0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b7e8:	683b      	ldr	r3, [r7, #0]
 800b7ea:	699b      	ldr	r3, [r3, #24]
 800b7ec:	011b      	lsls	r3, r3, #4
 800b7ee:	4313      	orrs	r3, r2
 800b7f0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	69db      	ldr	r3, [r3, #28]
 800b7fc:	015b      	lsls	r3, r3, #5
 800b7fe:	4313      	orrs	r3, r2
 800b800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	693a      	ldr	r2, [r7, #16]
 800b806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	68fa      	ldr	r2, [r7, #12]
 800b80c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	68db      	ldr	r3, [r3, #12]
 800b812:	4619      	mov	r1, r3
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f7ff fdc2 	bl	800b39e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	697a      	ldr	r2, [r7, #20]
 800b81e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800b820:	2300      	movs	r3, #0
}
 800b822:	4618      	mov	r0, r3
 800b824:	3718      	adds	r7, #24
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	40010000 	.word	0x40010000
 800b830:	40010400 	.word	0x40010400

0800b834 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800b834:	b580      	push	{r7, lr}
 800b836:	b086      	sub	sp, #24
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	6a1b      	ldr	r3, [r3, #32]
 800b842:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a1b      	ldr	r3, [r3, #32]
 800b84e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	69db      	ldr	r3, [r3, #28]
 800b85a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	021b      	lsls	r3, r3, #8
 800b870:	4313      	orrs	r3, r2
 800b872:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800b874:	693b      	ldr	r3, [r7, #16]
 800b876:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	691b      	ldr	r3, [r3, #16]
 800b87e:	031b      	lsls	r3, r3, #12
 800b880:	4313      	orrs	r3, r2
 800b882:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	031b      	lsls	r3, r3, #12
 800b890:	4313      	orrs	r3, r2
 800b892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4a11      	ldr	r2, [pc, #68]	; (800b8dc <OC4Config+0xa8>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d003      	beq.n	800b8a4 <OC4Config+0x70>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	4a10      	ldr	r2, [pc, #64]	; (800b8e0 <OC4Config+0xac>)
 800b8a0:	4293      	cmp	r3, r2
 800b8a2:	d107      	bne.n	800b8b4 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	699b      	ldr	r3, [r3, #24]
 800b8ae:	019b      	lsls	r3, r3, #6
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	697a      	ldr	r2, [r7, #20]
 800b8b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	68fa      	ldr	r2, [r7, #12]
 800b8be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	4619      	mov	r1, r3
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f7ff fd77 	bl	800b3ba <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	693a      	ldr	r2, [r7, #16]
 800b8d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800b8d2:	2300      	movs	r3, #0
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3718      	adds	r7, #24
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}
 800b8dc:	40010000 	.word	0x40010000
 800b8e0:	40010400 	.word	0x40010400

0800b8e4 <LL_USART_IsEnabled>:
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	68db      	ldr	r3, [r3, #12]
 800b8f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b8f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b8f8:	bf0c      	ite	eq
 800b8fa:	2301      	moveq	r3, #1
 800b8fc:	2300      	movne	r3, #0
 800b8fe:	b2db      	uxtb	r3, r3
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <LL_USART_SetStopBitsLength>:
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	431a      	orrs	r2, r3
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	611a      	str	r2, [r3, #16]
}
 800b926:	bf00      	nop
 800b928:	370c      	adds	r7, #12
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr

0800b932 <LL_USART_SetHWFlowCtrl>:
{
 800b932:	b480      	push	{r7}
 800b934:	b083      	sub	sp, #12
 800b936:	af00      	add	r7, sp, #0
 800b938:	6078      	str	r0, [r7, #4]
 800b93a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	695b      	ldr	r3, [r3, #20]
 800b940:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	431a      	orrs	r2, r3
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	615a      	str	r2, [r3, #20]
}
 800b94c:	bf00      	nop
 800b94e:	370c      	adds	r7, #12
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr

0800b958 <LL_USART_SetBaudRate>:
{
 800b958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	b085      	sub	sp, #20
 800b95e:	af00      	add	r7, sp, #0
 800b960:	60f8      	str	r0, [r7, #12]
 800b962:	60b9      	str	r1, [r7, #8]
 800b964:	607a      	str	r2, [r7, #4]
 800b966:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b96e:	f040 80c1 	bne.w	800baf4 <LL_USART_SetBaudRate+0x19c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	461d      	mov	r5, r3
 800b976:	f04f 0600 	mov.w	r6, #0
 800b97a:	46a8      	mov	r8, r5
 800b97c:	46b1      	mov	r9, r6
 800b97e:	eb18 0308 	adds.w	r3, r8, r8
 800b982:	eb49 0409 	adc.w	r4, r9, r9
 800b986:	4698      	mov	r8, r3
 800b988:	46a1      	mov	r9, r4
 800b98a:	eb18 0805 	adds.w	r8, r8, r5
 800b98e:	eb49 0906 	adc.w	r9, r9, r6
 800b992:	f04f 0100 	mov.w	r1, #0
 800b996:	f04f 0200 	mov.w	r2, #0
 800b99a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b99e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b9a2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b9a6:	4688      	mov	r8, r1
 800b9a8:	4691      	mov	r9, r2
 800b9aa:	eb18 0005 	adds.w	r0, r8, r5
 800b9ae:	eb49 0106 	adc.w	r1, r9, r6
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	461d      	mov	r5, r3
 800b9b6:	f04f 0600 	mov.w	r6, #0
 800b9ba:	196b      	adds	r3, r5, r5
 800b9bc:	eb46 0406 	adc.w	r4, r6, r6
 800b9c0:	461a      	mov	r2, r3
 800b9c2:	4623      	mov	r3, r4
 800b9c4:	f7f5 f940 	bl	8000c48 <__aeabi_uldivmod>
 800b9c8:	4603      	mov	r3, r0
 800b9ca:	460c      	mov	r4, r1
 800b9cc:	461a      	mov	r2, r3
 800b9ce:	4bb5      	ldr	r3, [pc, #724]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800b9d0:	fba3 2302 	umull	r2, r3, r3, r2
 800b9d4:	095b      	lsrs	r3, r3, #5
 800b9d6:	b29b      	uxth	r3, r3
 800b9d8:	011b      	lsls	r3, r3, #4
 800b9da:	fa1f f883 	uxth.w	r8, r3
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	461d      	mov	r5, r3
 800b9e2:	f04f 0600 	mov.w	r6, #0
 800b9e6:	46a9      	mov	r9, r5
 800b9e8:	46b2      	mov	sl, r6
 800b9ea:	eb19 0309 	adds.w	r3, r9, r9
 800b9ee:	eb4a 040a 	adc.w	r4, sl, sl
 800b9f2:	4699      	mov	r9, r3
 800b9f4:	46a2      	mov	sl, r4
 800b9f6:	eb19 0905 	adds.w	r9, r9, r5
 800b9fa:	eb4a 0a06 	adc.w	sl, sl, r6
 800b9fe:	f04f 0100 	mov.w	r1, #0
 800ba02:	f04f 0200 	mov.w	r2, #0
 800ba06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ba0a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ba0e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ba12:	4689      	mov	r9, r1
 800ba14:	4692      	mov	sl, r2
 800ba16:	eb19 0005 	adds.w	r0, r9, r5
 800ba1a:	eb4a 0106 	adc.w	r1, sl, r6
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	461d      	mov	r5, r3
 800ba22:	f04f 0600 	mov.w	r6, #0
 800ba26:	196b      	adds	r3, r5, r5
 800ba28:	eb46 0406 	adc.w	r4, r6, r6
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	4623      	mov	r3, r4
 800ba30:	f7f5 f90a 	bl	8000c48 <__aeabi_uldivmod>
 800ba34:	4603      	mov	r3, r0
 800ba36:	460c      	mov	r4, r1
 800ba38:	461a      	mov	r2, r3
 800ba3a:	4b9a      	ldr	r3, [pc, #616]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800ba3c:	fba3 1302 	umull	r1, r3, r3, r2
 800ba40:	095b      	lsrs	r3, r3, #5
 800ba42:	2164      	movs	r1, #100	; 0x64
 800ba44:	fb01 f303 	mul.w	r3, r1, r3
 800ba48:	1ad3      	subs	r3, r2, r3
 800ba4a:	00db      	lsls	r3, r3, #3
 800ba4c:	3332      	adds	r3, #50	; 0x32
 800ba4e:	4a95      	ldr	r2, [pc, #596]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800ba50:	fba2 2303 	umull	r2, r3, r2, r3
 800ba54:	095b      	lsrs	r3, r3, #5
 800ba56:	b29b      	uxth	r3, r3
 800ba58:	005b      	lsls	r3, r3, #1
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba60:	b29b      	uxth	r3, r3
 800ba62:	4443      	add	r3, r8
 800ba64:	fa1f f883 	uxth.w	r8, r3
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	461d      	mov	r5, r3
 800ba6c:	f04f 0600 	mov.w	r6, #0
 800ba70:	46a9      	mov	r9, r5
 800ba72:	46b2      	mov	sl, r6
 800ba74:	eb19 0309 	adds.w	r3, r9, r9
 800ba78:	eb4a 040a 	adc.w	r4, sl, sl
 800ba7c:	4699      	mov	r9, r3
 800ba7e:	46a2      	mov	sl, r4
 800ba80:	eb19 0905 	adds.w	r9, r9, r5
 800ba84:	eb4a 0a06 	adc.w	sl, sl, r6
 800ba88:	f04f 0100 	mov.w	r1, #0
 800ba8c:	f04f 0200 	mov.w	r2, #0
 800ba90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ba94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ba98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ba9c:	4689      	mov	r9, r1
 800ba9e:	4692      	mov	sl, r2
 800baa0:	eb19 0005 	adds.w	r0, r9, r5
 800baa4:	eb4a 0106 	adc.w	r1, sl, r6
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	461d      	mov	r5, r3
 800baac:	f04f 0600 	mov.w	r6, #0
 800bab0:	196b      	adds	r3, r5, r5
 800bab2:	eb46 0406 	adc.w	r4, r6, r6
 800bab6:	461a      	mov	r2, r3
 800bab8:	4623      	mov	r3, r4
 800baba:	f7f5 f8c5 	bl	8000c48 <__aeabi_uldivmod>
 800babe:	4603      	mov	r3, r0
 800bac0:	460c      	mov	r4, r1
 800bac2:	461a      	mov	r2, r3
 800bac4:	4b77      	ldr	r3, [pc, #476]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bac6:	fba3 1302 	umull	r1, r3, r3, r2
 800baca:	095b      	lsrs	r3, r3, #5
 800bacc:	2164      	movs	r1, #100	; 0x64
 800bace:	fb01 f303 	mul.w	r3, r1, r3
 800bad2:	1ad3      	subs	r3, r2, r3
 800bad4:	00db      	lsls	r3, r3, #3
 800bad6:	3332      	adds	r3, #50	; 0x32
 800bad8:	4a72      	ldr	r2, [pc, #456]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bada:	fba2 2303 	umull	r2, r3, r2, r3
 800bade:	095b      	lsrs	r3, r3, #5
 800bae0:	b29b      	uxth	r3, r3
 800bae2:	f003 0307 	and.w	r3, r3, #7
 800bae6:	b29b      	uxth	r3, r3
 800bae8:	4443      	add	r3, r8
 800baea:	b29b      	uxth	r3, r3
 800baec:	461a      	mov	r2, r3
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	609a      	str	r2, [r3, #8]
}
 800baf2:	e0d2      	b.n	800bc9a <LL_USART_SetBaudRate+0x342>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	469a      	mov	sl, r3
 800baf8:	f04f 0b00 	mov.w	fp, #0
 800bafc:	46d0      	mov	r8, sl
 800bafe:	46d9      	mov	r9, fp
 800bb00:	eb18 0308 	adds.w	r3, r8, r8
 800bb04:	eb49 0409 	adc.w	r4, r9, r9
 800bb08:	4698      	mov	r8, r3
 800bb0a:	46a1      	mov	r9, r4
 800bb0c:	eb18 080a 	adds.w	r8, r8, sl
 800bb10:	eb49 090b 	adc.w	r9, r9, fp
 800bb14:	f04f 0100 	mov.w	r1, #0
 800bb18:	f04f 0200 	mov.w	r2, #0
 800bb1c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bb20:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bb24:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bb28:	4688      	mov	r8, r1
 800bb2a:	4691      	mov	r9, r2
 800bb2c:	eb1a 0508 	adds.w	r5, sl, r8
 800bb30:	eb4b 0609 	adc.w	r6, fp, r9
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	4619      	mov	r1, r3
 800bb38:	f04f 0200 	mov.w	r2, #0
 800bb3c:	f04f 0300 	mov.w	r3, #0
 800bb40:	f04f 0400 	mov.w	r4, #0
 800bb44:	0094      	lsls	r4, r2, #2
 800bb46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bb4a:	008b      	lsls	r3, r1, #2
 800bb4c:	461a      	mov	r2, r3
 800bb4e:	4623      	mov	r3, r4
 800bb50:	4628      	mov	r0, r5
 800bb52:	4631      	mov	r1, r6
 800bb54:	f7f5 f878 	bl	8000c48 <__aeabi_uldivmod>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	460c      	mov	r4, r1
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	4b51      	ldr	r3, [pc, #324]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bb60:	fba3 2302 	umull	r2, r3, r3, r2
 800bb64:	095b      	lsrs	r3, r3, #5
 800bb66:	b29b      	uxth	r3, r3
 800bb68:	011b      	lsls	r3, r3, #4
 800bb6a:	fa1f f883 	uxth.w	r8, r3
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	469b      	mov	fp, r3
 800bb72:	f04f 0c00 	mov.w	ip, #0
 800bb76:	46d9      	mov	r9, fp
 800bb78:	46e2      	mov	sl, ip
 800bb7a:	eb19 0309 	adds.w	r3, r9, r9
 800bb7e:	eb4a 040a 	adc.w	r4, sl, sl
 800bb82:	4699      	mov	r9, r3
 800bb84:	46a2      	mov	sl, r4
 800bb86:	eb19 090b 	adds.w	r9, r9, fp
 800bb8a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bb8e:	f04f 0100 	mov.w	r1, #0
 800bb92:	f04f 0200 	mov.w	r2, #0
 800bb96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bb9a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bb9e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bba2:	4689      	mov	r9, r1
 800bba4:	4692      	mov	sl, r2
 800bba6:	eb1b 0509 	adds.w	r5, fp, r9
 800bbaa:	eb4c 060a 	adc.w	r6, ip, sl
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	f04f 0200 	mov.w	r2, #0
 800bbb6:	f04f 0300 	mov.w	r3, #0
 800bbba:	f04f 0400 	mov.w	r4, #0
 800bbbe:	0094      	lsls	r4, r2, #2
 800bbc0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bbc4:	008b      	lsls	r3, r1, #2
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	4623      	mov	r3, r4
 800bbca:	4628      	mov	r0, r5
 800bbcc:	4631      	mov	r1, r6
 800bbce:	f7f5 f83b 	bl	8000c48 <__aeabi_uldivmod>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	4b32      	ldr	r3, [pc, #200]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bbda:	fba3 1302 	umull	r1, r3, r3, r2
 800bbde:	095b      	lsrs	r3, r3, #5
 800bbe0:	2164      	movs	r1, #100	; 0x64
 800bbe2:	fb01 f303 	mul.w	r3, r1, r3
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	011b      	lsls	r3, r3, #4
 800bbea:	3332      	adds	r3, #50	; 0x32
 800bbec:	4a2d      	ldr	r2, [pc, #180]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bbee:	fba2 2303 	umull	r2, r3, r2, r3
 800bbf2:	095b      	lsrs	r3, r3, #5
 800bbf4:	b29b      	uxth	r3, r3
 800bbf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bbfa:	b29b      	uxth	r3, r3
 800bbfc:	4443      	add	r3, r8
 800bbfe:	fa1f f883 	uxth.w	r8, r3
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	469b      	mov	fp, r3
 800bc06:	f04f 0c00 	mov.w	ip, #0
 800bc0a:	46d9      	mov	r9, fp
 800bc0c:	46e2      	mov	sl, ip
 800bc0e:	eb19 0309 	adds.w	r3, r9, r9
 800bc12:	eb4a 040a 	adc.w	r4, sl, sl
 800bc16:	4699      	mov	r9, r3
 800bc18:	46a2      	mov	sl, r4
 800bc1a:	eb19 090b 	adds.w	r9, r9, fp
 800bc1e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bc22:	f04f 0100 	mov.w	r1, #0
 800bc26:	f04f 0200 	mov.w	r2, #0
 800bc2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bc2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bc32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bc36:	4689      	mov	r9, r1
 800bc38:	4692      	mov	sl, r2
 800bc3a:	eb1b 0509 	adds.w	r5, fp, r9
 800bc3e:	eb4c 060a 	adc.w	r6, ip, sl
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	4619      	mov	r1, r3
 800bc46:	f04f 0200 	mov.w	r2, #0
 800bc4a:	f04f 0300 	mov.w	r3, #0
 800bc4e:	f04f 0400 	mov.w	r4, #0
 800bc52:	0094      	lsls	r4, r2, #2
 800bc54:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bc58:	008b      	lsls	r3, r1, #2
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	4623      	mov	r3, r4
 800bc5e:	4628      	mov	r0, r5
 800bc60:	4631      	mov	r1, r6
 800bc62:	f7f4 fff1 	bl	8000c48 <__aeabi_uldivmod>
 800bc66:	4603      	mov	r3, r0
 800bc68:	460c      	mov	r4, r1
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	4b0d      	ldr	r3, [pc, #52]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bc6e:	fba3 1302 	umull	r1, r3, r3, r2
 800bc72:	095b      	lsrs	r3, r3, #5
 800bc74:	2164      	movs	r1, #100	; 0x64
 800bc76:	fb01 f303 	mul.w	r3, r1, r3
 800bc7a:	1ad3      	subs	r3, r2, r3
 800bc7c:	011b      	lsls	r3, r3, #4
 800bc7e:	3332      	adds	r3, #50	; 0x32
 800bc80:	4a08      	ldr	r2, [pc, #32]	; (800bca4 <LL_USART_SetBaudRate+0x34c>)
 800bc82:	fba2 2303 	umull	r2, r3, r2, r3
 800bc86:	095b      	lsrs	r3, r3, #5
 800bc88:	b29b      	uxth	r3, r3
 800bc8a:	f003 030f 	and.w	r3, r3, #15
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	4443      	add	r3, r8
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	461a      	mov	r2, r3
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	609a      	str	r2, [r3, #8]
}
 800bc9a:	bf00      	nop
 800bc9c:	3714      	adds	r7, #20
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bca4:	51eb851f 	.word	0x51eb851f

0800bca8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b088      	sub	sp, #32
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
 800bcb0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f7ff fe12 	bl	800b8e4 <LL_USART_IsEnabled>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d15e      	bne.n	800bd84 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	68db      	ldr	r3, [r3, #12]
 800bcca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bcce:	f023 030c 	bic.w	r3, r3, #12
 800bcd2:	683a      	ldr	r2, [r7, #0]
 800bcd4:	6851      	ldr	r1, [r2, #4]
 800bcd6:	683a      	ldr	r2, [r7, #0]
 800bcd8:	68d2      	ldr	r2, [r2, #12]
 800bcda:	4311      	orrs	r1, r2
 800bcdc:	683a      	ldr	r2, [r7, #0]
 800bcde:	6912      	ldr	r2, [r2, #16]
 800bce0:	4311      	orrs	r1, r2
 800bce2:	683a      	ldr	r2, [r7, #0]
 800bce4:	6992      	ldr	r2, [r2, #24]
 800bce6:	430a      	orrs	r2, r1
 800bce8:	431a      	orrs	r2, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	689b      	ldr	r3, [r3, #8]
 800bcf2:	4619      	mov	r1, r3
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f7ff fe09 	bl	800b90c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	695b      	ldr	r3, [r3, #20]
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f7ff fe16 	bl	800b932 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800bd06:	f107 0308 	add.w	r3, r7, #8
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	f7ff f9c4 	bl	800b098 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	4a1f      	ldr	r2, [pc, #124]	; (800bd90 <LL_USART_Init+0xe8>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d102      	bne.n	800bd1e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800bd18:	697b      	ldr	r3, [r7, #20]
 800bd1a:	61bb      	str	r3, [r7, #24]
 800bd1c:	e021      	b.n	800bd62 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	4a1c      	ldr	r2, [pc, #112]	; (800bd94 <LL_USART_Init+0xec>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d102      	bne.n	800bd2c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	61bb      	str	r3, [r7, #24]
 800bd2a:	e01a      	b.n	800bd62 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4a1a      	ldr	r2, [pc, #104]	; (800bd98 <LL_USART_Init+0xf0>)
 800bd30:	4293      	cmp	r3, r2
 800bd32:	d102      	bne.n	800bd3a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	61bb      	str	r3, [r7, #24]
 800bd38:	e013      	b.n	800bd62 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	4a17      	ldr	r2, [pc, #92]	; (800bd9c <LL_USART_Init+0xf4>)
 800bd3e:	4293      	cmp	r3, r2
 800bd40:	d102      	bne.n	800bd48 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	61bb      	str	r3, [r7, #24]
 800bd46:	e00c      	b.n	800bd62 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	4a15      	ldr	r2, [pc, #84]	; (800bda0 <LL_USART_Init+0xf8>)
 800bd4c:	4293      	cmp	r3, r2
 800bd4e:	d102      	bne.n	800bd56 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800bd50:	693b      	ldr	r3, [r7, #16]
 800bd52:	61bb      	str	r3, [r7, #24]
 800bd54:	e005      	b.n	800bd62 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4a12      	ldr	r2, [pc, #72]	; (800bda4 <LL_USART_Init+0xfc>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d101      	bne.n	800bd62 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800bd62:	69bb      	ldr	r3, [r7, #24]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d00d      	beq.n	800bd84 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d009      	beq.n	800bd84 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800bd70:	2300      	movs	r3, #0
 800bd72:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	699a      	ldr	r2, [r3, #24]
 800bd78:	683b      	ldr	r3, [r7, #0]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	69b9      	ldr	r1, [r7, #24]
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f7ff fdea 	bl	800b958 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800bd84:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3720      	adds	r7, #32
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	bd80      	pop	{r7, pc}
 800bd8e:	bf00      	nop
 800bd90:	40011000 	.word	0x40011000
 800bd94:	40004400 	.word	0x40004400
 800bd98:	40004800 	.word	0x40004800
 800bd9c:	40011400 	.word	0x40011400
 800bda0:	40004c00 	.word	0x40004c00
 800bda4:	40005000 	.word	0x40005000

0800bda8 <__errno>:
 800bda8:	4b01      	ldr	r3, [pc, #4]	; (800bdb0 <__errno+0x8>)
 800bdaa:	6818      	ldr	r0, [r3, #0]
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop
 800bdb0:	20000010 	.word	0x20000010

0800bdb4 <__libc_init_array>:
 800bdb4:	b570      	push	{r4, r5, r6, lr}
 800bdb6:	4e0d      	ldr	r6, [pc, #52]	; (800bdec <__libc_init_array+0x38>)
 800bdb8:	4c0d      	ldr	r4, [pc, #52]	; (800bdf0 <__libc_init_array+0x3c>)
 800bdba:	1ba4      	subs	r4, r4, r6
 800bdbc:	10a4      	asrs	r4, r4, #2
 800bdbe:	2500      	movs	r5, #0
 800bdc0:	42a5      	cmp	r5, r4
 800bdc2:	d109      	bne.n	800bdd8 <__libc_init_array+0x24>
 800bdc4:	4e0b      	ldr	r6, [pc, #44]	; (800bdf4 <__libc_init_array+0x40>)
 800bdc6:	4c0c      	ldr	r4, [pc, #48]	; (800bdf8 <__libc_init_array+0x44>)
 800bdc8:	f003 fb80 	bl	800f4cc <_init>
 800bdcc:	1ba4      	subs	r4, r4, r6
 800bdce:	10a4      	asrs	r4, r4, #2
 800bdd0:	2500      	movs	r5, #0
 800bdd2:	42a5      	cmp	r5, r4
 800bdd4:	d105      	bne.n	800bde2 <__libc_init_array+0x2e>
 800bdd6:	bd70      	pop	{r4, r5, r6, pc}
 800bdd8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bddc:	4798      	blx	r3
 800bdde:	3501      	adds	r5, #1
 800bde0:	e7ee      	b.n	800bdc0 <__libc_init_array+0xc>
 800bde2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bde6:	4798      	blx	r3
 800bde8:	3501      	adds	r5, #1
 800bdea:	e7f2      	b.n	800bdd2 <__libc_init_array+0x1e>
 800bdec:	0800fc34 	.word	0x0800fc34
 800bdf0:	0800fc34 	.word	0x0800fc34
 800bdf4:	0800fc34 	.word	0x0800fc34
 800bdf8:	0800fc38 	.word	0x0800fc38

0800bdfc <memset>:
 800bdfc:	4402      	add	r2, r0
 800bdfe:	4603      	mov	r3, r0
 800be00:	4293      	cmp	r3, r2
 800be02:	d100      	bne.n	800be06 <memset+0xa>
 800be04:	4770      	bx	lr
 800be06:	f803 1b01 	strb.w	r1, [r3], #1
 800be0a:	e7f9      	b.n	800be00 <memset+0x4>

0800be0c <__cvt>:
 800be0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be10:	ec55 4b10 	vmov	r4, r5, d0
 800be14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800be16:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800be1a:	2d00      	cmp	r5, #0
 800be1c:	460e      	mov	r6, r1
 800be1e:	4691      	mov	r9, r2
 800be20:	4619      	mov	r1, r3
 800be22:	bfb8      	it	lt
 800be24:	4622      	movlt	r2, r4
 800be26:	462b      	mov	r3, r5
 800be28:	f027 0720 	bic.w	r7, r7, #32
 800be2c:	bfbb      	ittet	lt
 800be2e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800be32:	461d      	movlt	r5, r3
 800be34:	2300      	movge	r3, #0
 800be36:	232d      	movlt	r3, #45	; 0x2d
 800be38:	bfb8      	it	lt
 800be3a:	4614      	movlt	r4, r2
 800be3c:	2f46      	cmp	r7, #70	; 0x46
 800be3e:	700b      	strb	r3, [r1, #0]
 800be40:	d004      	beq.n	800be4c <__cvt+0x40>
 800be42:	2f45      	cmp	r7, #69	; 0x45
 800be44:	d100      	bne.n	800be48 <__cvt+0x3c>
 800be46:	3601      	adds	r6, #1
 800be48:	2102      	movs	r1, #2
 800be4a:	e000      	b.n	800be4e <__cvt+0x42>
 800be4c:	2103      	movs	r1, #3
 800be4e:	ab03      	add	r3, sp, #12
 800be50:	9301      	str	r3, [sp, #4]
 800be52:	ab02      	add	r3, sp, #8
 800be54:	9300      	str	r3, [sp, #0]
 800be56:	4632      	mov	r2, r6
 800be58:	4653      	mov	r3, sl
 800be5a:	ec45 4b10 	vmov	d0, r4, r5
 800be5e:	f000 fdfb 	bl	800ca58 <_dtoa_r>
 800be62:	2f47      	cmp	r7, #71	; 0x47
 800be64:	4680      	mov	r8, r0
 800be66:	d102      	bne.n	800be6e <__cvt+0x62>
 800be68:	f019 0f01 	tst.w	r9, #1
 800be6c:	d026      	beq.n	800bebc <__cvt+0xb0>
 800be6e:	2f46      	cmp	r7, #70	; 0x46
 800be70:	eb08 0906 	add.w	r9, r8, r6
 800be74:	d111      	bne.n	800be9a <__cvt+0x8e>
 800be76:	f898 3000 	ldrb.w	r3, [r8]
 800be7a:	2b30      	cmp	r3, #48	; 0x30
 800be7c:	d10a      	bne.n	800be94 <__cvt+0x88>
 800be7e:	2200      	movs	r2, #0
 800be80:	2300      	movs	r3, #0
 800be82:	4620      	mov	r0, r4
 800be84:	4629      	mov	r1, r5
 800be86:	f7f4 fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800be8a:	b918      	cbnz	r0, 800be94 <__cvt+0x88>
 800be8c:	f1c6 0601 	rsb	r6, r6, #1
 800be90:	f8ca 6000 	str.w	r6, [sl]
 800be94:	f8da 3000 	ldr.w	r3, [sl]
 800be98:	4499      	add	r9, r3
 800be9a:	2200      	movs	r2, #0
 800be9c:	2300      	movs	r3, #0
 800be9e:	4620      	mov	r0, r4
 800bea0:	4629      	mov	r1, r5
 800bea2:	f7f4 fe11 	bl	8000ac8 <__aeabi_dcmpeq>
 800bea6:	b938      	cbnz	r0, 800beb8 <__cvt+0xac>
 800bea8:	2230      	movs	r2, #48	; 0x30
 800beaa:	9b03      	ldr	r3, [sp, #12]
 800beac:	454b      	cmp	r3, r9
 800beae:	d205      	bcs.n	800bebc <__cvt+0xb0>
 800beb0:	1c59      	adds	r1, r3, #1
 800beb2:	9103      	str	r1, [sp, #12]
 800beb4:	701a      	strb	r2, [r3, #0]
 800beb6:	e7f8      	b.n	800beaa <__cvt+0x9e>
 800beb8:	f8cd 900c 	str.w	r9, [sp, #12]
 800bebc:	9b03      	ldr	r3, [sp, #12]
 800bebe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bec0:	eba3 0308 	sub.w	r3, r3, r8
 800bec4:	4640      	mov	r0, r8
 800bec6:	6013      	str	r3, [r2, #0]
 800bec8:	b004      	add	sp, #16
 800beca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bece <__exponent>:
 800bece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bed0:	2900      	cmp	r1, #0
 800bed2:	4604      	mov	r4, r0
 800bed4:	bfba      	itte	lt
 800bed6:	4249      	neglt	r1, r1
 800bed8:	232d      	movlt	r3, #45	; 0x2d
 800beda:	232b      	movge	r3, #43	; 0x2b
 800bedc:	2909      	cmp	r1, #9
 800bede:	f804 2b02 	strb.w	r2, [r4], #2
 800bee2:	7043      	strb	r3, [r0, #1]
 800bee4:	dd20      	ble.n	800bf28 <__exponent+0x5a>
 800bee6:	f10d 0307 	add.w	r3, sp, #7
 800beea:	461f      	mov	r7, r3
 800beec:	260a      	movs	r6, #10
 800beee:	fb91 f5f6 	sdiv	r5, r1, r6
 800bef2:	fb06 1115 	mls	r1, r6, r5, r1
 800bef6:	3130      	adds	r1, #48	; 0x30
 800bef8:	2d09      	cmp	r5, #9
 800befa:	f803 1c01 	strb.w	r1, [r3, #-1]
 800befe:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800bf02:	4629      	mov	r1, r5
 800bf04:	dc09      	bgt.n	800bf1a <__exponent+0x4c>
 800bf06:	3130      	adds	r1, #48	; 0x30
 800bf08:	3b02      	subs	r3, #2
 800bf0a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bf0e:	42bb      	cmp	r3, r7
 800bf10:	4622      	mov	r2, r4
 800bf12:	d304      	bcc.n	800bf1e <__exponent+0x50>
 800bf14:	1a10      	subs	r0, r2, r0
 800bf16:	b003      	add	sp, #12
 800bf18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf1a:	4613      	mov	r3, r2
 800bf1c:	e7e7      	b.n	800beee <__exponent+0x20>
 800bf1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf22:	f804 2b01 	strb.w	r2, [r4], #1
 800bf26:	e7f2      	b.n	800bf0e <__exponent+0x40>
 800bf28:	2330      	movs	r3, #48	; 0x30
 800bf2a:	4419      	add	r1, r3
 800bf2c:	7083      	strb	r3, [r0, #2]
 800bf2e:	1d02      	adds	r2, r0, #4
 800bf30:	70c1      	strb	r1, [r0, #3]
 800bf32:	e7ef      	b.n	800bf14 <__exponent+0x46>

0800bf34 <_printf_float>:
 800bf34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf38:	b08d      	sub	sp, #52	; 0x34
 800bf3a:	460c      	mov	r4, r1
 800bf3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800bf40:	4616      	mov	r6, r2
 800bf42:	461f      	mov	r7, r3
 800bf44:	4605      	mov	r5, r0
 800bf46:	f001 fcb9 	bl	800d8bc <_localeconv_r>
 800bf4a:	6803      	ldr	r3, [r0, #0]
 800bf4c:	9304      	str	r3, [sp, #16]
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7f4 f93e 	bl	80001d0 <strlen>
 800bf54:	2300      	movs	r3, #0
 800bf56:	930a      	str	r3, [sp, #40]	; 0x28
 800bf58:	f8d8 3000 	ldr.w	r3, [r8]
 800bf5c:	9005      	str	r0, [sp, #20]
 800bf5e:	3307      	adds	r3, #7
 800bf60:	f023 0307 	bic.w	r3, r3, #7
 800bf64:	f103 0208 	add.w	r2, r3, #8
 800bf68:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bf6c:	f8d4 b000 	ldr.w	fp, [r4]
 800bf70:	f8c8 2000 	str.w	r2, [r8]
 800bf74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf78:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bf7c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bf80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bf84:	9307      	str	r3, [sp, #28]
 800bf86:	f8cd 8018 	str.w	r8, [sp, #24]
 800bf8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bf8e:	4ba7      	ldr	r3, [pc, #668]	; (800c22c <_printf_float+0x2f8>)
 800bf90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf94:	f7f4 fdca 	bl	8000b2c <__aeabi_dcmpun>
 800bf98:	bb70      	cbnz	r0, 800bff8 <_printf_float+0xc4>
 800bf9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bf9e:	4ba3      	ldr	r3, [pc, #652]	; (800c22c <_printf_float+0x2f8>)
 800bfa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfa4:	f7f4 fda4 	bl	8000af0 <__aeabi_dcmple>
 800bfa8:	bb30      	cbnz	r0, 800bff8 <_printf_float+0xc4>
 800bfaa:	2200      	movs	r2, #0
 800bfac:	2300      	movs	r3, #0
 800bfae:	4640      	mov	r0, r8
 800bfb0:	4649      	mov	r1, r9
 800bfb2:	f7f4 fd93 	bl	8000adc <__aeabi_dcmplt>
 800bfb6:	b110      	cbz	r0, 800bfbe <_printf_float+0x8a>
 800bfb8:	232d      	movs	r3, #45	; 0x2d
 800bfba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfbe:	4a9c      	ldr	r2, [pc, #624]	; (800c230 <_printf_float+0x2fc>)
 800bfc0:	4b9c      	ldr	r3, [pc, #624]	; (800c234 <_printf_float+0x300>)
 800bfc2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800bfc6:	bf8c      	ite	hi
 800bfc8:	4690      	movhi	r8, r2
 800bfca:	4698      	movls	r8, r3
 800bfcc:	2303      	movs	r3, #3
 800bfce:	f02b 0204 	bic.w	r2, fp, #4
 800bfd2:	6123      	str	r3, [r4, #16]
 800bfd4:	6022      	str	r2, [r4, #0]
 800bfd6:	f04f 0900 	mov.w	r9, #0
 800bfda:	9700      	str	r7, [sp, #0]
 800bfdc:	4633      	mov	r3, r6
 800bfde:	aa0b      	add	r2, sp, #44	; 0x2c
 800bfe0:	4621      	mov	r1, r4
 800bfe2:	4628      	mov	r0, r5
 800bfe4:	f000 f9e6 	bl	800c3b4 <_printf_common>
 800bfe8:	3001      	adds	r0, #1
 800bfea:	f040 808d 	bne.w	800c108 <_printf_float+0x1d4>
 800bfee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bff2:	b00d      	add	sp, #52	; 0x34
 800bff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff8:	4642      	mov	r2, r8
 800bffa:	464b      	mov	r3, r9
 800bffc:	4640      	mov	r0, r8
 800bffe:	4649      	mov	r1, r9
 800c000:	f7f4 fd94 	bl	8000b2c <__aeabi_dcmpun>
 800c004:	b110      	cbz	r0, 800c00c <_printf_float+0xd8>
 800c006:	4a8c      	ldr	r2, [pc, #560]	; (800c238 <_printf_float+0x304>)
 800c008:	4b8c      	ldr	r3, [pc, #560]	; (800c23c <_printf_float+0x308>)
 800c00a:	e7da      	b.n	800bfc2 <_printf_float+0x8e>
 800c00c:	6861      	ldr	r1, [r4, #4]
 800c00e:	1c4b      	adds	r3, r1, #1
 800c010:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800c014:	a80a      	add	r0, sp, #40	; 0x28
 800c016:	d13e      	bne.n	800c096 <_printf_float+0x162>
 800c018:	2306      	movs	r3, #6
 800c01a:	6063      	str	r3, [r4, #4]
 800c01c:	2300      	movs	r3, #0
 800c01e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c022:	ab09      	add	r3, sp, #36	; 0x24
 800c024:	9300      	str	r3, [sp, #0]
 800c026:	ec49 8b10 	vmov	d0, r8, r9
 800c02a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c02e:	6022      	str	r2, [r4, #0]
 800c030:	f8cd a004 	str.w	sl, [sp, #4]
 800c034:	6861      	ldr	r1, [r4, #4]
 800c036:	4628      	mov	r0, r5
 800c038:	f7ff fee8 	bl	800be0c <__cvt>
 800c03c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800c040:	2b47      	cmp	r3, #71	; 0x47
 800c042:	4680      	mov	r8, r0
 800c044:	d109      	bne.n	800c05a <_printf_float+0x126>
 800c046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c048:	1cd8      	adds	r0, r3, #3
 800c04a:	db02      	blt.n	800c052 <_printf_float+0x11e>
 800c04c:	6862      	ldr	r2, [r4, #4]
 800c04e:	4293      	cmp	r3, r2
 800c050:	dd47      	ble.n	800c0e2 <_printf_float+0x1ae>
 800c052:	f1aa 0a02 	sub.w	sl, sl, #2
 800c056:	fa5f fa8a 	uxtb.w	sl, sl
 800c05a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c05e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c060:	d824      	bhi.n	800c0ac <_printf_float+0x178>
 800c062:	3901      	subs	r1, #1
 800c064:	4652      	mov	r2, sl
 800c066:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c06a:	9109      	str	r1, [sp, #36]	; 0x24
 800c06c:	f7ff ff2f 	bl	800bece <__exponent>
 800c070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c072:	1813      	adds	r3, r2, r0
 800c074:	2a01      	cmp	r2, #1
 800c076:	4681      	mov	r9, r0
 800c078:	6123      	str	r3, [r4, #16]
 800c07a:	dc02      	bgt.n	800c082 <_printf_float+0x14e>
 800c07c:	6822      	ldr	r2, [r4, #0]
 800c07e:	07d1      	lsls	r1, r2, #31
 800c080:	d501      	bpl.n	800c086 <_printf_float+0x152>
 800c082:	3301      	adds	r3, #1
 800c084:	6123      	str	r3, [r4, #16]
 800c086:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d0a5      	beq.n	800bfda <_printf_float+0xa6>
 800c08e:	232d      	movs	r3, #45	; 0x2d
 800c090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c094:	e7a1      	b.n	800bfda <_printf_float+0xa6>
 800c096:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800c09a:	f000 8177 	beq.w	800c38c <_printf_float+0x458>
 800c09e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800c0a2:	d1bb      	bne.n	800c01c <_printf_float+0xe8>
 800c0a4:	2900      	cmp	r1, #0
 800c0a6:	d1b9      	bne.n	800c01c <_printf_float+0xe8>
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e7b6      	b.n	800c01a <_printf_float+0xe6>
 800c0ac:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800c0b0:	d119      	bne.n	800c0e6 <_printf_float+0x1b2>
 800c0b2:	2900      	cmp	r1, #0
 800c0b4:	6863      	ldr	r3, [r4, #4]
 800c0b6:	dd0c      	ble.n	800c0d2 <_printf_float+0x19e>
 800c0b8:	6121      	str	r1, [r4, #16]
 800c0ba:	b913      	cbnz	r3, 800c0c2 <_printf_float+0x18e>
 800c0bc:	6822      	ldr	r2, [r4, #0]
 800c0be:	07d2      	lsls	r2, r2, #31
 800c0c0:	d502      	bpl.n	800c0c8 <_printf_float+0x194>
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	440b      	add	r3, r1
 800c0c6:	6123      	str	r3, [r4, #16]
 800c0c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0ca:	65a3      	str	r3, [r4, #88]	; 0x58
 800c0cc:	f04f 0900 	mov.w	r9, #0
 800c0d0:	e7d9      	b.n	800c086 <_printf_float+0x152>
 800c0d2:	b913      	cbnz	r3, 800c0da <_printf_float+0x1a6>
 800c0d4:	6822      	ldr	r2, [r4, #0]
 800c0d6:	07d0      	lsls	r0, r2, #31
 800c0d8:	d501      	bpl.n	800c0de <_printf_float+0x1aa>
 800c0da:	3302      	adds	r3, #2
 800c0dc:	e7f3      	b.n	800c0c6 <_printf_float+0x192>
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e7f1      	b.n	800c0c6 <_printf_float+0x192>
 800c0e2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800c0e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	db05      	blt.n	800c0fa <_printf_float+0x1c6>
 800c0ee:	6822      	ldr	r2, [r4, #0]
 800c0f0:	6123      	str	r3, [r4, #16]
 800c0f2:	07d1      	lsls	r1, r2, #31
 800c0f4:	d5e8      	bpl.n	800c0c8 <_printf_float+0x194>
 800c0f6:	3301      	adds	r3, #1
 800c0f8:	e7e5      	b.n	800c0c6 <_printf_float+0x192>
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	bfd4      	ite	le
 800c0fe:	f1c3 0302 	rsble	r3, r3, #2
 800c102:	2301      	movgt	r3, #1
 800c104:	4413      	add	r3, r2
 800c106:	e7de      	b.n	800c0c6 <_printf_float+0x192>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	055a      	lsls	r2, r3, #21
 800c10c:	d407      	bmi.n	800c11e <_printf_float+0x1ea>
 800c10e:	6923      	ldr	r3, [r4, #16]
 800c110:	4642      	mov	r2, r8
 800c112:	4631      	mov	r1, r6
 800c114:	4628      	mov	r0, r5
 800c116:	47b8      	blx	r7
 800c118:	3001      	adds	r0, #1
 800c11a:	d12b      	bne.n	800c174 <_printf_float+0x240>
 800c11c:	e767      	b.n	800bfee <_printf_float+0xba>
 800c11e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800c122:	f240 80dc 	bls.w	800c2de <_printf_float+0x3aa>
 800c126:	2200      	movs	r2, #0
 800c128:	2300      	movs	r3, #0
 800c12a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c12e:	f7f4 fccb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c132:	2800      	cmp	r0, #0
 800c134:	d033      	beq.n	800c19e <_printf_float+0x26a>
 800c136:	2301      	movs	r3, #1
 800c138:	4a41      	ldr	r2, [pc, #260]	; (800c240 <_printf_float+0x30c>)
 800c13a:	4631      	mov	r1, r6
 800c13c:	4628      	mov	r0, r5
 800c13e:	47b8      	blx	r7
 800c140:	3001      	adds	r0, #1
 800c142:	f43f af54 	beq.w	800bfee <_printf_float+0xba>
 800c146:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c14a:	429a      	cmp	r2, r3
 800c14c:	db02      	blt.n	800c154 <_printf_float+0x220>
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	07d8      	lsls	r0, r3, #31
 800c152:	d50f      	bpl.n	800c174 <_printf_float+0x240>
 800c154:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c158:	4631      	mov	r1, r6
 800c15a:	4628      	mov	r0, r5
 800c15c:	47b8      	blx	r7
 800c15e:	3001      	adds	r0, #1
 800c160:	f43f af45 	beq.w	800bfee <_printf_float+0xba>
 800c164:	f04f 0800 	mov.w	r8, #0
 800c168:	f104 091a 	add.w	r9, r4, #26
 800c16c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c16e:	3b01      	subs	r3, #1
 800c170:	4543      	cmp	r3, r8
 800c172:	dc09      	bgt.n	800c188 <_printf_float+0x254>
 800c174:	6823      	ldr	r3, [r4, #0]
 800c176:	079b      	lsls	r3, r3, #30
 800c178:	f100 8103 	bmi.w	800c382 <_printf_float+0x44e>
 800c17c:	68e0      	ldr	r0, [r4, #12]
 800c17e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c180:	4298      	cmp	r0, r3
 800c182:	bfb8      	it	lt
 800c184:	4618      	movlt	r0, r3
 800c186:	e734      	b.n	800bff2 <_printf_float+0xbe>
 800c188:	2301      	movs	r3, #1
 800c18a:	464a      	mov	r2, r9
 800c18c:	4631      	mov	r1, r6
 800c18e:	4628      	mov	r0, r5
 800c190:	47b8      	blx	r7
 800c192:	3001      	adds	r0, #1
 800c194:	f43f af2b 	beq.w	800bfee <_printf_float+0xba>
 800c198:	f108 0801 	add.w	r8, r8, #1
 800c19c:	e7e6      	b.n	800c16c <_printf_float+0x238>
 800c19e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	dc2b      	bgt.n	800c1fc <_printf_float+0x2c8>
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	4a26      	ldr	r2, [pc, #152]	; (800c240 <_printf_float+0x30c>)
 800c1a8:	4631      	mov	r1, r6
 800c1aa:	4628      	mov	r0, r5
 800c1ac:	47b8      	blx	r7
 800c1ae:	3001      	adds	r0, #1
 800c1b0:	f43f af1d 	beq.w	800bfee <_printf_float+0xba>
 800c1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b6:	b923      	cbnz	r3, 800c1c2 <_printf_float+0x28e>
 800c1b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1ba:	b913      	cbnz	r3, 800c1c2 <_printf_float+0x28e>
 800c1bc:	6823      	ldr	r3, [r4, #0]
 800c1be:	07d9      	lsls	r1, r3, #31
 800c1c0:	d5d8      	bpl.n	800c174 <_printf_float+0x240>
 800c1c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1c6:	4631      	mov	r1, r6
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	47b8      	blx	r7
 800c1cc:	3001      	adds	r0, #1
 800c1ce:	f43f af0e 	beq.w	800bfee <_printf_float+0xba>
 800c1d2:	f04f 0900 	mov.w	r9, #0
 800c1d6:	f104 0a1a 	add.w	sl, r4, #26
 800c1da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1dc:	425b      	negs	r3, r3
 800c1de:	454b      	cmp	r3, r9
 800c1e0:	dc01      	bgt.n	800c1e6 <_printf_float+0x2b2>
 800c1e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1e4:	e794      	b.n	800c110 <_printf_float+0x1dc>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4652      	mov	r2, sl
 800c1ea:	4631      	mov	r1, r6
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	f43f aefc 	beq.w	800bfee <_printf_float+0xba>
 800c1f6:	f109 0901 	add.w	r9, r9, #1
 800c1fa:	e7ee      	b.n	800c1da <_printf_float+0x2a6>
 800c1fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c200:	429a      	cmp	r2, r3
 800c202:	bfa8      	it	ge
 800c204:	461a      	movge	r2, r3
 800c206:	2a00      	cmp	r2, #0
 800c208:	4691      	mov	r9, r2
 800c20a:	dd07      	ble.n	800c21c <_printf_float+0x2e8>
 800c20c:	4613      	mov	r3, r2
 800c20e:	4631      	mov	r1, r6
 800c210:	4642      	mov	r2, r8
 800c212:	4628      	mov	r0, r5
 800c214:	47b8      	blx	r7
 800c216:	3001      	adds	r0, #1
 800c218:	f43f aee9 	beq.w	800bfee <_printf_float+0xba>
 800c21c:	f104 031a 	add.w	r3, r4, #26
 800c220:	f04f 0b00 	mov.w	fp, #0
 800c224:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c228:	9306      	str	r3, [sp, #24]
 800c22a:	e015      	b.n	800c258 <_printf_float+0x324>
 800c22c:	7fefffff 	.word	0x7fefffff
 800c230:	0800fbe2 	.word	0x0800fbe2
 800c234:	0800f928 	.word	0x0800f928
 800c238:	0800f930 	.word	0x0800f930
 800c23c:	0800f92c 	.word	0x0800f92c
 800c240:	0800f934 	.word	0x0800f934
 800c244:	2301      	movs	r3, #1
 800c246:	9a06      	ldr	r2, [sp, #24]
 800c248:	4631      	mov	r1, r6
 800c24a:	4628      	mov	r0, r5
 800c24c:	47b8      	blx	r7
 800c24e:	3001      	adds	r0, #1
 800c250:	f43f aecd 	beq.w	800bfee <_printf_float+0xba>
 800c254:	f10b 0b01 	add.w	fp, fp, #1
 800c258:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c25c:	ebaa 0309 	sub.w	r3, sl, r9
 800c260:	455b      	cmp	r3, fp
 800c262:	dcef      	bgt.n	800c244 <_printf_float+0x310>
 800c264:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c268:	429a      	cmp	r2, r3
 800c26a:	44d0      	add	r8, sl
 800c26c:	db15      	blt.n	800c29a <_printf_float+0x366>
 800c26e:	6823      	ldr	r3, [r4, #0]
 800c270:	07da      	lsls	r2, r3, #31
 800c272:	d412      	bmi.n	800c29a <_printf_float+0x366>
 800c274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c276:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c278:	eba3 020a 	sub.w	r2, r3, sl
 800c27c:	eba3 0a01 	sub.w	sl, r3, r1
 800c280:	4592      	cmp	sl, r2
 800c282:	bfa8      	it	ge
 800c284:	4692      	movge	sl, r2
 800c286:	f1ba 0f00 	cmp.w	sl, #0
 800c28a:	dc0e      	bgt.n	800c2aa <_printf_float+0x376>
 800c28c:	f04f 0800 	mov.w	r8, #0
 800c290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c294:	f104 091a 	add.w	r9, r4, #26
 800c298:	e019      	b.n	800c2ce <_printf_float+0x39a>
 800c29a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c29e:	4631      	mov	r1, r6
 800c2a0:	4628      	mov	r0, r5
 800c2a2:	47b8      	blx	r7
 800c2a4:	3001      	adds	r0, #1
 800c2a6:	d1e5      	bne.n	800c274 <_printf_float+0x340>
 800c2a8:	e6a1      	b.n	800bfee <_printf_float+0xba>
 800c2aa:	4653      	mov	r3, sl
 800c2ac:	4642      	mov	r2, r8
 800c2ae:	4631      	mov	r1, r6
 800c2b0:	4628      	mov	r0, r5
 800c2b2:	47b8      	blx	r7
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	d1e9      	bne.n	800c28c <_printf_float+0x358>
 800c2b8:	e699      	b.n	800bfee <_printf_float+0xba>
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	464a      	mov	r2, r9
 800c2be:	4631      	mov	r1, r6
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	47b8      	blx	r7
 800c2c4:	3001      	adds	r0, #1
 800c2c6:	f43f ae92 	beq.w	800bfee <_printf_float+0xba>
 800c2ca:	f108 0801 	add.w	r8, r8, #1
 800c2ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c2d2:	1a9b      	subs	r3, r3, r2
 800c2d4:	eba3 030a 	sub.w	r3, r3, sl
 800c2d8:	4543      	cmp	r3, r8
 800c2da:	dcee      	bgt.n	800c2ba <_printf_float+0x386>
 800c2dc:	e74a      	b.n	800c174 <_printf_float+0x240>
 800c2de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2e0:	2a01      	cmp	r2, #1
 800c2e2:	dc01      	bgt.n	800c2e8 <_printf_float+0x3b4>
 800c2e4:	07db      	lsls	r3, r3, #31
 800c2e6:	d53a      	bpl.n	800c35e <_printf_float+0x42a>
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	4642      	mov	r2, r8
 800c2ec:	4631      	mov	r1, r6
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	47b8      	blx	r7
 800c2f2:	3001      	adds	r0, #1
 800c2f4:	f43f ae7b 	beq.w	800bfee <_printf_float+0xba>
 800c2f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2fc:	4631      	mov	r1, r6
 800c2fe:	4628      	mov	r0, r5
 800c300:	47b8      	blx	r7
 800c302:	3001      	adds	r0, #1
 800c304:	f108 0801 	add.w	r8, r8, #1
 800c308:	f43f ae71 	beq.w	800bfee <_printf_float+0xba>
 800c30c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c30e:	2200      	movs	r2, #0
 800c310:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800c314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c318:	2300      	movs	r3, #0
 800c31a:	f7f4 fbd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c31e:	b9c8      	cbnz	r0, 800c354 <_printf_float+0x420>
 800c320:	4653      	mov	r3, sl
 800c322:	4642      	mov	r2, r8
 800c324:	4631      	mov	r1, r6
 800c326:	4628      	mov	r0, r5
 800c328:	47b8      	blx	r7
 800c32a:	3001      	adds	r0, #1
 800c32c:	d10e      	bne.n	800c34c <_printf_float+0x418>
 800c32e:	e65e      	b.n	800bfee <_printf_float+0xba>
 800c330:	2301      	movs	r3, #1
 800c332:	4652      	mov	r2, sl
 800c334:	4631      	mov	r1, r6
 800c336:	4628      	mov	r0, r5
 800c338:	47b8      	blx	r7
 800c33a:	3001      	adds	r0, #1
 800c33c:	f43f ae57 	beq.w	800bfee <_printf_float+0xba>
 800c340:	f108 0801 	add.w	r8, r8, #1
 800c344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c346:	3b01      	subs	r3, #1
 800c348:	4543      	cmp	r3, r8
 800c34a:	dcf1      	bgt.n	800c330 <_printf_float+0x3fc>
 800c34c:	464b      	mov	r3, r9
 800c34e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c352:	e6de      	b.n	800c112 <_printf_float+0x1de>
 800c354:	f04f 0800 	mov.w	r8, #0
 800c358:	f104 0a1a 	add.w	sl, r4, #26
 800c35c:	e7f2      	b.n	800c344 <_printf_float+0x410>
 800c35e:	2301      	movs	r3, #1
 800c360:	e7df      	b.n	800c322 <_printf_float+0x3ee>
 800c362:	2301      	movs	r3, #1
 800c364:	464a      	mov	r2, r9
 800c366:	4631      	mov	r1, r6
 800c368:	4628      	mov	r0, r5
 800c36a:	47b8      	blx	r7
 800c36c:	3001      	adds	r0, #1
 800c36e:	f43f ae3e 	beq.w	800bfee <_printf_float+0xba>
 800c372:	f108 0801 	add.w	r8, r8, #1
 800c376:	68e3      	ldr	r3, [r4, #12]
 800c378:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c37a:	1a9b      	subs	r3, r3, r2
 800c37c:	4543      	cmp	r3, r8
 800c37e:	dcf0      	bgt.n	800c362 <_printf_float+0x42e>
 800c380:	e6fc      	b.n	800c17c <_printf_float+0x248>
 800c382:	f04f 0800 	mov.w	r8, #0
 800c386:	f104 0919 	add.w	r9, r4, #25
 800c38a:	e7f4      	b.n	800c376 <_printf_float+0x442>
 800c38c:	2900      	cmp	r1, #0
 800c38e:	f43f ae8b 	beq.w	800c0a8 <_printf_float+0x174>
 800c392:	2300      	movs	r3, #0
 800c394:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c398:	ab09      	add	r3, sp, #36	; 0x24
 800c39a:	9300      	str	r3, [sp, #0]
 800c39c:	ec49 8b10 	vmov	d0, r8, r9
 800c3a0:	6022      	str	r2, [r4, #0]
 800c3a2:	f8cd a004 	str.w	sl, [sp, #4]
 800c3a6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c3aa:	4628      	mov	r0, r5
 800c3ac:	f7ff fd2e 	bl	800be0c <__cvt>
 800c3b0:	4680      	mov	r8, r0
 800c3b2:	e648      	b.n	800c046 <_printf_float+0x112>

0800c3b4 <_printf_common>:
 800c3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3b8:	4691      	mov	r9, r2
 800c3ba:	461f      	mov	r7, r3
 800c3bc:	688a      	ldr	r2, [r1, #8]
 800c3be:	690b      	ldr	r3, [r1, #16]
 800c3c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	bfb8      	it	lt
 800c3c8:	4613      	movlt	r3, r2
 800c3ca:	f8c9 3000 	str.w	r3, [r9]
 800c3ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c3d2:	4606      	mov	r6, r0
 800c3d4:	460c      	mov	r4, r1
 800c3d6:	b112      	cbz	r2, 800c3de <_printf_common+0x2a>
 800c3d8:	3301      	adds	r3, #1
 800c3da:	f8c9 3000 	str.w	r3, [r9]
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	0699      	lsls	r1, r3, #26
 800c3e2:	bf42      	ittt	mi
 800c3e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c3e8:	3302      	addmi	r3, #2
 800c3ea:	f8c9 3000 	strmi.w	r3, [r9]
 800c3ee:	6825      	ldr	r5, [r4, #0]
 800c3f0:	f015 0506 	ands.w	r5, r5, #6
 800c3f4:	d107      	bne.n	800c406 <_printf_common+0x52>
 800c3f6:	f104 0a19 	add.w	sl, r4, #25
 800c3fa:	68e3      	ldr	r3, [r4, #12]
 800c3fc:	f8d9 2000 	ldr.w	r2, [r9]
 800c400:	1a9b      	subs	r3, r3, r2
 800c402:	42ab      	cmp	r3, r5
 800c404:	dc28      	bgt.n	800c458 <_printf_common+0xa4>
 800c406:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c40a:	6822      	ldr	r2, [r4, #0]
 800c40c:	3300      	adds	r3, #0
 800c40e:	bf18      	it	ne
 800c410:	2301      	movne	r3, #1
 800c412:	0692      	lsls	r2, r2, #26
 800c414:	d42d      	bmi.n	800c472 <_printf_common+0xbe>
 800c416:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c41a:	4639      	mov	r1, r7
 800c41c:	4630      	mov	r0, r6
 800c41e:	47c0      	blx	r8
 800c420:	3001      	adds	r0, #1
 800c422:	d020      	beq.n	800c466 <_printf_common+0xb2>
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	68e5      	ldr	r5, [r4, #12]
 800c428:	f8d9 2000 	ldr.w	r2, [r9]
 800c42c:	f003 0306 	and.w	r3, r3, #6
 800c430:	2b04      	cmp	r3, #4
 800c432:	bf08      	it	eq
 800c434:	1aad      	subeq	r5, r5, r2
 800c436:	68a3      	ldr	r3, [r4, #8]
 800c438:	6922      	ldr	r2, [r4, #16]
 800c43a:	bf0c      	ite	eq
 800c43c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c440:	2500      	movne	r5, #0
 800c442:	4293      	cmp	r3, r2
 800c444:	bfc4      	itt	gt
 800c446:	1a9b      	subgt	r3, r3, r2
 800c448:	18ed      	addgt	r5, r5, r3
 800c44a:	f04f 0900 	mov.w	r9, #0
 800c44e:	341a      	adds	r4, #26
 800c450:	454d      	cmp	r5, r9
 800c452:	d11a      	bne.n	800c48a <_printf_common+0xd6>
 800c454:	2000      	movs	r0, #0
 800c456:	e008      	b.n	800c46a <_printf_common+0xb6>
 800c458:	2301      	movs	r3, #1
 800c45a:	4652      	mov	r2, sl
 800c45c:	4639      	mov	r1, r7
 800c45e:	4630      	mov	r0, r6
 800c460:	47c0      	blx	r8
 800c462:	3001      	adds	r0, #1
 800c464:	d103      	bne.n	800c46e <_printf_common+0xba>
 800c466:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c46a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c46e:	3501      	adds	r5, #1
 800c470:	e7c3      	b.n	800c3fa <_printf_common+0x46>
 800c472:	18e1      	adds	r1, r4, r3
 800c474:	1c5a      	adds	r2, r3, #1
 800c476:	2030      	movs	r0, #48	; 0x30
 800c478:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c47c:	4422      	add	r2, r4
 800c47e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c482:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c486:	3302      	adds	r3, #2
 800c488:	e7c5      	b.n	800c416 <_printf_common+0x62>
 800c48a:	2301      	movs	r3, #1
 800c48c:	4622      	mov	r2, r4
 800c48e:	4639      	mov	r1, r7
 800c490:	4630      	mov	r0, r6
 800c492:	47c0      	blx	r8
 800c494:	3001      	adds	r0, #1
 800c496:	d0e6      	beq.n	800c466 <_printf_common+0xb2>
 800c498:	f109 0901 	add.w	r9, r9, #1
 800c49c:	e7d8      	b.n	800c450 <_printf_common+0x9c>
	...

0800c4a0 <_printf_i>:
 800c4a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c4a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c4a8:	460c      	mov	r4, r1
 800c4aa:	7e09      	ldrb	r1, [r1, #24]
 800c4ac:	b085      	sub	sp, #20
 800c4ae:	296e      	cmp	r1, #110	; 0x6e
 800c4b0:	4617      	mov	r7, r2
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	4698      	mov	r8, r3
 800c4b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4b8:	f000 80b3 	beq.w	800c622 <_printf_i+0x182>
 800c4bc:	d822      	bhi.n	800c504 <_printf_i+0x64>
 800c4be:	2963      	cmp	r1, #99	; 0x63
 800c4c0:	d036      	beq.n	800c530 <_printf_i+0x90>
 800c4c2:	d80a      	bhi.n	800c4da <_printf_i+0x3a>
 800c4c4:	2900      	cmp	r1, #0
 800c4c6:	f000 80b9 	beq.w	800c63c <_printf_i+0x19c>
 800c4ca:	2958      	cmp	r1, #88	; 0x58
 800c4cc:	f000 8083 	beq.w	800c5d6 <_printf_i+0x136>
 800c4d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c4d8:	e032      	b.n	800c540 <_printf_i+0xa0>
 800c4da:	2964      	cmp	r1, #100	; 0x64
 800c4dc:	d001      	beq.n	800c4e2 <_printf_i+0x42>
 800c4de:	2969      	cmp	r1, #105	; 0x69
 800c4e0:	d1f6      	bne.n	800c4d0 <_printf_i+0x30>
 800c4e2:	6820      	ldr	r0, [r4, #0]
 800c4e4:	6813      	ldr	r3, [r2, #0]
 800c4e6:	0605      	lsls	r5, r0, #24
 800c4e8:	f103 0104 	add.w	r1, r3, #4
 800c4ec:	d52a      	bpl.n	800c544 <_printf_i+0xa4>
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	6011      	str	r1, [r2, #0]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	da03      	bge.n	800c4fe <_printf_i+0x5e>
 800c4f6:	222d      	movs	r2, #45	; 0x2d
 800c4f8:	425b      	negs	r3, r3
 800c4fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c4fe:	486f      	ldr	r0, [pc, #444]	; (800c6bc <_printf_i+0x21c>)
 800c500:	220a      	movs	r2, #10
 800c502:	e039      	b.n	800c578 <_printf_i+0xd8>
 800c504:	2973      	cmp	r1, #115	; 0x73
 800c506:	f000 809d 	beq.w	800c644 <_printf_i+0x1a4>
 800c50a:	d808      	bhi.n	800c51e <_printf_i+0x7e>
 800c50c:	296f      	cmp	r1, #111	; 0x6f
 800c50e:	d020      	beq.n	800c552 <_printf_i+0xb2>
 800c510:	2970      	cmp	r1, #112	; 0x70
 800c512:	d1dd      	bne.n	800c4d0 <_printf_i+0x30>
 800c514:	6823      	ldr	r3, [r4, #0]
 800c516:	f043 0320 	orr.w	r3, r3, #32
 800c51a:	6023      	str	r3, [r4, #0]
 800c51c:	e003      	b.n	800c526 <_printf_i+0x86>
 800c51e:	2975      	cmp	r1, #117	; 0x75
 800c520:	d017      	beq.n	800c552 <_printf_i+0xb2>
 800c522:	2978      	cmp	r1, #120	; 0x78
 800c524:	d1d4      	bne.n	800c4d0 <_printf_i+0x30>
 800c526:	2378      	movs	r3, #120	; 0x78
 800c528:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c52c:	4864      	ldr	r0, [pc, #400]	; (800c6c0 <_printf_i+0x220>)
 800c52e:	e055      	b.n	800c5dc <_printf_i+0x13c>
 800c530:	6813      	ldr	r3, [r2, #0]
 800c532:	1d19      	adds	r1, r3, #4
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	6011      	str	r1, [r2, #0]
 800c538:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c53c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c540:	2301      	movs	r3, #1
 800c542:	e08c      	b.n	800c65e <_printf_i+0x1be>
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	6011      	str	r1, [r2, #0]
 800c548:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c54c:	bf18      	it	ne
 800c54e:	b21b      	sxthne	r3, r3
 800c550:	e7cf      	b.n	800c4f2 <_printf_i+0x52>
 800c552:	6813      	ldr	r3, [r2, #0]
 800c554:	6825      	ldr	r5, [r4, #0]
 800c556:	1d18      	adds	r0, r3, #4
 800c558:	6010      	str	r0, [r2, #0]
 800c55a:	0628      	lsls	r0, r5, #24
 800c55c:	d501      	bpl.n	800c562 <_printf_i+0xc2>
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	e002      	b.n	800c568 <_printf_i+0xc8>
 800c562:	0668      	lsls	r0, r5, #25
 800c564:	d5fb      	bpl.n	800c55e <_printf_i+0xbe>
 800c566:	881b      	ldrh	r3, [r3, #0]
 800c568:	4854      	ldr	r0, [pc, #336]	; (800c6bc <_printf_i+0x21c>)
 800c56a:	296f      	cmp	r1, #111	; 0x6f
 800c56c:	bf14      	ite	ne
 800c56e:	220a      	movne	r2, #10
 800c570:	2208      	moveq	r2, #8
 800c572:	2100      	movs	r1, #0
 800c574:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c578:	6865      	ldr	r5, [r4, #4]
 800c57a:	60a5      	str	r5, [r4, #8]
 800c57c:	2d00      	cmp	r5, #0
 800c57e:	f2c0 8095 	blt.w	800c6ac <_printf_i+0x20c>
 800c582:	6821      	ldr	r1, [r4, #0]
 800c584:	f021 0104 	bic.w	r1, r1, #4
 800c588:	6021      	str	r1, [r4, #0]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d13d      	bne.n	800c60a <_printf_i+0x16a>
 800c58e:	2d00      	cmp	r5, #0
 800c590:	f040 808e 	bne.w	800c6b0 <_printf_i+0x210>
 800c594:	4665      	mov	r5, ip
 800c596:	2a08      	cmp	r2, #8
 800c598:	d10b      	bne.n	800c5b2 <_printf_i+0x112>
 800c59a:	6823      	ldr	r3, [r4, #0]
 800c59c:	07db      	lsls	r3, r3, #31
 800c59e:	d508      	bpl.n	800c5b2 <_printf_i+0x112>
 800c5a0:	6923      	ldr	r3, [r4, #16]
 800c5a2:	6862      	ldr	r2, [r4, #4]
 800c5a4:	429a      	cmp	r2, r3
 800c5a6:	bfde      	ittt	le
 800c5a8:	2330      	movle	r3, #48	; 0x30
 800c5aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c5ae:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c5b2:	ebac 0305 	sub.w	r3, ip, r5
 800c5b6:	6123      	str	r3, [r4, #16]
 800c5b8:	f8cd 8000 	str.w	r8, [sp]
 800c5bc:	463b      	mov	r3, r7
 800c5be:	aa03      	add	r2, sp, #12
 800c5c0:	4621      	mov	r1, r4
 800c5c2:	4630      	mov	r0, r6
 800c5c4:	f7ff fef6 	bl	800c3b4 <_printf_common>
 800c5c8:	3001      	adds	r0, #1
 800c5ca:	d14d      	bne.n	800c668 <_printf_i+0x1c8>
 800c5cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5d0:	b005      	add	sp, #20
 800c5d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c5d6:	4839      	ldr	r0, [pc, #228]	; (800c6bc <_printf_i+0x21c>)
 800c5d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c5dc:	6813      	ldr	r3, [r2, #0]
 800c5de:	6821      	ldr	r1, [r4, #0]
 800c5e0:	1d1d      	adds	r5, r3, #4
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	6015      	str	r5, [r2, #0]
 800c5e6:	060a      	lsls	r2, r1, #24
 800c5e8:	d50b      	bpl.n	800c602 <_printf_i+0x162>
 800c5ea:	07ca      	lsls	r2, r1, #31
 800c5ec:	bf44      	itt	mi
 800c5ee:	f041 0120 	orrmi.w	r1, r1, #32
 800c5f2:	6021      	strmi	r1, [r4, #0]
 800c5f4:	b91b      	cbnz	r3, 800c5fe <_printf_i+0x15e>
 800c5f6:	6822      	ldr	r2, [r4, #0]
 800c5f8:	f022 0220 	bic.w	r2, r2, #32
 800c5fc:	6022      	str	r2, [r4, #0]
 800c5fe:	2210      	movs	r2, #16
 800c600:	e7b7      	b.n	800c572 <_printf_i+0xd2>
 800c602:	064d      	lsls	r5, r1, #25
 800c604:	bf48      	it	mi
 800c606:	b29b      	uxthmi	r3, r3
 800c608:	e7ef      	b.n	800c5ea <_printf_i+0x14a>
 800c60a:	4665      	mov	r5, ip
 800c60c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c610:	fb02 3311 	mls	r3, r2, r1, r3
 800c614:	5cc3      	ldrb	r3, [r0, r3]
 800c616:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c61a:	460b      	mov	r3, r1
 800c61c:	2900      	cmp	r1, #0
 800c61e:	d1f5      	bne.n	800c60c <_printf_i+0x16c>
 800c620:	e7b9      	b.n	800c596 <_printf_i+0xf6>
 800c622:	6813      	ldr	r3, [r2, #0]
 800c624:	6825      	ldr	r5, [r4, #0]
 800c626:	6961      	ldr	r1, [r4, #20]
 800c628:	1d18      	adds	r0, r3, #4
 800c62a:	6010      	str	r0, [r2, #0]
 800c62c:	0628      	lsls	r0, r5, #24
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	d501      	bpl.n	800c636 <_printf_i+0x196>
 800c632:	6019      	str	r1, [r3, #0]
 800c634:	e002      	b.n	800c63c <_printf_i+0x19c>
 800c636:	066a      	lsls	r2, r5, #25
 800c638:	d5fb      	bpl.n	800c632 <_printf_i+0x192>
 800c63a:	8019      	strh	r1, [r3, #0]
 800c63c:	2300      	movs	r3, #0
 800c63e:	6123      	str	r3, [r4, #16]
 800c640:	4665      	mov	r5, ip
 800c642:	e7b9      	b.n	800c5b8 <_printf_i+0x118>
 800c644:	6813      	ldr	r3, [r2, #0]
 800c646:	1d19      	adds	r1, r3, #4
 800c648:	6011      	str	r1, [r2, #0]
 800c64a:	681d      	ldr	r5, [r3, #0]
 800c64c:	6862      	ldr	r2, [r4, #4]
 800c64e:	2100      	movs	r1, #0
 800c650:	4628      	mov	r0, r5
 800c652:	f7f3 fdc5 	bl	80001e0 <memchr>
 800c656:	b108      	cbz	r0, 800c65c <_printf_i+0x1bc>
 800c658:	1b40      	subs	r0, r0, r5
 800c65a:	6060      	str	r0, [r4, #4]
 800c65c:	6863      	ldr	r3, [r4, #4]
 800c65e:	6123      	str	r3, [r4, #16]
 800c660:	2300      	movs	r3, #0
 800c662:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c666:	e7a7      	b.n	800c5b8 <_printf_i+0x118>
 800c668:	6923      	ldr	r3, [r4, #16]
 800c66a:	462a      	mov	r2, r5
 800c66c:	4639      	mov	r1, r7
 800c66e:	4630      	mov	r0, r6
 800c670:	47c0      	blx	r8
 800c672:	3001      	adds	r0, #1
 800c674:	d0aa      	beq.n	800c5cc <_printf_i+0x12c>
 800c676:	6823      	ldr	r3, [r4, #0]
 800c678:	079b      	lsls	r3, r3, #30
 800c67a:	d413      	bmi.n	800c6a4 <_printf_i+0x204>
 800c67c:	68e0      	ldr	r0, [r4, #12]
 800c67e:	9b03      	ldr	r3, [sp, #12]
 800c680:	4298      	cmp	r0, r3
 800c682:	bfb8      	it	lt
 800c684:	4618      	movlt	r0, r3
 800c686:	e7a3      	b.n	800c5d0 <_printf_i+0x130>
 800c688:	2301      	movs	r3, #1
 800c68a:	464a      	mov	r2, r9
 800c68c:	4639      	mov	r1, r7
 800c68e:	4630      	mov	r0, r6
 800c690:	47c0      	blx	r8
 800c692:	3001      	adds	r0, #1
 800c694:	d09a      	beq.n	800c5cc <_printf_i+0x12c>
 800c696:	3501      	adds	r5, #1
 800c698:	68e3      	ldr	r3, [r4, #12]
 800c69a:	9a03      	ldr	r2, [sp, #12]
 800c69c:	1a9b      	subs	r3, r3, r2
 800c69e:	42ab      	cmp	r3, r5
 800c6a0:	dcf2      	bgt.n	800c688 <_printf_i+0x1e8>
 800c6a2:	e7eb      	b.n	800c67c <_printf_i+0x1dc>
 800c6a4:	2500      	movs	r5, #0
 800c6a6:	f104 0919 	add.w	r9, r4, #25
 800c6aa:	e7f5      	b.n	800c698 <_printf_i+0x1f8>
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d1ac      	bne.n	800c60a <_printf_i+0x16a>
 800c6b0:	7803      	ldrb	r3, [r0, #0]
 800c6b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c6b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c6ba:	e76c      	b.n	800c596 <_printf_i+0xf6>
 800c6bc:	0800f936 	.word	0x0800f936
 800c6c0:	0800f947 	.word	0x0800f947

0800c6c4 <iprintf>:
 800c6c4:	b40f      	push	{r0, r1, r2, r3}
 800c6c6:	4b0a      	ldr	r3, [pc, #40]	; (800c6f0 <iprintf+0x2c>)
 800c6c8:	b513      	push	{r0, r1, r4, lr}
 800c6ca:	681c      	ldr	r4, [r3, #0]
 800c6cc:	b124      	cbz	r4, 800c6d8 <iprintf+0x14>
 800c6ce:	69a3      	ldr	r3, [r4, #24]
 800c6d0:	b913      	cbnz	r3, 800c6d8 <iprintf+0x14>
 800c6d2:	4620      	mov	r0, r4
 800c6d4:	f001 f868 	bl	800d7a8 <__sinit>
 800c6d8:	ab05      	add	r3, sp, #20
 800c6da:	9a04      	ldr	r2, [sp, #16]
 800c6dc:	68a1      	ldr	r1, [r4, #8]
 800c6de:	9301      	str	r3, [sp, #4]
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	f001 fd2b 	bl	800e13c <_vfiprintf_r>
 800c6e6:	b002      	add	sp, #8
 800c6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6ec:	b004      	add	sp, #16
 800c6ee:	4770      	bx	lr
 800c6f0:	20000010 	.word	0x20000010

0800c6f4 <_puts_r>:
 800c6f4:	b570      	push	{r4, r5, r6, lr}
 800c6f6:	460e      	mov	r6, r1
 800c6f8:	4605      	mov	r5, r0
 800c6fa:	b118      	cbz	r0, 800c704 <_puts_r+0x10>
 800c6fc:	6983      	ldr	r3, [r0, #24]
 800c6fe:	b90b      	cbnz	r3, 800c704 <_puts_r+0x10>
 800c700:	f001 f852 	bl	800d7a8 <__sinit>
 800c704:	69ab      	ldr	r3, [r5, #24]
 800c706:	68ac      	ldr	r4, [r5, #8]
 800c708:	b913      	cbnz	r3, 800c710 <_puts_r+0x1c>
 800c70a:	4628      	mov	r0, r5
 800c70c:	f001 f84c 	bl	800d7a8 <__sinit>
 800c710:	4b23      	ldr	r3, [pc, #140]	; (800c7a0 <_puts_r+0xac>)
 800c712:	429c      	cmp	r4, r3
 800c714:	d117      	bne.n	800c746 <_puts_r+0x52>
 800c716:	686c      	ldr	r4, [r5, #4]
 800c718:	89a3      	ldrh	r3, [r4, #12]
 800c71a:	071b      	lsls	r3, r3, #28
 800c71c:	d51d      	bpl.n	800c75a <_puts_r+0x66>
 800c71e:	6923      	ldr	r3, [r4, #16]
 800c720:	b1db      	cbz	r3, 800c75a <_puts_r+0x66>
 800c722:	3e01      	subs	r6, #1
 800c724:	68a3      	ldr	r3, [r4, #8]
 800c726:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c72a:	3b01      	subs	r3, #1
 800c72c:	60a3      	str	r3, [r4, #8]
 800c72e:	b9e9      	cbnz	r1, 800c76c <_puts_r+0x78>
 800c730:	2b00      	cmp	r3, #0
 800c732:	da2e      	bge.n	800c792 <_puts_r+0x9e>
 800c734:	4622      	mov	r2, r4
 800c736:	210a      	movs	r1, #10
 800c738:	4628      	mov	r0, r5
 800c73a:	f000 f83f 	bl	800c7bc <__swbuf_r>
 800c73e:	3001      	adds	r0, #1
 800c740:	d011      	beq.n	800c766 <_puts_r+0x72>
 800c742:	200a      	movs	r0, #10
 800c744:	e011      	b.n	800c76a <_puts_r+0x76>
 800c746:	4b17      	ldr	r3, [pc, #92]	; (800c7a4 <_puts_r+0xb0>)
 800c748:	429c      	cmp	r4, r3
 800c74a:	d101      	bne.n	800c750 <_puts_r+0x5c>
 800c74c:	68ac      	ldr	r4, [r5, #8]
 800c74e:	e7e3      	b.n	800c718 <_puts_r+0x24>
 800c750:	4b15      	ldr	r3, [pc, #84]	; (800c7a8 <_puts_r+0xb4>)
 800c752:	429c      	cmp	r4, r3
 800c754:	bf08      	it	eq
 800c756:	68ec      	ldreq	r4, [r5, #12]
 800c758:	e7de      	b.n	800c718 <_puts_r+0x24>
 800c75a:	4621      	mov	r1, r4
 800c75c:	4628      	mov	r0, r5
 800c75e:	f000 f87f 	bl	800c860 <__swsetup_r>
 800c762:	2800      	cmp	r0, #0
 800c764:	d0dd      	beq.n	800c722 <_puts_r+0x2e>
 800c766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c76a:	bd70      	pop	{r4, r5, r6, pc}
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	da04      	bge.n	800c77a <_puts_r+0x86>
 800c770:	69a2      	ldr	r2, [r4, #24]
 800c772:	429a      	cmp	r2, r3
 800c774:	dc06      	bgt.n	800c784 <_puts_r+0x90>
 800c776:	290a      	cmp	r1, #10
 800c778:	d004      	beq.n	800c784 <_puts_r+0x90>
 800c77a:	6823      	ldr	r3, [r4, #0]
 800c77c:	1c5a      	adds	r2, r3, #1
 800c77e:	6022      	str	r2, [r4, #0]
 800c780:	7019      	strb	r1, [r3, #0]
 800c782:	e7cf      	b.n	800c724 <_puts_r+0x30>
 800c784:	4622      	mov	r2, r4
 800c786:	4628      	mov	r0, r5
 800c788:	f000 f818 	bl	800c7bc <__swbuf_r>
 800c78c:	3001      	adds	r0, #1
 800c78e:	d1c9      	bne.n	800c724 <_puts_r+0x30>
 800c790:	e7e9      	b.n	800c766 <_puts_r+0x72>
 800c792:	6823      	ldr	r3, [r4, #0]
 800c794:	200a      	movs	r0, #10
 800c796:	1c5a      	adds	r2, r3, #1
 800c798:	6022      	str	r2, [r4, #0]
 800c79a:	7018      	strb	r0, [r3, #0]
 800c79c:	e7e5      	b.n	800c76a <_puts_r+0x76>
 800c79e:	bf00      	nop
 800c7a0:	0800f988 	.word	0x0800f988
 800c7a4:	0800f9a8 	.word	0x0800f9a8
 800c7a8:	0800f968 	.word	0x0800f968

0800c7ac <puts>:
 800c7ac:	4b02      	ldr	r3, [pc, #8]	; (800c7b8 <puts+0xc>)
 800c7ae:	4601      	mov	r1, r0
 800c7b0:	6818      	ldr	r0, [r3, #0]
 800c7b2:	f7ff bf9f 	b.w	800c6f4 <_puts_r>
 800c7b6:	bf00      	nop
 800c7b8:	20000010 	.word	0x20000010

0800c7bc <__swbuf_r>:
 800c7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7be:	460e      	mov	r6, r1
 800c7c0:	4614      	mov	r4, r2
 800c7c2:	4605      	mov	r5, r0
 800c7c4:	b118      	cbz	r0, 800c7ce <__swbuf_r+0x12>
 800c7c6:	6983      	ldr	r3, [r0, #24]
 800c7c8:	b90b      	cbnz	r3, 800c7ce <__swbuf_r+0x12>
 800c7ca:	f000 ffed 	bl	800d7a8 <__sinit>
 800c7ce:	4b21      	ldr	r3, [pc, #132]	; (800c854 <__swbuf_r+0x98>)
 800c7d0:	429c      	cmp	r4, r3
 800c7d2:	d12a      	bne.n	800c82a <__swbuf_r+0x6e>
 800c7d4:	686c      	ldr	r4, [r5, #4]
 800c7d6:	69a3      	ldr	r3, [r4, #24]
 800c7d8:	60a3      	str	r3, [r4, #8]
 800c7da:	89a3      	ldrh	r3, [r4, #12]
 800c7dc:	071a      	lsls	r2, r3, #28
 800c7de:	d52e      	bpl.n	800c83e <__swbuf_r+0x82>
 800c7e0:	6923      	ldr	r3, [r4, #16]
 800c7e2:	b363      	cbz	r3, 800c83e <__swbuf_r+0x82>
 800c7e4:	6923      	ldr	r3, [r4, #16]
 800c7e6:	6820      	ldr	r0, [r4, #0]
 800c7e8:	1ac0      	subs	r0, r0, r3
 800c7ea:	6963      	ldr	r3, [r4, #20]
 800c7ec:	b2f6      	uxtb	r6, r6
 800c7ee:	4283      	cmp	r3, r0
 800c7f0:	4637      	mov	r7, r6
 800c7f2:	dc04      	bgt.n	800c7fe <__swbuf_r+0x42>
 800c7f4:	4621      	mov	r1, r4
 800c7f6:	4628      	mov	r0, r5
 800c7f8:	f000 ff6c 	bl	800d6d4 <_fflush_r>
 800c7fc:	bb28      	cbnz	r0, 800c84a <__swbuf_r+0x8e>
 800c7fe:	68a3      	ldr	r3, [r4, #8]
 800c800:	3b01      	subs	r3, #1
 800c802:	60a3      	str	r3, [r4, #8]
 800c804:	6823      	ldr	r3, [r4, #0]
 800c806:	1c5a      	adds	r2, r3, #1
 800c808:	6022      	str	r2, [r4, #0]
 800c80a:	701e      	strb	r6, [r3, #0]
 800c80c:	6963      	ldr	r3, [r4, #20]
 800c80e:	3001      	adds	r0, #1
 800c810:	4283      	cmp	r3, r0
 800c812:	d004      	beq.n	800c81e <__swbuf_r+0x62>
 800c814:	89a3      	ldrh	r3, [r4, #12]
 800c816:	07db      	lsls	r3, r3, #31
 800c818:	d519      	bpl.n	800c84e <__swbuf_r+0x92>
 800c81a:	2e0a      	cmp	r6, #10
 800c81c:	d117      	bne.n	800c84e <__swbuf_r+0x92>
 800c81e:	4621      	mov	r1, r4
 800c820:	4628      	mov	r0, r5
 800c822:	f000 ff57 	bl	800d6d4 <_fflush_r>
 800c826:	b190      	cbz	r0, 800c84e <__swbuf_r+0x92>
 800c828:	e00f      	b.n	800c84a <__swbuf_r+0x8e>
 800c82a:	4b0b      	ldr	r3, [pc, #44]	; (800c858 <__swbuf_r+0x9c>)
 800c82c:	429c      	cmp	r4, r3
 800c82e:	d101      	bne.n	800c834 <__swbuf_r+0x78>
 800c830:	68ac      	ldr	r4, [r5, #8]
 800c832:	e7d0      	b.n	800c7d6 <__swbuf_r+0x1a>
 800c834:	4b09      	ldr	r3, [pc, #36]	; (800c85c <__swbuf_r+0xa0>)
 800c836:	429c      	cmp	r4, r3
 800c838:	bf08      	it	eq
 800c83a:	68ec      	ldreq	r4, [r5, #12]
 800c83c:	e7cb      	b.n	800c7d6 <__swbuf_r+0x1a>
 800c83e:	4621      	mov	r1, r4
 800c840:	4628      	mov	r0, r5
 800c842:	f000 f80d 	bl	800c860 <__swsetup_r>
 800c846:	2800      	cmp	r0, #0
 800c848:	d0cc      	beq.n	800c7e4 <__swbuf_r+0x28>
 800c84a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c84e:	4638      	mov	r0, r7
 800c850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c852:	bf00      	nop
 800c854:	0800f988 	.word	0x0800f988
 800c858:	0800f9a8 	.word	0x0800f9a8
 800c85c:	0800f968 	.word	0x0800f968

0800c860 <__swsetup_r>:
 800c860:	4b32      	ldr	r3, [pc, #200]	; (800c92c <__swsetup_r+0xcc>)
 800c862:	b570      	push	{r4, r5, r6, lr}
 800c864:	681d      	ldr	r5, [r3, #0]
 800c866:	4606      	mov	r6, r0
 800c868:	460c      	mov	r4, r1
 800c86a:	b125      	cbz	r5, 800c876 <__swsetup_r+0x16>
 800c86c:	69ab      	ldr	r3, [r5, #24]
 800c86e:	b913      	cbnz	r3, 800c876 <__swsetup_r+0x16>
 800c870:	4628      	mov	r0, r5
 800c872:	f000 ff99 	bl	800d7a8 <__sinit>
 800c876:	4b2e      	ldr	r3, [pc, #184]	; (800c930 <__swsetup_r+0xd0>)
 800c878:	429c      	cmp	r4, r3
 800c87a:	d10f      	bne.n	800c89c <__swsetup_r+0x3c>
 800c87c:	686c      	ldr	r4, [r5, #4]
 800c87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c882:	b29a      	uxth	r2, r3
 800c884:	0715      	lsls	r5, r2, #28
 800c886:	d42c      	bmi.n	800c8e2 <__swsetup_r+0x82>
 800c888:	06d0      	lsls	r0, r2, #27
 800c88a:	d411      	bmi.n	800c8b0 <__swsetup_r+0x50>
 800c88c:	2209      	movs	r2, #9
 800c88e:	6032      	str	r2, [r6, #0]
 800c890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c894:	81a3      	strh	r3, [r4, #12]
 800c896:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c89a:	e03e      	b.n	800c91a <__swsetup_r+0xba>
 800c89c:	4b25      	ldr	r3, [pc, #148]	; (800c934 <__swsetup_r+0xd4>)
 800c89e:	429c      	cmp	r4, r3
 800c8a0:	d101      	bne.n	800c8a6 <__swsetup_r+0x46>
 800c8a2:	68ac      	ldr	r4, [r5, #8]
 800c8a4:	e7eb      	b.n	800c87e <__swsetup_r+0x1e>
 800c8a6:	4b24      	ldr	r3, [pc, #144]	; (800c938 <__swsetup_r+0xd8>)
 800c8a8:	429c      	cmp	r4, r3
 800c8aa:	bf08      	it	eq
 800c8ac:	68ec      	ldreq	r4, [r5, #12]
 800c8ae:	e7e6      	b.n	800c87e <__swsetup_r+0x1e>
 800c8b0:	0751      	lsls	r1, r2, #29
 800c8b2:	d512      	bpl.n	800c8da <__swsetup_r+0x7a>
 800c8b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8b6:	b141      	cbz	r1, 800c8ca <__swsetup_r+0x6a>
 800c8b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8bc:	4299      	cmp	r1, r3
 800c8be:	d002      	beq.n	800c8c6 <__swsetup_r+0x66>
 800c8c0:	4630      	mov	r0, r6
 800c8c2:	f001 fb69 	bl	800df98 <_free_r>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	6363      	str	r3, [r4, #52]	; 0x34
 800c8ca:	89a3      	ldrh	r3, [r4, #12]
 800c8cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c8d0:	81a3      	strh	r3, [r4, #12]
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	6063      	str	r3, [r4, #4]
 800c8d6:	6923      	ldr	r3, [r4, #16]
 800c8d8:	6023      	str	r3, [r4, #0]
 800c8da:	89a3      	ldrh	r3, [r4, #12]
 800c8dc:	f043 0308 	orr.w	r3, r3, #8
 800c8e0:	81a3      	strh	r3, [r4, #12]
 800c8e2:	6923      	ldr	r3, [r4, #16]
 800c8e4:	b94b      	cbnz	r3, 800c8fa <__swsetup_r+0x9a>
 800c8e6:	89a3      	ldrh	r3, [r4, #12]
 800c8e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c8ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c8f0:	d003      	beq.n	800c8fa <__swsetup_r+0x9a>
 800c8f2:	4621      	mov	r1, r4
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	f001 f813 	bl	800d920 <__smakebuf_r>
 800c8fa:	89a2      	ldrh	r2, [r4, #12]
 800c8fc:	f012 0301 	ands.w	r3, r2, #1
 800c900:	d00c      	beq.n	800c91c <__swsetup_r+0xbc>
 800c902:	2300      	movs	r3, #0
 800c904:	60a3      	str	r3, [r4, #8]
 800c906:	6963      	ldr	r3, [r4, #20]
 800c908:	425b      	negs	r3, r3
 800c90a:	61a3      	str	r3, [r4, #24]
 800c90c:	6923      	ldr	r3, [r4, #16]
 800c90e:	b953      	cbnz	r3, 800c926 <__swsetup_r+0xc6>
 800c910:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c914:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c918:	d1ba      	bne.n	800c890 <__swsetup_r+0x30>
 800c91a:	bd70      	pop	{r4, r5, r6, pc}
 800c91c:	0792      	lsls	r2, r2, #30
 800c91e:	bf58      	it	pl
 800c920:	6963      	ldrpl	r3, [r4, #20]
 800c922:	60a3      	str	r3, [r4, #8]
 800c924:	e7f2      	b.n	800c90c <__swsetup_r+0xac>
 800c926:	2000      	movs	r0, #0
 800c928:	e7f7      	b.n	800c91a <__swsetup_r+0xba>
 800c92a:	bf00      	nop
 800c92c:	20000010 	.word	0x20000010
 800c930:	0800f988 	.word	0x0800f988
 800c934:	0800f9a8 	.word	0x0800f9a8
 800c938:	0800f968 	.word	0x0800f968

0800c93c <quorem>:
 800c93c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c940:	6903      	ldr	r3, [r0, #16]
 800c942:	690c      	ldr	r4, [r1, #16]
 800c944:	42a3      	cmp	r3, r4
 800c946:	4680      	mov	r8, r0
 800c948:	f2c0 8082 	blt.w	800ca50 <quorem+0x114>
 800c94c:	3c01      	subs	r4, #1
 800c94e:	f101 0714 	add.w	r7, r1, #20
 800c952:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c956:	f100 0614 	add.w	r6, r0, #20
 800c95a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c95e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c962:	eb06 030c 	add.w	r3, r6, ip
 800c966:	3501      	adds	r5, #1
 800c968:	eb07 090c 	add.w	r9, r7, ip
 800c96c:	9301      	str	r3, [sp, #4]
 800c96e:	fbb0 f5f5 	udiv	r5, r0, r5
 800c972:	b395      	cbz	r5, 800c9da <quorem+0x9e>
 800c974:	f04f 0a00 	mov.w	sl, #0
 800c978:	4638      	mov	r0, r7
 800c97a:	46b6      	mov	lr, r6
 800c97c:	46d3      	mov	fp, sl
 800c97e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c982:	b293      	uxth	r3, r2
 800c984:	fb05 a303 	mla	r3, r5, r3, sl
 800c988:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	ebab 0303 	sub.w	r3, fp, r3
 800c992:	0c12      	lsrs	r2, r2, #16
 800c994:	f8de b000 	ldr.w	fp, [lr]
 800c998:	fb05 a202 	mla	r2, r5, r2, sl
 800c99c:	fa13 f38b 	uxtah	r3, r3, fp
 800c9a0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c9a4:	fa1f fb82 	uxth.w	fp, r2
 800c9a8:	f8de 2000 	ldr.w	r2, [lr]
 800c9ac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c9b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9ba:	4581      	cmp	r9, r0
 800c9bc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c9c0:	f84e 3b04 	str.w	r3, [lr], #4
 800c9c4:	d2db      	bcs.n	800c97e <quorem+0x42>
 800c9c6:	f856 300c 	ldr.w	r3, [r6, ip]
 800c9ca:	b933      	cbnz	r3, 800c9da <quorem+0x9e>
 800c9cc:	9b01      	ldr	r3, [sp, #4]
 800c9ce:	3b04      	subs	r3, #4
 800c9d0:	429e      	cmp	r6, r3
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	d330      	bcc.n	800ca38 <quorem+0xfc>
 800c9d6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c9da:	4640      	mov	r0, r8
 800c9dc:	f001 fa08 	bl	800ddf0 <__mcmp>
 800c9e0:	2800      	cmp	r0, #0
 800c9e2:	db25      	blt.n	800ca30 <quorem+0xf4>
 800c9e4:	3501      	adds	r5, #1
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	f04f 0c00 	mov.w	ip, #0
 800c9ec:	f857 2b04 	ldr.w	r2, [r7], #4
 800c9f0:	f8d0 e000 	ldr.w	lr, [r0]
 800c9f4:	b293      	uxth	r3, r2
 800c9f6:	ebac 0303 	sub.w	r3, ip, r3
 800c9fa:	0c12      	lsrs	r2, r2, #16
 800c9fc:	fa13 f38e 	uxtah	r3, r3, lr
 800ca00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ca04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ca08:	b29b      	uxth	r3, r3
 800ca0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ca0e:	45b9      	cmp	r9, r7
 800ca10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ca14:	f840 3b04 	str.w	r3, [r0], #4
 800ca18:	d2e8      	bcs.n	800c9ec <quorem+0xb0>
 800ca1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ca1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ca22:	b92a      	cbnz	r2, 800ca30 <quorem+0xf4>
 800ca24:	3b04      	subs	r3, #4
 800ca26:	429e      	cmp	r6, r3
 800ca28:	461a      	mov	r2, r3
 800ca2a:	d30b      	bcc.n	800ca44 <quorem+0x108>
 800ca2c:	f8c8 4010 	str.w	r4, [r8, #16]
 800ca30:	4628      	mov	r0, r5
 800ca32:	b003      	add	sp, #12
 800ca34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca38:	6812      	ldr	r2, [r2, #0]
 800ca3a:	3b04      	subs	r3, #4
 800ca3c:	2a00      	cmp	r2, #0
 800ca3e:	d1ca      	bne.n	800c9d6 <quorem+0x9a>
 800ca40:	3c01      	subs	r4, #1
 800ca42:	e7c5      	b.n	800c9d0 <quorem+0x94>
 800ca44:	6812      	ldr	r2, [r2, #0]
 800ca46:	3b04      	subs	r3, #4
 800ca48:	2a00      	cmp	r2, #0
 800ca4a:	d1ef      	bne.n	800ca2c <quorem+0xf0>
 800ca4c:	3c01      	subs	r4, #1
 800ca4e:	e7ea      	b.n	800ca26 <quorem+0xea>
 800ca50:	2000      	movs	r0, #0
 800ca52:	e7ee      	b.n	800ca32 <quorem+0xf6>
 800ca54:	0000      	movs	r0, r0
	...

0800ca58 <_dtoa_r>:
 800ca58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	ec57 6b10 	vmov	r6, r7, d0
 800ca60:	b097      	sub	sp, #92	; 0x5c
 800ca62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ca64:	9106      	str	r1, [sp, #24]
 800ca66:	4604      	mov	r4, r0
 800ca68:	920b      	str	r2, [sp, #44]	; 0x2c
 800ca6a:	9312      	str	r3, [sp, #72]	; 0x48
 800ca6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ca70:	e9cd 6700 	strd	r6, r7, [sp]
 800ca74:	b93d      	cbnz	r5, 800ca86 <_dtoa_r+0x2e>
 800ca76:	2010      	movs	r0, #16
 800ca78:	f000 ff92 	bl	800d9a0 <malloc>
 800ca7c:	6260      	str	r0, [r4, #36]	; 0x24
 800ca7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ca82:	6005      	str	r5, [r0, #0]
 800ca84:	60c5      	str	r5, [r0, #12]
 800ca86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca88:	6819      	ldr	r1, [r3, #0]
 800ca8a:	b151      	cbz	r1, 800caa2 <_dtoa_r+0x4a>
 800ca8c:	685a      	ldr	r2, [r3, #4]
 800ca8e:	604a      	str	r2, [r1, #4]
 800ca90:	2301      	movs	r3, #1
 800ca92:	4093      	lsls	r3, r2
 800ca94:	608b      	str	r3, [r1, #8]
 800ca96:	4620      	mov	r0, r4
 800ca98:	f000 ffc9 	bl	800da2e <_Bfree>
 800ca9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca9e:	2200      	movs	r2, #0
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	1e3b      	subs	r3, r7, #0
 800caa4:	bfbb      	ittet	lt
 800caa6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800caaa:	9301      	strlt	r3, [sp, #4]
 800caac:	2300      	movge	r3, #0
 800caae:	2201      	movlt	r2, #1
 800cab0:	bfac      	ite	ge
 800cab2:	f8c8 3000 	strge.w	r3, [r8]
 800cab6:	f8c8 2000 	strlt.w	r2, [r8]
 800caba:	4baf      	ldr	r3, [pc, #700]	; (800cd78 <_dtoa_r+0x320>)
 800cabc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cac0:	ea33 0308 	bics.w	r3, r3, r8
 800cac4:	d114      	bne.n	800caf0 <_dtoa_r+0x98>
 800cac6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cac8:	f242 730f 	movw	r3, #9999	; 0x270f
 800cacc:	6013      	str	r3, [r2, #0]
 800cace:	9b00      	ldr	r3, [sp, #0]
 800cad0:	b923      	cbnz	r3, 800cadc <_dtoa_r+0x84>
 800cad2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800cad6:	2800      	cmp	r0, #0
 800cad8:	f000 8542 	beq.w	800d560 <_dtoa_r+0xb08>
 800cadc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cade:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cd8c <_dtoa_r+0x334>
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	f000 8544 	beq.w	800d570 <_dtoa_r+0xb18>
 800cae8:	f10b 0303 	add.w	r3, fp, #3
 800caec:	f000 bd3e 	b.w	800d56c <_dtoa_r+0xb14>
 800caf0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800caf4:	2200      	movs	r2, #0
 800caf6:	2300      	movs	r3, #0
 800caf8:	4630      	mov	r0, r6
 800cafa:	4639      	mov	r1, r7
 800cafc:	f7f3 ffe4 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb00:	4681      	mov	r9, r0
 800cb02:	b168      	cbz	r0, 800cb20 <_dtoa_r+0xc8>
 800cb04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cb06:	2301      	movs	r3, #1
 800cb08:	6013      	str	r3, [r2, #0]
 800cb0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 8524 	beq.w	800d55a <_dtoa_r+0xb02>
 800cb12:	4b9a      	ldr	r3, [pc, #616]	; (800cd7c <_dtoa_r+0x324>)
 800cb14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cb16:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800cb1a:	6013      	str	r3, [r2, #0]
 800cb1c:	f000 bd28 	b.w	800d570 <_dtoa_r+0xb18>
 800cb20:	aa14      	add	r2, sp, #80	; 0x50
 800cb22:	a915      	add	r1, sp, #84	; 0x54
 800cb24:	ec47 6b10 	vmov	d0, r6, r7
 800cb28:	4620      	mov	r0, r4
 800cb2a:	f001 f9d8 	bl	800dede <__d2b>
 800cb2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cb32:	9004      	str	r0, [sp, #16]
 800cb34:	2d00      	cmp	r5, #0
 800cb36:	d07c      	beq.n	800cc32 <_dtoa_r+0x1da>
 800cb38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cb3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cb40:	46b2      	mov	sl, r6
 800cb42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cb46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cb4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cb4e:	2200      	movs	r2, #0
 800cb50:	4b8b      	ldr	r3, [pc, #556]	; (800cd80 <_dtoa_r+0x328>)
 800cb52:	4650      	mov	r0, sl
 800cb54:	4659      	mov	r1, fp
 800cb56:	f7f3 fb97 	bl	8000288 <__aeabi_dsub>
 800cb5a:	a381      	add	r3, pc, #516	; (adr r3, 800cd60 <_dtoa_r+0x308>)
 800cb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb60:	f7f3 fd4a 	bl	80005f8 <__aeabi_dmul>
 800cb64:	a380      	add	r3, pc, #512	; (adr r3, 800cd68 <_dtoa_r+0x310>)
 800cb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb6a:	f7f3 fb8f 	bl	800028c <__adddf3>
 800cb6e:	4606      	mov	r6, r0
 800cb70:	4628      	mov	r0, r5
 800cb72:	460f      	mov	r7, r1
 800cb74:	f7f3 fcd6 	bl	8000524 <__aeabi_i2d>
 800cb78:	a37d      	add	r3, pc, #500	; (adr r3, 800cd70 <_dtoa_r+0x318>)
 800cb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7e:	f7f3 fd3b 	bl	80005f8 <__aeabi_dmul>
 800cb82:	4602      	mov	r2, r0
 800cb84:	460b      	mov	r3, r1
 800cb86:	4630      	mov	r0, r6
 800cb88:	4639      	mov	r1, r7
 800cb8a:	f7f3 fb7f 	bl	800028c <__adddf3>
 800cb8e:	4606      	mov	r6, r0
 800cb90:	460f      	mov	r7, r1
 800cb92:	f7f3 ffe1 	bl	8000b58 <__aeabi_d2iz>
 800cb96:	2200      	movs	r2, #0
 800cb98:	4682      	mov	sl, r0
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	4639      	mov	r1, r7
 800cba0:	f7f3 ff9c 	bl	8000adc <__aeabi_dcmplt>
 800cba4:	b148      	cbz	r0, 800cbba <_dtoa_r+0x162>
 800cba6:	4650      	mov	r0, sl
 800cba8:	f7f3 fcbc 	bl	8000524 <__aeabi_i2d>
 800cbac:	4632      	mov	r2, r6
 800cbae:	463b      	mov	r3, r7
 800cbb0:	f7f3 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800cbb4:	b908      	cbnz	r0, 800cbba <_dtoa_r+0x162>
 800cbb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cbba:	f1ba 0f16 	cmp.w	sl, #22
 800cbbe:	d859      	bhi.n	800cc74 <_dtoa_r+0x21c>
 800cbc0:	4970      	ldr	r1, [pc, #448]	; (800cd84 <_dtoa_r+0x32c>)
 800cbc2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cbc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbce:	f7f3 ffa3 	bl	8000b18 <__aeabi_dcmpgt>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	d050      	beq.n	800cc78 <_dtoa_r+0x220>
 800cbd6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cbda:	2300      	movs	r3, #0
 800cbdc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cbe0:	1b5d      	subs	r5, r3, r5
 800cbe2:	f1b5 0801 	subs.w	r8, r5, #1
 800cbe6:	bf49      	itett	mi
 800cbe8:	f1c5 0301 	rsbmi	r3, r5, #1
 800cbec:	2300      	movpl	r3, #0
 800cbee:	9305      	strmi	r3, [sp, #20]
 800cbf0:	f04f 0800 	movmi.w	r8, #0
 800cbf4:	bf58      	it	pl
 800cbf6:	9305      	strpl	r3, [sp, #20]
 800cbf8:	f1ba 0f00 	cmp.w	sl, #0
 800cbfc:	db3e      	blt.n	800cc7c <_dtoa_r+0x224>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	44d0      	add	r8, sl
 800cc02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800cc06:	9307      	str	r3, [sp, #28]
 800cc08:	9b06      	ldr	r3, [sp, #24]
 800cc0a:	2b09      	cmp	r3, #9
 800cc0c:	f200 8090 	bhi.w	800cd30 <_dtoa_r+0x2d8>
 800cc10:	2b05      	cmp	r3, #5
 800cc12:	bfc4      	itt	gt
 800cc14:	3b04      	subgt	r3, #4
 800cc16:	9306      	strgt	r3, [sp, #24]
 800cc18:	9b06      	ldr	r3, [sp, #24]
 800cc1a:	f1a3 0302 	sub.w	r3, r3, #2
 800cc1e:	bfcc      	ite	gt
 800cc20:	2500      	movgt	r5, #0
 800cc22:	2501      	movle	r5, #1
 800cc24:	2b03      	cmp	r3, #3
 800cc26:	f200 808f 	bhi.w	800cd48 <_dtoa_r+0x2f0>
 800cc2a:	e8df f003 	tbb	[pc, r3]
 800cc2e:	7f7d      	.short	0x7f7d
 800cc30:	7131      	.short	0x7131
 800cc32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800cc36:	441d      	add	r5, r3
 800cc38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800cc3c:	2820      	cmp	r0, #32
 800cc3e:	dd13      	ble.n	800cc68 <_dtoa_r+0x210>
 800cc40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800cc44:	9b00      	ldr	r3, [sp, #0]
 800cc46:	fa08 f800 	lsl.w	r8, r8, r0
 800cc4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800cc4e:	fa23 f000 	lsr.w	r0, r3, r0
 800cc52:	ea48 0000 	orr.w	r0, r8, r0
 800cc56:	f7f3 fc55 	bl	8000504 <__aeabi_ui2d>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	4682      	mov	sl, r0
 800cc5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800cc62:	3d01      	subs	r5, #1
 800cc64:	9313      	str	r3, [sp, #76]	; 0x4c
 800cc66:	e772      	b.n	800cb4e <_dtoa_r+0xf6>
 800cc68:	9b00      	ldr	r3, [sp, #0]
 800cc6a:	f1c0 0020 	rsb	r0, r0, #32
 800cc6e:	fa03 f000 	lsl.w	r0, r3, r0
 800cc72:	e7f0      	b.n	800cc56 <_dtoa_r+0x1fe>
 800cc74:	2301      	movs	r3, #1
 800cc76:	e7b1      	b.n	800cbdc <_dtoa_r+0x184>
 800cc78:	900f      	str	r0, [sp, #60]	; 0x3c
 800cc7a:	e7b0      	b.n	800cbde <_dtoa_r+0x186>
 800cc7c:	9b05      	ldr	r3, [sp, #20]
 800cc7e:	eba3 030a 	sub.w	r3, r3, sl
 800cc82:	9305      	str	r3, [sp, #20]
 800cc84:	f1ca 0300 	rsb	r3, sl, #0
 800cc88:	9307      	str	r3, [sp, #28]
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	930e      	str	r3, [sp, #56]	; 0x38
 800cc8e:	e7bb      	b.n	800cc08 <_dtoa_r+0x1b0>
 800cc90:	2301      	movs	r3, #1
 800cc92:	930a      	str	r3, [sp, #40]	; 0x28
 800cc94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	dd59      	ble.n	800cd4e <_dtoa_r+0x2f6>
 800cc9a:	9302      	str	r3, [sp, #8]
 800cc9c:	4699      	mov	r9, r3
 800cc9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cca0:	2200      	movs	r2, #0
 800cca2:	6072      	str	r2, [r6, #4]
 800cca4:	2204      	movs	r2, #4
 800cca6:	f102 0014 	add.w	r0, r2, #20
 800ccaa:	4298      	cmp	r0, r3
 800ccac:	6871      	ldr	r1, [r6, #4]
 800ccae:	d953      	bls.n	800cd58 <_dtoa_r+0x300>
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f000 fe88 	bl	800d9c6 <_Balloc>
 800ccb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccb8:	6030      	str	r0, [r6, #0]
 800ccba:	f1b9 0f0e 	cmp.w	r9, #14
 800ccbe:	f8d3 b000 	ldr.w	fp, [r3]
 800ccc2:	f200 80e6 	bhi.w	800ce92 <_dtoa_r+0x43a>
 800ccc6:	2d00      	cmp	r5, #0
 800ccc8:	f000 80e3 	beq.w	800ce92 <_dtoa_r+0x43a>
 800cccc:	ed9d 7b00 	vldr	d7, [sp]
 800ccd0:	f1ba 0f00 	cmp.w	sl, #0
 800ccd4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ccd8:	dd74      	ble.n	800cdc4 <_dtoa_r+0x36c>
 800ccda:	4a2a      	ldr	r2, [pc, #168]	; (800cd84 <_dtoa_r+0x32c>)
 800ccdc:	f00a 030f 	and.w	r3, sl, #15
 800cce0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cce4:	ed93 7b00 	vldr	d7, [r3]
 800cce8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ccec:	06f0      	lsls	r0, r6, #27
 800ccee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ccf2:	d565      	bpl.n	800cdc0 <_dtoa_r+0x368>
 800ccf4:	4b24      	ldr	r3, [pc, #144]	; (800cd88 <_dtoa_r+0x330>)
 800ccf6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ccfa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccfe:	f7f3 fda5 	bl	800084c <__aeabi_ddiv>
 800cd02:	e9cd 0100 	strd	r0, r1, [sp]
 800cd06:	f006 060f 	and.w	r6, r6, #15
 800cd0a:	2503      	movs	r5, #3
 800cd0c:	4f1e      	ldr	r7, [pc, #120]	; (800cd88 <_dtoa_r+0x330>)
 800cd0e:	e04c      	b.n	800cdaa <_dtoa_r+0x352>
 800cd10:	2301      	movs	r3, #1
 800cd12:	930a      	str	r3, [sp, #40]	; 0x28
 800cd14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd16:	4453      	add	r3, sl
 800cd18:	f103 0901 	add.w	r9, r3, #1
 800cd1c:	9302      	str	r3, [sp, #8]
 800cd1e:	464b      	mov	r3, r9
 800cd20:	2b01      	cmp	r3, #1
 800cd22:	bfb8      	it	lt
 800cd24:	2301      	movlt	r3, #1
 800cd26:	e7ba      	b.n	800cc9e <_dtoa_r+0x246>
 800cd28:	2300      	movs	r3, #0
 800cd2a:	e7b2      	b.n	800cc92 <_dtoa_r+0x23a>
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	e7f0      	b.n	800cd12 <_dtoa_r+0x2ba>
 800cd30:	2501      	movs	r5, #1
 800cd32:	2300      	movs	r3, #0
 800cd34:	9306      	str	r3, [sp, #24]
 800cd36:	950a      	str	r5, [sp, #40]	; 0x28
 800cd38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cd3c:	9302      	str	r3, [sp, #8]
 800cd3e:	4699      	mov	r9, r3
 800cd40:	2200      	movs	r2, #0
 800cd42:	2312      	movs	r3, #18
 800cd44:	920b      	str	r2, [sp, #44]	; 0x2c
 800cd46:	e7aa      	b.n	800cc9e <_dtoa_r+0x246>
 800cd48:	2301      	movs	r3, #1
 800cd4a:	930a      	str	r3, [sp, #40]	; 0x28
 800cd4c:	e7f4      	b.n	800cd38 <_dtoa_r+0x2e0>
 800cd4e:	2301      	movs	r3, #1
 800cd50:	9302      	str	r3, [sp, #8]
 800cd52:	4699      	mov	r9, r3
 800cd54:	461a      	mov	r2, r3
 800cd56:	e7f5      	b.n	800cd44 <_dtoa_r+0x2ec>
 800cd58:	3101      	adds	r1, #1
 800cd5a:	6071      	str	r1, [r6, #4]
 800cd5c:	0052      	lsls	r2, r2, #1
 800cd5e:	e7a2      	b.n	800cca6 <_dtoa_r+0x24e>
 800cd60:	636f4361 	.word	0x636f4361
 800cd64:	3fd287a7 	.word	0x3fd287a7
 800cd68:	8b60c8b3 	.word	0x8b60c8b3
 800cd6c:	3fc68a28 	.word	0x3fc68a28
 800cd70:	509f79fb 	.word	0x509f79fb
 800cd74:	3fd34413 	.word	0x3fd34413
 800cd78:	7ff00000 	.word	0x7ff00000
 800cd7c:	0800f935 	.word	0x0800f935
 800cd80:	3ff80000 	.word	0x3ff80000
 800cd84:	0800f9f0 	.word	0x0800f9f0
 800cd88:	0800f9c8 	.word	0x0800f9c8
 800cd8c:	0800f961 	.word	0x0800f961
 800cd90:	07f1      	lsls	r1, r6, #31
 800cd92:	d508      	bpl.n	800cda6 <_dtoa_r+0x34e>
 800cd94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd9c:	f7f3 fc2c 	bl	80005f8 <__aeabi_dmul>
 800cda0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cda4:	3501      	adds	r5, #1
 800cda6:	1076      	asrs	r6, r6, #1
 800cda8:	3708      	adds	r7, #8
 800cdaa:	2e00      	cmp	r6, #0
 800cdac:	d1f0      	bne.n	800cd90 <_dtoa_r+0x338>
 800cdae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cdb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdb6:	f7f3 fd49 	bl	800084c <__aeabi_ddiv>
 800cdba:	e9cd 0100 	strd	r0, r1, [sp]
 800cdbe:	e01a      	b.n	800cdf6 <_dtoa_r+0x39e>
 800cdc0:	2502      	movs	r5, #2
 800cdc2:	e7a3      	b.n	800cd0c <_dtoa_r+0x2b4>
 800cdc4:	f000 80a0 	beq.w	800cf08 <_dtoa_r+0x4b0>
 800cdc8:	f1ca 0600 	rsb	r6, sl, #0
 800cdcc:	4b9f      	ldr	r3, [pc, #636]	; (800d04c <_dtoa_r+0x5f4>)
 800cdce:	4fa0      	ldr	r7, [pc, #640]	; (800d050 <_dtoa_r+0x5f8>)
 800cdd0:	f006 020f 	and.w	r2, r6, #15
 800cdd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cddc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cde0:	f7f3 fc0a 	bl	80005f8 <__aeabi_dmul>
 800cde4:	e9cd 0100 	strd	r0, r1, [sp]
 800cde8:	1136      	asrs	r6, r6, #4
 800cdea:	2300      	movs	r3, #0
 800cdec:	2502      	movs	r5, #2
 800cdee:	2e00      	cmp	r6, #0
 800cdf0:	d17f      	bne.n	800cef2 <_dtoa_r+0x49a>
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d1e1      	bne.n	800cdba <_dtoa_r+0x362>
 800cdf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f000 8087 	beq.w	800cf0c <_dtoa_r+0x4b4>
 800cdfe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ce02:	2200      	movs	r2, #0
 800ce04:	4b93      	ldr	r3, [pc, #588]	; (800d054 <_dtoa_r+0x5fc>)
 800ce06:	4630      	mov	r0, r6
 800ce08:	4639      	mov	r1, r7
 800ce0a:	f7f3 fe67 	bl	8000adc <__aeabi_dcmplt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d07c      	beq.n	800cf0c <_dtoa_r+0x4b4>
 800ce12:	f1b9 0f00 	cmp.w	r9, #0
 800ce16:	d079      	beq.n	800cf0c <_dtoa_r+0x4b4>
 800ce18:	9b02      	ldr	r3, [sp, #8]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	dd35      	ble.n	800ce8a <_dtoa_r+0x432>
 800ce1e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800ce22:	9308      	str	r3, [sp, #32]
 800ce24:	4639      	mov	r1, r7
 800ce26:	2200      	movs	r2, #0
 800ce28:	4b8b      	ldr	r3, [pc, #556]	; (800d058 <_dtoa_r+0x600>)
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	f7f3 fbe4 	bl	80005f8 <__aeabi_dmul>
 800ce30:	e9cd 0100 	strd	r0, r1, [sp]
 800ce34:	9f02      	ldr	r7, [sp, #8]
 800ce36:	3501      	adds	r5, #1
 800ce38:	4628      	mov	r0, r5
 800ce3a:	f7f3 fb73 	bl	8000524 <__aeabi_i2d>
 800ce3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce42:	f7f3 fbd9 	bl	80005f8 <__aeabi_dmul>
 800ce46:	2200      	movs	r2, #0
 800ce48:	4b84      	ldr	r3, [pc, #528]	; (800d05c <_dtoa_r+0x604>)
 800ce4a:	f7f3 fa1f 	bl	800028c <__adddf3>
 800ce4e:	4605      	mov	r5, r0
 800ce50:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ce54:	2f00      	cmp	r7, #0
 800ce56:	d15d      	bne.n	800cf14 <_dtoa_r+0x4bc>
 800ce58:	2200      	movs	r2, #0
 800ce5a:	4b81      	ldr	r3, [pc, #516]	; (800d060 <_dtoa_r+0x608>)
 800ce5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce60:	f7f3 fa12 	bl	8000288 <__aeabi_dsub>
 800ce64:	462a      	mov	r2, r5
 800ce66:	4633      	mov	r3, r6
 800ce68:	e9cd 0100 	strd	r0, r1, [sp]
 800ce6c:	f7f3 fe54 	bl	8000b18 <__aeabi_dcmpgt>
 800ce70:	2800      	cmp	r0, #0
 800ce72:	f040 8288 	bne.w	800d386 <_dtoa_r+0x92e>
 800ce76:	462a      	mov	r2, r5
 800ce78:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ce7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce80:	f7f3 fe2c 	bl	8000adc <__aeabi_dcmplt>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	f040 827c 	bne.w	800d382 <_dtoa_r+0x92a>
 800ce8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ce8e:	e9cd 2300 	strd	r2, r3, [sp]
 800ce92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	f2c0 8150 	blt.w	800d13a <_dtoa_r+0x6e2>
 800ce9a:	f1ba 0f0e 	cmp.w	sl, #14
 800ce9e:	f300 814c 	bgt.w	800d13a <_dtoa_r+0x6e2>
 800cea2:	4b6a      	ldr	r3, [pc, #424]	; (800d04c <_dtoa_r+0x5f4>)
 800cea4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cea8:	ed93 7b00 	vldr	d7, [r3]
 800ceac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ceb4:	f280 80d8 	bge.w	800d068 <_dtoa_r+0x610>
 800ceb8:	f1b9 0f00 	cmp.w	r9, #0
 800cebc:	f300 80d4 	bgt.w	800d068 <_dtoa_r+0x610>
 800cec0:	f040 825e 	bne.w	800d380 <_dtoa_r+0x928>
 800cec4:	2200      	movs	r2, #0
 800cec6:	4b66      	ldr	r3, [pc, #408]	; (800d060 <_dtoa_r+0x608>)
 800cec8:	ec51 0b17 	vmov	r0, r1, d7
 800cecc:	f7f3 fb94 	bl	80005f8 <__aeabi_dmul>
 800ced0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ced4:	f7f3 fe16 	bl	8000b04 <__aeabi_dcmpge>
 800ced8:	464f      	mov	r7, r9
 800ceda:	464e      	mov	r6, r9
 800cedc:	2800      	cmp	r0, #0
 800cede:	f040 8234 	bne.w	800d34a <_dtoa_r+0x8f2>
 800cee2:	2331      	movs	r3, #49	; 0x31
 800cee4:	f10b 0501 	add.w	r5, fp, #1
 800cee8:	f88b 3000 	strb.w	r3, [fp]
 800ceec:	f10a 0a01 	add.w	sl, sl, #1
 800cef0:	e22f      	b.n	800d352 <_dtoa_r+0x8fa>
 800cef2:	07f2      	lsls	r2, r6, #31
 800cef4:	d505      	bpl.n	800cf02 <_dtoa_r+0x4aa>
 800cef6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cefa:	f7f3 fb7d 	bl	80005f8 <__aeabi_dmul>
 800cefe:	3501      	adds	r5, #1
 800cf00:	2301      	movs	r3, #1
 800cf02:	1076      	asrs	r6, r6, #1
 800cf04:	3708      	adds	r7, #8
 800cf06:	e772      	b.n	800cdee <_dtoa_r+0x396>
 800cf08:	2502      	movs	r5, #2
 800cf0a:	e774      	b.n	800cdf6 <_dtoa_r+0x39e>
 800cf0c:	f8cd a020 	str.w	sl, [sp, #32]
 800cf10:	464f      	mov	r7, r9
 800cf12:	e791      	b.n	800ce38 <_dtoa_r+0x3e0>
 800cf14:	4b4d      	ldr	r3, [pc, #308]	; (800d04c <_dtoa_r+0x5f4>)
 800cf16:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cf1a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800cf1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d047      	beq.n	800cfb4 <_dtoa_r+0x55c>
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	2000      	movs	r0, #0
 800cf2a:	494e      	ldr	r1, [pc, #312]	; (800d064 <_dtoa_r+0x60c>)
 800cf2c:	f7f3 fc8e 	bl	800084c <__aeabi_ddiv>
 800cf30:	462a      	mov	r2, r5
 800cf32:	4633      	mov	r3, r6
 800cf34:	f7f3 f9a8 	bl	8000288 <__aeabi_dsub>
 800cf38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cf3c:	465d      	mov	r5, fp
 800cf3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf42:	f7f3 fe09 	bl	8000b58 <__aeabi_d2iz>
 800cf46:	4606      	mov	r6, r0
 800cf48:	f7f3 faec 	bl	8000524 <__aeabi_i2d>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	460b      	mov	r3, r1
 800cf50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf54:	f7f3 f998 	bl	8000288 <__aeabi_dsub>
 800cf58:	3630      	adds	r6, #48	; 0x30
 800cf5a:	f805 6b01 	strb.w	r6, [r5], #1
 800cf5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf62:	e9cd 0100 	strd	r0, r1, [sp]
 800cf66:	f7f3 fdb9 	bl	8000adc <__aeabi_dcmplt>
 800cf6a:	2800      	cmp	r0, #0
 800cf6c:	d163      	bne.n	800d036 <_dtoa_r+0x5de>
 800cf6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf72:	2000      	movs	r0, #0
 800cf74:	4937      	ldr	r1, [pc, #220]	; (800d054 <_dtoa_r+0x5fc>)
 800cf76:	f7f3 f987 	bl	8000288 <__aeabi_dsub>
 800cf7a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cf7e:	f7f3 fdad 	bl	8000adc <__aeabi_dcmplt>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	f040 80b7 	bne.w	800d0f6 <_dtoa_r+0x69e>
 800cf88:	eba5 030b 	sub.w	r3, r5, fp
 800cf8c:	429f      	cmp	r7, r3
 800cf8e:	f77f af7c 	ble.w	800ce8a <_dtoa_r+0x432>
 800cf92:	2200      	movs	r2, #0
 800cf94:	4b30      	ldr	r3, [pc, #192]	; (800d058 <_dtoa_r+0x600>)
 800cf96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cf9a:	f7f3 fb2d 	bl	80005f8 <__aeabi_dmul>
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cfa4:	4b2c      	ldr	r3, [pc, #176]	; (800d058 <_dtoa_r+0x600>)
 800cfa6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfaa:	f7f3 fb25 	bl	80005f8 <__aeabi_dmul>
 800cfae:	e9cd 0100 	strd	r0, r1, [sp]
 800cfb2:	e7c4      	b.n	800cf3e <_dtoa_r+0x4e6>
 800cfb4:	462a      	mov	r2, r5
 800cfb6:	4633      	mov	r3, r6
 800cfb8:	f7f3 fb1e 	bl	80005f8 <__aeabi_dmul>
 800cfbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cfc0:	eb0b 0507 	add.w	r5, fp, r7
 800cfc4:	465e      	mov	r6, fp
 800cfc6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfca:	f7f3 fdc5 	bl	8000b58 <__aeabi_d2iz>
 800cfce:	4607      	mov	r7, r0
 800cfd0:	f7f3 faa8 	bl	8000524 <__aeabi_i2d>
 800cfd4:	3730      	adds	r7, #48	; 0x30
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfde:	f7f3 f953 	bl	8000288 <__aeabi_dsub>
 800cfe2:	f806 7b01 	strb.w	r7, [r6], #1
 800cfe6:	42ae      	cmp	r6, r5
 800cfe8:	e9cd 0100 	strd	r0, r1, [sp]
 800cfec:	f04f 0200 	mov.w	r2, #0
 800cff0:	d126      	bne.n	800d040 <_dtoa_r+0x5e8>
 800cff2:	4b1c      	ldr	r3, [pc, #112]	; (800d064 <_dtoa_r+0x60c>)
 800cff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cff8:	f7f3 f948 	bl	800028c <__adddf3>
 800cffc:	4602      	mov	r2, r0
 800cffe:	460b      	mov	r3, r1
 800d000:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d004:	f7f3 fd88 	bl	8000b18 <__aeabi_dcmpgt>
 800d008:	2800      	cmp	r0, #0
 800d00a:	d174      	bne.n	800d0f6 <_dtoa_r+0x69e>
 800d00c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d010:	2000      	movs	r0, #0
 800d012:	4914      	ldr	r1, [pc, #80]	; (800d064 <_dtoa_r+0x60c>)
 800d014:	f7f3 f938 	bl	8000288 <__aeabi_dsub>
 800d018:	4602      	mov	r2, r0
 800d01a:	460b      	mov	r3, r1
 800d01c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d020:	f7f3 fd5c 	bl	8000adc <__aeabi_dcmplt>
 800d024:	2800      	cmp	r0, #0
 800d026:	f43f af30 	beq.w	800ce8a <_dtoa_r+0x432>
 800d02a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d02e:	2b30      	cmp	r3, #48	; 0x30
 800d030:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d034:	d002      	beq.n	800d03c <_dtoa_r+0x5e4>
 800d036:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d03a:	e04a      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d03c:	4615      	mov	r5, r2
 800d03e:	e7f4      	b.n	800d02a <_dtoa_r+0x5d2>
 800d040:	4b05      	ldr	r3, [pc, #20]	; (800d058 <_dtoa_r+0x600>)
 800d042:	f7f3 fad9 	bl	80005f8 <__aeabi_dmul>
 800d046:	e9cd 0100 	strd	r0, r1, [sp]
 800d04a:	e7bc      	b.n	800cfc6 <_dtoa_r+0x56e>
 800d04c:	0800f9f0 	.word	0x0800f9f0
 800d050:	0800f9c8 	.word	0x0800f9c8
 800d054:	3ff00000 	.word	0x3ff00000
 800d058:	40240000 	.word	0x40240000
 800d05c:	401c0000 	.word	0x401c0000
 800d060:	40140000 	.word	0x40140000
 800d064:	3fe00000 	.word	0x3fe00000
 800d068:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d06c:	465d      	mov	r5, fp
 800d06e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d072:	4630      	mov	r0, r6
 800d074:	4639      	mov	r1, r7
 800d076:	f7f3 fbe9 	bl	800084c <__aeabi_ddiv>
 800d07a:	f7f3 fd6d 	bl	8000b58 <__aeabi_d2iz>
 800d07e:	4680      	mov	r8, r0
 800d080:	f7f3 fa50 	bl	8000524 <__aeabi_i2d>
 800d084:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d088:	f7f3 fab6 	bl	80005f8 <__aeabi_dmul>
 800d08c:	4602      	mov	r2, r0
 800d08e:	460b      	mov	r3, r1
 800d090:	4630      	mov	r0, r6
 800d092:	4639      	mov	r1, r7
 800d094:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d098:	f7f3 f8f6 	bl	8000288 <__aeabi_dsub>
 800d09c:	f805 6b01 	strb.w	r6, [r5], #1
 800d0a0:	eba5 060b 	sub.w	r6, r5, fp
 800d0a4:	45b1      	cmp	r9, r6
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	d139      	bne.n	800d120 <_dtoa_r+0x6c8>
 800d0ac:	f7f3 f8ee 	bl	800028c <__adddf3>
 800d0b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0b4:	4606      	mov	r6, r0
 800d0b6:	460f      	mov	r7, r1
 800d0b8:	f7f3 fd2e 	bl	8000b18 <__aeabi_dcmpgt>
 800d0bc:	b9c8      	cbnz	r0, 800d0f2 <_dtoa_r+0x69a>
 800d0be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	4639      	mov	r1, r7
 800d0c6:	f7f3 fcff 	bl	8000ac8 <__aeabi_dcmpeq>
 800d0ca:	b110      	cbz	r0, 800d0d2 <_dtoa_r+0x67a>
 800d0cc:	f018 0f01 	tst.w	r8, #1
 800d0d0:	d10f      	bne.n	800d0f2 <_dtoa_r+0x69a>
 800d0d2:	9904      	ldr	r1, [sp, #16]
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	f000 fcaa 	bl	800da2e <_Bfree>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d0de:	702b      	strb	r3, [r5, #0]
 800d0e0:	f10a 0301 	add.w	r3, sl, #1
 800d0e4:	6013      	str	r3, [r2, #0]
 800d0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	f000 8241 	beq.w	800d570 <_dtoa_r+0xb18>
 800d0ee:	601d      	str	r5, [r3, #0]
 800d0f0:	e23e      	b.n	800d570 <_dtoa_r+0xb18>
 800d0f2:	f8cd a020 	str.w	sl, [sp, #32]
 800d0f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d0fa:	2a39      	cmp	r2, #57	; 0x39
 800d0fc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800d100:	d108      	bne.n	800d114 <_dtoa_r+0x6bc>
 800d102:	459b      	cmp	fp, r3
 800d104:	d10a      	bne.n	800d11c <_dtoa_r+0x6c4>
 800d106:	9b08      	ldr	r3, [sp, #32]
 800d108:	3301      	adds	r3, #1
 800d10a:	9308      	str	r3, [sp, #32]
 800d10c:	2330      	movs	r3, #48	; 0x30
 800d10e:	f88b 3000 	strb.w	r3, [fp]
 800d112:	465b      	mov	r3, fp
 800d114:	781a      	ldrb	r2, [r3, #0]
 800d116:	3201      	adds	r2, #1
 800d118:	701a      	strb	r2, [r3, #0]
 800d11a:	e78c      	b.n	800d036 <_dtoa_r+0x5de>
 800d11c:	461d      	mov	r5, r3
 800d11e:	e7ea      	b.n	800d0f6 <_dtoa_r+0x69e>
 800d120:	2200      	movs	r2, #0
 800d122:	4b9b      	ldr	r3, [pc, #620]	; (800d390 <_dtoa_r+0x938>)
 800d124:	f7f3 fa68 	bl	80005f8 <__aeabi_dmul>
 800d128:	2200      	movs	r2, #0
 800d12a:	2300      	movs	r3, #0
 800d12c:	4606      	mov	r6, r0
 800d12e:	460f      	mov	r7, r1
 800d130:	f7f3 fcca 	bl	8000ac8 <__aeabi_dcmpeq>
 800d134:	2800      	cmp	r0, #0
 800d136:	d09a      	beq.n	800d06e <_dtoa_r+0x616>
 800d138:	e7cb      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d13a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d13c:	2a00      	cmp	r2, #0
 800d13e:	f000 808b 	beq.w	800d258 <_dtoa_r+0x800>
 800d142:	9a06      	ldr	r2, [sp, #24]
 800d144:	2a01      	cmp	r2, #1
 800d146:	dc6e      	bgt.n	800d226 <_dtoa_r+0x7ce>
 800d148:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d14a:	2a00      	cmp	r2, #0
 800d14c:	d067      	beq.n	800d21e <_dtoa_r+0x7c6>
 800d14e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d152:	9f07      	ldr	r7, [sp, #28]
 800d154:	9d05      	ldr	r5, [sp, #20]
 800d156:	9a05      	ldr	r2, [sp, #20]
 800d158:	2101      	movs	r1, #1
 800d15a:	441a      	add	r2, r3
 800d15c:	4620      	mov	r0, r4
 800d15e:	9205      	str	r2, [sp, #20]
 800d160:	4498      	add	r8, r3
 800d162:	f000 fd04 	bl	800db6e <__i2b>
 800d166:	4606      	mov	r6, r0
 800d168:	2d00      	cmp	r5, #0
 800d16a:	dd0c      	ble.n	800d186 <_dtoa_r+0x72e>
 800d16c:	f1b8 0f00 	cmp.w	r8, #0
 800d170:	dd09      	ble.n	800d186 <_dtoa_r+0x72e>
 800d172:	4545      	cmp	r5, r8
 800d174:	9a05      	ldr	r2, [sp, #20]
 800d176:	462b      	mov	r3, r5
 800d178:	bfa8      	it	ge
 800d17a:	4643      	movge	r3, r8
 800d17c:	1ad2      	subs	r2, r2, r3
 800d17e:	9205      	str	r2, [sp, #20]
 800d180:	1aed      	subs	r5, r5, r3
 800d182:	eba8 0803 	sub.w	r8, r8, r3
 800d186:	9b07      	ldr	r3, [sp, #28]
 800d188:	b1eb      	cbz	r3, 800d1c6 <_dtoa_r+0x76e>
 800d18a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d067      	beq.n	800d260 <_dtoa_r+0x808>
 800d190:	b18f      	cbz	r7, 800d1b6 <_dtoa_r+0x75e>
 800d192:	4631      	mov	r1, r6
 800d194:	463a      	mov	r2, r7
 800d196:	4620      	mov	r0, r4
 800d198:	f000 fd88 	bl	800dcac <__pow5mult>
 800d19c:	9a04      	ldr	r2, [sp, #16]
 800d19e:	4601      	mov	r1, r0
 800d1a0:	4606      	mov	r6, r0
 800d1a2:	4620      	mov	r0, r4
 800d1a4:	f000 fcec 	bl	800db80 <__multiply>
 800d1a8:	9904      	ldr	r1, [sp, #16]
 800d1aa:	9008      	str	r0, [sp, #32]
 800d1ac:	4620      	mov	r0, r4
 800d1ae:	f000 fc3e 	bl	800da2e <_Bfree>
 800d1b2:	9b08      	ldr	r3, [sp, #32]
 800d1b4:	9304      	str	r3, [sp, #16]
 800d1b6:	9b07      	ldr	r3, [sp, #28]
 800d1b8:	1bda      	subs	r2, r3, r7
 800d1ba:	d004      	beq.n	800d1c6 <_dtoa_r+0x76e>
 800d1bc:	9904      	ldr	r1, [sp, #16]
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f000 fd74 	bl	800dcac <__pow5mult>
 800d1c4:	9004      	str	r0, [sp, #16]
 800d1c6:	2101      	movs	r1, #1
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	f000 fcd0 	bl	800db6e <__i2b>
 800d1ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d1d0:	4607      	mov	r7, r0
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	f000 81d0 	beq.w	800d578 <_dtoa_r+0xb20>
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4601      	mov	r1, r0
 800d1dc:	4620      	mov	r0, r4
 800d1de:	f000 fd65 	bl	800dcac <__pow5mult>
 800d1e2:	9b06      	ldr	r3, [sp, #24]
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	4607      	mov	r7, r0
 800d1e8:	dc40      	bgt.n	800d26c <_dtoa_r+0x814>
 800d1ea:	9b00      	ldr	r3, [sp, #0]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d139      	bne.n	800d264 <_dtoa_r+0x80c>
 800d1f0:	9b01      	ldr	r3, [sp, #4]
 800d1f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d136      	bne.n	800d268 <_dtoa_r+0x810>
 800d1fa:	9b01      	ldr	r3, [sp, #4]
 800d1fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d200:	0d1b      	lsrs	r3, r3, #20
 800d202:	051b      	lsls	r3, r3, #20
 800d204:	b12b      	cbz	r3, 800d212 <_dtoa_r+0x7ba>
 800d206:	9b05      	ldr	r3, [sp, #20]
 800d208:	3301      	adds	r3, #1
 800d20a:	9305      	str	r3, [sp, #20]
 800d20c:	f108 0801 	add.w	r8, r8, #1
 800d210:	2301      	movs	r3, #1
 800d212:	9307      	str	r3, [sp, #28]
 800d214:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d216:	2b00      	cmp	r3, #0
 800d218:	d12a      	bne.n	800d270 <_dtoa_r+0x818>
 800d21a:	2001      	movs	r0, #1
 800d21c:	e030      	b.n	800d280 <_dtoa_r+0x828>
 800d21e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d220:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d224:	e795      	b.n	800d152 <_dtoa_r+0x6fa>
 800d226:	9b07      	ldr	r3, [sp, #28]
 800d228:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800d22c:	42bb      	cmp	r3, r7
 800d22e:	bfbf      	itttt	lt
 800d230:	9b07      	ldrlt	r3, [sp, #28]
 800d232:	9707      	strlt	r7, [sp, #28]
 800d234:	1afa      	sublt	r2, r7, r3
 800d236:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d238:	bfbb      	ittet	lt
 800d23a:	189b      	addlt	r3, r3, r2
 800d23c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d23e:	1bdf      	subge	r7, r3, r7
 800d240:	2700      	movlt	r7, #0
 800d242:	f1b9 0f00 	cmp.w	r9, #0
 800d246:	bfb5      	itete	lt
 800d248:	9b05      	ldrlt	r3, [sp, #20]
 800d24a:	9d05      	ldrge	r5, [sp, #20]
 800d24c:	eba3 0509 	sublt.w	r5, r3, r9
 800d250:	464b      	movge	r3, r9
 800d252:	bfb8      	it	lt
 800d254:	2300      	movlt	r3, #0
 800d256:	e77e      	b.n	800d156 <_dtoa_r+0x6fe>
 800d258:	9f07      	ldr	r7, [sp, #28]
 800d25a:	9d05      	ldr	r5, [sp, #20]
 800d25c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d25e:	e783      	b.n	800d168 <_dtoa_r+0x710>
 800d260:	9a07      	ldr	r2, [sp, #28]
 800d262:	e7ab      	b.n	800d1bc <_dtoa_r+0x764>
 800d264:	2300      	movs	r3, #0
 800d266:	e7d4      	b.n	800d212 <_dtoa_r+0x7ba>
 800d268:	9b00      	ldr	r3, [sp, #0]
 800d26a:	e7d2      	b.n	800d212 <_dtoa_r+0x7ba>
 800d26c:	2300      	movs	r3, #0
 800d26e:	9307      	str	r3, [sp, #28]
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d276:	6918      	ldr	r0, [r3, #16]
 800d278:	f000 fc2b 	bl	800dad2 <__hi0bits>
 800d27c:	f1c0 0020 	rsb	r0, r0, #32
 800d280:	4440      	add	r0, r8
 800d282:	f010 001f 	ands.w	r0, r0, #31
 800d286:	d047      	beq.n	800d318 <_dtoa_r+0x8c0>
 800d288:	f1c0 0320 	rsb	r3, r0, #32
 800d28c:	2b04      	cmp	r3, #4
 800d28e:	dd3b      	ble.n	800d308 <_dtoa_r+0x8b0>
 800d290:	9b05      	ldr	r3, [sp, #20]
 800d292:	f1c0 001c 	rsb	r0, r0, #28
 800d296:	4403      	add	r3, r0
 800d298:	9305      	str	r3, [sp, #20]
 800d29a:	4405      	add	r5, r0
 800d29c:	4480      	add	r8, r0
 800d29e:	9b05      	ldr	r3, [sp, #20]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	dd05      	ble.n	800d2b0 <_dtoa_r+0x858>
 800d2a4:	461a      	mov	r2, r3
 800d2a6:	9904      	ldr	r1, [sp, #16]
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f000 fd4d 	bl	800dd48 <__lshift>
 800d2ae:	9004      	str	r0, [sp, #16]
 800d2b0:	f1b8 0f00 	cmp.w	r8, #0
 800d2b4:	dd05      	ble.n	800d2c2 <_dtoa_r+0x86a>
 800d2b6:	4639      	mov	r1, r7
 800d2b8:	4642      	mov	r2, r8
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f000 fd44 	bl	800dd48 <__lshift>
 800d2c0:	4607      	mov	r7, r0
 800d2c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2c4:	b353      	cbz	r3, 800d31c <_dtoa_r+0x8c4>
 800d2c6:	4639      	mov	r1, r7
 800d2c8:	9804      	ldr	r0, [sp, #16]
 800d2ca:	f000 fd91 	bl	800ddf0 <__mcmp>
 800d2ce:	2800      	cmp	r0, #0
 800d2d0:	da24      	bge.n	800d31c <_dtoa_r+0x8c4>
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	220a      	movs	r2, #10
 800d2d6:	9904      	ldr	r1, [sp, #16]
 800d2d8:	4620      	mov	r0, r4
 800d2da:	f000 fbbf 	bl	800da5c <__multadd>
 800d2de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2e0:	9004      	str	r0, [sp, #16]
 800d2e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	f000 814d 	beq.w	800d586 <_dtoa_r+0xb2e>
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	4631      	mov	r1, r6
 800d2f0:	220a      	movs	r2, #10
 800d2f2:	4620      	mov	r0, r4
 800d2f4:	f000 fbb2 	bl	800da5c <__multadd>
 800d2f8:	9b02      	ldr	r3, [sp, #8]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	4606      	mov	r6, r0
 800d2fe:	dc4f      	bgt.n	800d3a0 <_dtoa_r+0x948>
 800d300:	9b06      	ldr	r3, [sp, #24]
 800d302:	2b02      	cmp	r3, #2
 800d304:	dd4c      	ble.n	800d3a0 <_dtoa_r+0x948>
 800d306:	e011      	b.n	800d32c <_dtoa_r+0x8d4>
 800d308:	d0c9      	beq.n	800d29e <_dtoa_r+0x846>
 800d30a:	9a05      	ldr	r2, [sp, #20]
 800d30c:	331c      	adds	r3, #28
 800d30e:	441a      	add	r2, r3
 800d310:	9205      	str	r2, [sp, #20]
 800d312:	441d      	add	r5, r3
 800d314:	4498      	add	r8, r3
 800d316:	e7c2      	b.n	800d29e <_dtoa_r+0x846>
 800d318:	4603      	mov	r3, r0
 800d31a:	e7f6      	b.n	800d30a <_dtoa_r+0x8b2>
 800d31c:	f1b9 0f00 	cmp.w	r9, #0
 800d320:	dc38      	bgt.n	800d394 <_dtoa_r+0x93c>
 800d322:	9b06      	ldr	r3, [sp, #24]
 800d324:	2b02      	cmp	r3, #2
 800d326:	dd35      	ble.n	800d394 <_dtoa_r+0x93c>
 800d328:	f8cd 9008 	str.w	r9, [sp, #8]
 800d32c:	9b02      	ldr	r3, [sp, #8]
 800d32e:	b963      	cbnz	r3, 800d34a <_dtoa_r+0x8f2>
 800d330:	4639      	mov	r1, r7
 800d332:	2205      	movs	r2, #5
 800d334:	4620      	mov	r0, r4
 800d336:	f000 fb91 	bl	800da5c <__multadd>
 800d33a:	4601      	mov	r1, r0
 800d33c:	4607      	mov	r7, r0
 800d33e:	9804      	ldr	r0, [sp, #16]
 800d340:	f000 fd56 	bl	800ddf0 <__mcmp>
 800d344:	2800      	cmp	r0, #0
 800d346:	f73f adcc 	bgt.w	800cee2 <_dtoa_r+0x48a>
 800d34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d34c:	465d      	mov	r5, fp
 800d34e:	ea6f 0a03 	mvn.w	sl, r3
 800d352:	f04f 0900 	mov.w	r9, #0
 800d356:	4639      	mov	r1, r7
 800d358:	4620      	mov	r0, r4
 800d35a:	f000 fb68 	bl	800da2e <_Bfree>
 800d35e:	2e00      	cmp	r6, #0
 800d360:	f43f aeb7 	beq.w	800d0d2 <_dtoa_r+0x67a>
 800d364:	f1b9 0f00 	cmp.w	r9, #0
 800d368:	d005      	beq.n	800d376 <_dtoa_r+0x91e>
 800d36a:	45b1      	cmp	r9, r6
 800d36c:	d003      	beq.n	800d376 <_dtoa_r+0x91e>
 800d36e:	4649      	mov	r1, r9
 800d370:	4620      	mov	r0, r4
 800d372:	f000 fb5c 	bl	800da2e <_Bfree>
 800d376:	4631      	mov	r1, r6
 800d378:	4620      	mov	r0, r4
 800d37a:	f000 fb58 	bl	800da2e <_Bfree>
 800d37e:	e6a8      	b.n	800d0d2 <_dtoa_r+0x67a>
 800d380:	2700      	movs	r7, #0
 800d382:	463e      	mov	r6, r7
 800d384:	e7e1      	b.n	800d34a <_dtoa_r+0x8f2>
 800d386:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d38a:	463e      	mov	r6, r7
 800d38c:	e5a9      	b.n	800cee2 <_dtoa_r+0x48a>
 800d38e:	bf00      	nop
 800d390:	40240000 	.word	0x40240000
 800d394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d396:	f8cd 9008 	str.w	r9, [sp, #8]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	f000 80fa 	beq.w	800d594 <_dtoa_r+0xb3c>
 800d3a0:	2d00      	cmp	r5, #0
 800d3a2:	dd05      	ble.n	800d3b0 <_dtoa_r+0x958>
 800d3a4:	4631      	mov	r1, r6
 800d3a6:	462a      	mov	r2, r5
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	f000 fccd 	bl	800dd48 <__lshift>
 800d3ae:	4606      	mov	r6, r0
 800d3b0:	9b07      	ldr	r3, [sp, #28]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d04c      	beq.n	800d450 <_dtoa_r+0x9f8>
 800d3b6:	6871      	ldr	r1, [r6, #4]
 800d3b8:	4620      	mov	r0, r4
 800d3ba:	f000 fb04 	bl	800d9c6 <_Balloc>
 800d3be:	6932      	ldr	r2, [r6, #16]
 800d3c0:	3202      	adds	r2, #2
 800d3c2:	4605      	mov	r5, r0
 800d3c4:	0092      	lsls	r2, r2, #2
 800d3c6:	f106 010c 	add.w	r1, r6, #12
 800d3ca:	300c      	adds	r0, #12
 800d3cc:	f000 faf0 	bl	800d9b0 <memcpy>
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	4629      	mov	r1, r5
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f000 fcb7 	bl	800dd48 <__lshift>
 800d3da:	9b00      	ldr	r3, [sp, #0]
 800d3dc:	f8cd b014 	str.w	fp, [sp, #20]
 800d3e0:	f003 0301 	and.w	r3, r3, #1
 800d3e4:	46b1      	mov	r9, r6
 800d3e6:	9307      	str	r3, [sp, #28]
 800d3e8:	4606      	mov	r6, r0
 800d3ea:	4639      	mov	r1, r7
 800d3ec:	9804      	ldr	r0, [sp, #16]
 800d3ee:	f7ff faa5 	bl	800c93c <quorem>
 800d3f2:	4649      	mov	r1, r9
 800d3f4:	4605      	mov	r5, r0
 800d3f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d3fa:	9804      	ldr	r0, [sp, #16]
 800d3fc:	f000 fcf8 	bl	800ddf0 <__mcmp>
 800d400:	4632      	mov	r2, r6
 800d402:	9000      	str	r0, [sp, #0]
 800d404:	4639      	mov	r1, r7
 800d406:	4620      	mov	r0, r4
 800d408:	f000 fd0c 	bl	800de24 <__mdiff>
 800d40c:	68c3      	ldr	r3, [r0, #12]
 800d40e:	4602      	mov	r2, r0
 800d410:	bb03      	cbnz	r3, 800d454 <_dtoa_r+0x9fc>
 800d412:	4601      	mov	r1, r0
 800d414:	9008      	str	r0, [sp, #32]
 800d416:	9804      	ldr	r0, [sp, #16]
 800d418:	f000 fcea 	bl	800ddf0 <__mcmp>
 800d41c:	9a08      	ldr	r2, [sp, #32]
 800d41e:	4603      	mov	r3, r0
 800d420:	4611      	mov	r1, r2
 800d422:	4620      	mov	r0, r4
 800d424:	9308      	str	r3, [sp, #32]
 800d426:	f000 fb02 	bl	800da2e <_Bfree>
 800d42a:	9b08      	ldr	r3, [sp, #32]
 800d42c:	b9a3      	cbnz	r3, 800d458 <_dtoa_r+0xa00>
 800d42e:	9a06      	ldr	r2, [sp, #24]
 800d430:	b992      	cbnz	r2, 800d458 <_dtoa_r+0xa00>
 800d432:	9a07      	ldr	r2, [sp, #28]
 800d434:	b982      	cbnz	r2, 800d458 <_dtoa_r+0xa00>
 800d436:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d43a:	d029      	beq.n	800d490 <_dtoa_r+0xa38>
 800d43c:	9b00      	ldr	r3, [sp, #0]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	dd01      	ble.n	800d446 <_dtoa_r+0x9ee>
 800d442:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d446:	9b05      	ldr	r3, [sp, #20]
 800d448:	1c5d      	adds	r5, r3, #1
 800d44a:	f883 8000 	strb.w	r8, [r3]
 800d44e:	e782      	b.n	800d356 <_dtoa_r+0x8fe>
 800d450:	4630      	mov	r0, r6
 800d452:	e7c2      	b.n	800d3da <_dtoa_r+0x982>
 800d454:	2301      	movs	r3, #1
 800d456:	e7e3      	b.n	800d420 <_dtoa_r+0x9c8>
 800d458:	9a00      	ldr	r2, [sp, #0]
 800d45a:	2a00      	cmp	r2, #0
 800d45c:	db04      	blt.n	800d468 <_dtoa_r+0xa10>
 800d45e:	d125      	bne.n	800d4ac <_dtoa_r+0xa54>
 800d460:	9a06      	ldr	r2, [sp, #24]
 800d462:	bb1a      	cbnz	r2, 800d4ac <_dtoa_r+0xa54>
 800d464:	9a07      	ldr	r2, [sp, #28]
 800d466:	bb0a      	cbnz	r2, 800d4ac <_dtoa_r+0xa54>
 800d468:	2b00      	cmp	r3, #0
 800d46a:	ddec      	ble.n	800d446 <_dtoa_r+0x9ee>
 800d46c:	2201      	movs	r2, #1
 800d46e:	9904      	ldr	r1, [sp, #16]
 800d470:	4620      	mov	r0, r4
 800d472:	f000 fc69 	bl	800dd48 <__lshift>
 800d476:	4639      	mov	r1, r7
 800d478:	9004      	str	r0, [sp, #16]
 800d47a:	f000 fcb9 	bl	800ddf0 <__mcmp>
 800d47e:	2800      	cmp	r0, #0
 800d480:	dc03      	bgt.n	800d48a <_dtoa_r+0xa32>
 800d482:	d1e0      	bne.n	800d446 <_dtoa_r+0x9ee>
 800d484:	f018 0f01 	tst.w	r8, #1
 800d488:	d0dd      	beq.n	800d446 <_dtoa_r+0x9ee>
 800d48a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d48e:	d1d8      	bne.n	800d442 <_dtoa_r+0x9ea>
 800d490:	9b05      	ldr	r3, [sp, #20]
 800d492:	9a05      	ldr	r2, [sp, #20]
 800d494:	1c5d      	adds	r5, r3, #1
 800d496:	2339      	movs	r3, #57	; 0x39
 800d498:	7013      	strb	r3, [r2, #0]
 800d49a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d49e:	2b39      	cmp	r3, #57	; 0x39
 800d4a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d4a4:	d04f      	beq.n	800d546 <_dtoa_r+0xaee>
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	7013      	strb	r3, [r2, #0]
 800d4aa:	e754      	b.n	800d356 <_dtoa_r+0x8fe>
 800d4ac:	9a05      	ldr	r2, [sp, #20]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	f102 0501 	add.w	r5, r2, #1
 800d4b4:	dd06      	ble.n	800d4c4 <_dtoa_r+0xa6c>
 800d4b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d4ba:	d0e9      	beq.n	800d490 <_dtoa_r+0xa38>
 800d4bc:	f108 0801 	add.w	r8, r8, #1
 800d4c0:	9b05      	ldr	r3, [sp, #20]
 800d4c2:	e7c2      	b.n	800d44a <_dtoa_r+0x9f2>
 800d4c4:	9a02      	ldr	r2, [sp, #8]
 800d4c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d4ca:	eba5 030b 	sub.w	r3, r5, fp
 800d4ce:	4293      	cmp	r3, r2
 800d4d0:	d021      	beq.n	800d516 <_dtoa_r+0xabe>
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	220a      	movs	r2, #10
 800d4d6:	9904      	ldr	r1, [sp, #16]
 800d4d8:	4620      	mov	r0, r4
 800d4da:	f000 fabf 	bl	800da5c <__multadd>
 800d4de:	45b1      	cmp	r9, r6
 800d4e0:	9004      	str	r0, [sp, #16]
 800d4e2:	f04f 0300 	mov.w	r3, #0
 800d4e6:	f04f 020a 	mov.w	r2, #10
 800d4ea:	4649      	mov	r1, r9
 800d4ec:	4620      	mov	r0, r4
 800d4ee:	d105      	bne.n	800d4fc <_dtoa_r+0xaa4>
 800d4f0:	f000 fab4 	bl	800da5c <__multadd>
 800d4f4:	4681      	mov	r9, r0
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	9505      	str	r5, [sp, #20]
 800d4fa:	e776      	b.n	800d3ea <_dtoa_r+0x992>
 800d4fc:	f000 faae 	bl	800da5c <__multadd>
 800d500:	4631      	mov	r1, r6
 800d502:	4681      	mov	r9, r0
 800d504:	2300      	movs	r3, #0
 800d506:	220a      	movs	r2, #10
 800d508:	4620      	mov	r0, r4
 800d50a:	f000 faa7 	bl	800da5c <__multadd>
 800d50e:	4606      	mov	r6, r0
 800d510:	e7f2      	b.n	800d4f8 <_dtoa_r+0xaa0>
 800d512:	f04f 0900 	mov.w	r9, #0
 800d516:	2201      	movs	r2, #1
 800d518:	9904      	ldr	r1, [sp, #16]
 800d51a:	4620      	mov	r0, r4
 800d51c:	f000 fc14 	bl	800dd48 <__lshift>
 800d520:	4639      	mov	r1, r7
 800d522:	9004      	str	r0, [sp, #16]
 800d524:	f000 fc64 	bl	800ddf0 <__mcmp>
 800d528:	2800      	cmp	r0, #0
 800d52a:	dcb6      	bgt.n	800d49a <_dtoa_r+0xa42>
 800d52c:	d102      	bne.n	800d534 <_dtoa_r+0xadc>
 800d52e:	f018 0f01 	tst.w	r8, #1
 800d532:	d1b2      	bne.n	800d49a <_dtoa_r+0xa42>
 800d534:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d538:	2b30      	cmp	r3, #48	; 0x30
 800d53a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800d53e:	f47f af0a 	bne.w	800d356 <_dtoa_r+0x8fe>
 800d542:	4615      	mov	r5, r2
 800d544:	e7f6      	b.n	800d534 <_dtoa_r+0xadc>
 800d546:	4593      	cmp	fp, r2
 800d548:	d105      	bne.n	800d556 <_dtoa_r+0xafe>
 800d54a:	2331      	movs	r3, #49	; 0x31
 800d54c:	f10a 0a01 	add.w	sl, sl, #1
 800d550:	f88b 3000 	strb.w	r3, [fp]
 800d554:	e6ff      	b.n	800d356 <_dtoa_r+0x8fe>
 800d556:	4615      	mov	r5, r2
 800d558:	e79f      	b.n	800d49a <_dtoa_r+0xa42>
 800d55a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d5c0 <_dtoa_r+0xb68>
 800d55e:	e007      	b.n	800d570 <_dtoa_r+0xb18>
 800d560:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d562:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d5c4 <_dtoa_r+0xb6c>
 800d566:	b11b      	cbz	r3, 800d570 <_dtoa_r+0xb18>
 800d568:	f10b 0308 	add.w	r3, fp, #8
 800d56c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d56e:	6013      	str	r3, [r2, #0]
 800d570:	4658      	mov	r0, fp
 800d572:	b017      	add	sp, #92	; 0x5c
 800d574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d578:	9b06      	ldr	r3, [sp, #24]
 800d57a:	2b01      	cmp	r3, #1
 800d57c:	f77f ae35 	ble.w	800d1ea <_dtoa_r+0x792>
 800d580:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d582:	9307      	str	r3, [sp, #28]
 800d584:	e649      	b.n	800d21a <_dtoa_r+0x7c2>
 800d586:	9b02      	ldr	r3, [sp, #8]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	dc03      	bgt.n	800d594 <_dtoa_r+0xb3c>
 800d58c:	9b06      	ldr	r3, [sp, #24]
 800d58e:	2b02      	cmp	r3, #2
 800d590:	f73f aecc 	bgt.w	800d32c <_dtoa_r+0x8d4>
 800d594:	465d      	mov	r5, fp
 800d596:	4639      	mov	r1, r7
 800d598:	9804      	ldr	r0, [sp, #16]
 800d59a:	f7ff f9cf 	bl	800c93c <quorem>
 800d59e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d5a2:	f805 8b01 	strb.w	r8, [r5], #1
 800d5a6:	9a02      	ldr	r2, [sp, #8]
 800d5a8:	eba5 030b 	sub.w	r3, r5, fp
 800d5ac:	429a      	cmp	r2, r3
 800d5ae:	ddb0      	ble.n	800d512 <_dtoa_r+0xaba>
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	220a      	movs	r2, #10
 800d5b4:	9904      	ldr	r1, [sp, #16]
 800d5b6:	4620      	mov	r0, r4
 800d5b8:	f000 fa50 	bl	800da5c <__multadd>
 800d5bc:	9004      	str	r0, [sp, #16]
 800d5be:	e7ea      	b.n	800d596 <_dtoa_r+0xb3e>
 800d5c0:	0800f934 	.word	0x0800f934
 800d5c4:	0800f958 	.word	0x0800f958

0800d5c8 <__sflush_r>:
 800d5c8:	898a      	ldrh	r2, [r1, #12]
 800d5ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ce:	4605      	mov	r5, r0
 800d5d0:	0710      	lsls	r0, r2, #28
 800d5d2:	460c      	mov	r4, r1
 800d5d4:	d458      	bmi.n	800d688 <__sflush_r+0xc0>
 800d5d6:	684b      	ldr	r3, [r1, #4]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	dc05      	bgt.n	800d5e8 <__sflush_r+0x20>
 800d5dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	dc02      	bgt.n	800d5e8 <__sflush_r+0x20>
 800d5e2:	2000      	movs	r0, #0
 800d5e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5ea:	2e00      	cmp	r6, #0
 800d5ec:	d0f9      	beq.n	800d5e2 <__sflush_r+0x1a>
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5f4:	682f      	ldr	r7, [r5, #0]
 800d5f6:	6a21      	ldr	r1, [r4, #32]
 800d5f8:	602b      	str	r3, [r5, #0]
 800d5fa:	d032      	beq.n	800d662 <__sflush_r+0x9a>
 800d5fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5fe:	89a3      	ldrh	r3, [r4, #12]
 800d600:	075a      	lsls	r2, r3, #29
 800d602:	d505      	bpl.n	800d610 <__sflush_r+0x48>
 800d604:	6863      	ldr	r3, [r4, #4]
 800d606:	1ac0      	subs	r0, r0, r3
 800d608:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d60a:	b10b      	cbz	r3, 800d610 <__sflush_r+0x48>
 800d60c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d60e:	1ac0      	subs	r0, r0, r3
 800d610:	2300      	movs	r3, #0
 800d612:	4602      	mov	r2, r0
 800d614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d616:	6a21      	ldr	r1, [r4, #32]
 800d618:	4628      	mov	r0, r5
 800d61a:	47b0      	blx	r6
 800d61c:	1c43      	adds	r3, r0, #1
 800d61e:	89a3      	ldrh	r3, [r4, #12]
 800d620:	d106      	bne.n	800d630 <__sflush_r+0x68>
 800d622:	6829      	ldr	r1, [r5, #0]
 800d624:	291d      	cmp	r1, #29
 800d626:	d848      	bhi.n	800d6ba <__sflush_r+0xf2>
 800d628:	4a29      	ldr	r2, [pc, #164]	; (800d6d0 <__sflush_r+0x108>)
 800d62a:	40ca      	lsrs	r2, r1
 800d62c:	07d6      	lsls	r6, r2, #31
 800d62e:	d544      	bpl.n	800d6ba <__sflush_r+0xf2>
 800d630:	2200      	movs	r2, #0
 800d632:	6062      	str	r2, [r4, #4]
 800d634:	04d9      	lsls	r1, r3, #19
 800d636:	6922      	ldr	r2, [r4, #16]
 800d638:	6022      	str	r2, [r4, #0]
 800d63a:	d504      	bpl.n	800d646 <__sflush_r+0x7e>
 800d63c:	1c42      	adds	r2, r0, #1
 800d63e:	d101      	bne.n	800d644 <__sflush_r+0x7c>
 800d640:	682b      	ldr	r3, [r5, #0]
 800d642:	b903      	cbnz	r3, 800d646 <__sflush_r+0x7e>
 800d644:	6560      	str	r0, [r4, #84]	; 0x54
 800d646:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d648:	602f      	str	r7, [r5, #0]
 800d64a:	2900      	cmp	r1, #0
 800d64c:	d0c9      	beq.n	800d5e2 <__sflush_r+0x1a>
 800d64e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d652:	4299      	cmp	r1, r3
 800d654:	d002      	beq.n	800d65c <__sflush_r+0x94>
 800d656:	4628      	mov	r0, r5
 800d658:	f000 fc9e 	bl	800df98 <_free_r>
 800d65c:	2000      	movs	r0, #0
 800d65e:	6360      	str	r0, [r4, #52]	; 0x34
 800d660:	e7c0      	b.n	800d5e4 <__sflush_r+0x1c>
 800d662:	2301      	movs	r3, #1
 800d664:	4628      	mov	r0, r5
 800d666:	47b0      	blx	r6
 800d668:	1c41      	adds	r1, r0, #1
 800d66a:	d1c8      	bne.n	800d5fe <__sflush_r+0x36>
 800d66c:	682b      	ldr	r3, [r5, #0]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d0c5      	beq.n	800d5fe <__sflush_r+0x36>
 800d672:	2b1d      	cmp	r3, #29
 800d674:	d001      	beq.n	800d67a <__sflush_r+0xb2>
 800d676:	2b16      	cmp	r3, #22
 800d678:	d101      	bne.n	800d67e <__sflush_r+0xb6>
 800d67a:	602f      	str	r7, [r5, #0]
 800d67c:	e7b1      	b.n	800d5e2 <__sflush_r+0x1a>
 800d67e:	89a3      	ldrh	r3, [r4, #12]
 800d680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d684:	81a3      	strh	r3, [r4, #12]
 800d686:	e7ad      	b.n	800d5e4 <__sflush_r+0x1c>
 800d688:	690f      	ldr	r7, [r1, #16]
 800d68a:	2f00      	cmp	r7, #0
 800d68c:	d0a9      	beq.n	800d5e2 <__sflush_r+0x1a>
 800d68e:	0793      	lsls	r3, r2, #30
 800d690:	680e      	ldr	r6, [r1, #0]
 800d692:	bf08      	it	eq
 800d694:	694b      	ldreq	r3, [r1, #20]
 800d696:	600f      	str	r7, [r1, #0]
 800d698:	bf18      	it	ne
 800d69a:	2300      	movne	r3, #0
 800d69c:	eba6 0807 	sub.w	r8, r6, r7
 800d6a0:	608b      	str	r3, [r1, #8]
 800d6a2:	f1b8 0f00 	cmp.w	r8, #0
 800d6a6:	dd9c      	ble.n	800d5e2 <__sflush_r+0x1a>
 800d6a8:	4643      	mov	r3, r8
 800d6aa:	463a      	mov	r2, r7
 800d6ac:	6a21      	ldr	r1, [r4, #32]
 800d6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d6b0:	4628      	mov	r0, r5
 800d6b2:	47b0      	blx	r6
 800d6b4:	2800      	cmp	r0, #0
 800d6b6:	dc06      	bgt.n	800d6c6 <__sflush_r+0xfe>
 800d6b8:	89a3      	ldrh	r3, [r4, #12]
 800d6ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d6be:	81a3      	strh	r3, [r4, #12]
 800d6c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d6c4:	e78e      	b.n	800d5e4 <__sflush_r+0x1c>
 800d6c6:	4407      	add	r7, r0
 800d6c8:	eba8 0800 	sub.w	r8, r8, r0
 800d6cc:	e7e9      	b.n	800d6a2 <__sflush_r+0xda>
 800d6ce:	bf00      	nop
 800d6d0:	20400001 	.word	0x20400001

0800d6d4 <_fflush_r>:
 800d6d4:	b538      	push	{r3, r4, r5, lr}
 800d6d6:	690b      	ldr	r3, [r1, #16]
 800d6d8:	4605      	mov	r5, r0
 800d6da:	460c      	mov	r4, r1
 800d6dc:	b1db      	cbz	r3, 800d716 <_fflush_r+0x42>
 800d6de:	b118      	cbz	r0, 800d6e8 <_fflush_r+0x14>
 800d6e0:	6983      	ldr	r3, [r0, #24]
 800d6e2:	b90b      	cbnz	r3, 800d6e8 <_fflush_r+0x14>
 800d6e4:	f000 f860 	bl	800d7a8 <__sinit>
 800d6e8:	4b0c      	ldr	r3, [pc, #48]	; (800d71c <_fflush_r+0x48>)
 800d6ea:	429c      	cmp	r4, r3
 800d6ec:	d109      	bne.n	800d702 <_fflush_r+0x2e>
 800d6ee:	686c      	ldr	r4, [r5, #4]
 800d6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6f4:	b17b      	cbz	r3, 800d716 <_fflush_r+0x42>
 800d6f6:	4621      	mov	r1, r4
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6fe:	f7ff bf63 	b.w	800d5c8 <__sflush_r>
 800d702:	4b07      	ldr	r3, [pc, #28]	; (800d720 <_fflush_r+0x4c>)
 800d704:	429c      	cmp	r4, r3
 800d706:	d101      	bne.n	800d70c <_fflush_r+0x38>
 800d708:	68ac      	ldr	r4, [r5, #8]
 800d70a:	e7f1      	b.n	800d6f0 <_fflush_r+0x1c>
 800d70c:	4b05      	ldr	r3, [pc, #20]	; (800d724 <_fflush_r+0x50>)
 800d70e:	429c      	cmp	r4, r3
 800d710:	bf08      	it	eq
 800d712:	68ec      	ldreq	r4, [r5, #12]
 800d714:	e7ec      	b.n	800d6f0 <_fflush_r+0x1c>
 800d716:	2000      	movs	r0, #0
 800d718:	bd38      	pop	{r3, r4, r5, pc}
 800d71a:	bf00      	nop
 800d71c:	0800f988 	.word	0x0800f988
 800d720:	0800f9a8 	.word	0x0800f9a8
 800d724:	0800f968 	.word	0x0800f968

0800d728 <std>:
 800d728:	2300      	movs	r3, #0
 800d72a:	b510      	push	{r4, lr}
 800d72c:	4604      	mov	r4, r0
 800d72e:	e9c0 3300 	strd	r3, r3, [r0]
 800d732:	6083      	str	r3, [r0, #8]
 800d734:	8181      	strh	r1, [r0, #12]
 800d736:	6643      	str	r3, [r0, #100]	; 0x64
 800d738:	81c2      	strh	r2, [r0, #14]
 800d73a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d73e:	6183      	str	r3, [r0, #24]
 800d740:	4619      	mov	r1, r3
 800d742:	2208      	movs	r2, #8
 800d744:	305c      	adds	r0, #92	; 0x5c
 800d746:	f7fe fb59 	bl	800bdfc <memset>
 800d74a:	4b05      	ldr	r3, [pc, #20]	; (800d760 <std+0x38>)
 800d74c:	6263      	str	r3, [r4, #36]	; 0x24
 800d74e:	4b05      	ldr	r3, [pc, #20]	; (800d764 <std+0x3c>)
 800d750:	62a3      	str	r3, [r4, #40]	; 0x28
 800d752:	4b05      	ldr	r3, [pc, #20]	; (800d768 <std+0x40>)
 800d754:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d756:	4b05      	ldr	r3, [pc, #20]	; (800d76c <std+0x44>)
 800d758:	6224      	str	r4, [r4, #32]
 800d75a:	6323      	str	r3, [r4, #48]	; 0x30
 800d75c:	bd10      	pop	{r4, pc}
 800d75e:	bf00      	nop
 800d760:	0800e389 	.word	0x0800e389
 800d764:	0800e3ab 	.word	0x0800e3ab
 800d768:	0800e3e3 	.word	0x0800e3e3
 800d76c:	0800e407 	.word	0x0800e407

0800d770 <_cleanup_r>:
 800d770:	4901      	ldr	r1, [pc, #4]	; (800d778 <_cleanup_r+0x8>)
 800d772:	f000 b885 	b.w	800d880 <_fwalk_reent>
 800d776:	bf00      	nop
 800d778:	0800d6d5 	.word	0x0800d6d5

0800d77c <__sfmoreglue>:
 800d77c:	b570      	push	{r4, r5, r6, lr}
 800d77e:	1e4a      	subs	r2, r1, #1
 800d780:	2568      	movs	r5, #104	; 0x68
 800d782:	4355      	muls	r5, r2
 800d784:	460e      	mov	r6, r1
 800d786:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d78a:	f000 fc53 	bl	800e034 <_malloc_r>
 800d78e:	4604      	mov	r4, r0
 800d790:	b140      	cbz	r0, 800d7a4 <__sfmoreglue+0x28>
 800d792:	2100      	movs	r1, #0
 800d794:	e9c0 1600 	strd	r1, r6, [r0]
 800d798:	300c      	adds	r0, #12
 800d79a:	60a0      	str	r0, [r4, #8]
 800d79c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d7a0:	f7fe fb2c 	bl	800bdfc <memset>
 800d7a4:	4620      	mov	r0, r4
 800d7a6:	bd70      	pop	{r4, r5, r6, pc}

0800d7a8 <__sinit>:
 800d7a8:	6983      	ldr	r3, [r0, #24]
 800d7aa:	b510      	push	{r4, lr}
 800d7ac:	4604      	mov	r4, r0
 800d7ae:	bb33      	cbnz	r3, 800d7fe <__sinit+0x56>
 800d7b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d7b4:	6503      	str	r3, [r0, #80]	; 0x50
 800d7b6:	4b12      	ldr	r3, [pc, #72]	; (800d800 <__sinit+0x58>)
 800d7b8:	4a12      	ldr	r2, [pc, #72]	; (800d804 <__sinit+0x5c>)
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	6282      	str	r2, [r0, #40]	; 0x28
 800d7be:	4298      	cmp	r0, r3
 800d7c0:	bf04      	itt	eq
 800d7c2:	2301      	moveq	r3, #1
 800d7c4:	6183      	streq	r3, [r0, #24]
 800d7c6:	f000 f81f 	bl	800d808 <__sfp>
 800d7ca:	6060      	str	r0, [r4, #4]
 800d7cc:	4620      	mov	r0, r4
 800d7ce:	f000 f81b 	bl	800d808 <__sfp>
 800d7d2:	60a0      	str	r0, [r4, #8]
 800d7d4:	4620      	mov	r0, r4
 800d7d6:	f000 f817 	bl	800d808 <__sfp>
 800d7da:	2200      	movs	r2, #0
 800d7dc:	60e0      	str	r0, [r4, #12]
 800d7de:	2104      	movs	r1, #4
 800d7e0:	6860      	ldr	r0, [r4, #4]
 800d7e2:	f7ff ffa1 	bl	800d728 <std>
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	2109      	movs	r1, #9
 800d7ea:	68a0      	ldr	r0, [r4, #8]
 800d7ec:	f7ff ff9c 	bl	800d728 <std>
 800d7f0:	2202      	movs	r2, #2
 800d7f2:	2112      	movs	r1, #18
 800d7f4:	68e0      	ldr	r0, [r4, #12]
 800d7f6:	f7ff ff97 	bl	800d728 <std>
 800d7fa:	2301      	movs	r3, #1
 800d7fc:	61a3      	str	r3, [r4, #24]
 800d7fe:	bd10      	pop	{r4, pc}
 800d800:	0800f924 	.word	0x0800f924
 800d804:	0800d771 	.word	0x0800d771

0800d808 <__sfp>:
 800d808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d80a:	4b1b      	ldr	r3, [pc, #108]	; (800d878 <__sfp+0x70>)
 800d80c:	681e      	ldr	r6, [r3, #0]
 800d80e:	69b3      	ldr	r3, [r6, #24]
 800d810:	4607      	mov	r7, r0
 800d812:	b913      	cbnz	r3, 800d81a <__sfp+0x12>
 800d814:	4630      	mov	r0, r6
 800d816:	f7ff ffc7 	bl	800d7a8 <__sinit>
 800d81a:	3648      	adds	r6, #72	; 0x48
 800d81c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d820:	3b01      	subs	r3, #1
 800d822:	d503      	bpl.n	800d82c <__sfp+0x24>
 800d824:	6833      	ldr	r3, [r6, #0]
 800d826:	b133      	cbz	r3, 800d836 <__sfp+0x2e>
 800d828:	6836      	ldr	r6, [r6, #0]
 800d82a:	e7f7      	b.n	800d81c <__sfp+0x14>
 800d82c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d830:	b16d      	cbz	r5, 800d84e <__sfp+0x46>
 800d832:	3468      	adds	r4, #104	; 0x68
 800d834:	e7f4      	b.n	800d820 <__sfp+0x18>
 800d836:	2104      	movs	r1, #4
 800d838:	4638      	mov	r0, r7
 800d83a:	f7ff ff9f 	bl	800d77c <__sfmoreglue>
 800d83e:	6030      	str	r0, [r6, #0]
 800d840:	2800      	cmp	r0, #0
 800d842:	d1f1      	bne.n	800d828 <__sfp+0x20>
 800d844:	230c      	movs	r3, #12
 800d846:	603b      	str	r3, [r7, #0]
 800d848:	4604      	mov	r4, r0
 800d84a:	4620      	mov	r0, r4
 800d84c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d84e:	4b0b      	ldr	r3, [pc, #44]	; (800d87c <__sfp+0x74>)
 800d850:	6665      	str	r5, [r4, #100]	; 0x64
 800d852:	e9c4 5500 	strd	r5, r5, [r4]
 800d856:	60a5      	str	r5, [r4, #8]
 800d858:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d85c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d860:	2208      	movs	r2, #8
 800d862:	4629      	mov	r1, r5
 800d864:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d868:	f7fe fac8 	bl	800bdfc <memset>
 800d86c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d870:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d874:	e7e9      	b.n	800d84a <__sfp+0x42>
 800d876:	bf00      	nop
 800d878:	0800f924 	.word	0x0800f924
 800d87c:	ffff0001 	.word	0xffff0001

0800d880 <_fwalk_reent>:
 800d880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d884:	4680      	mov	r8, r0
 800d886:	4689      	mov	r9, r1
 800d888:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d88c:	2600      	movs	r6, #0
 800d88e:	b914      	cbnz	r4, 800d896 <_fwalk_reent+0x16>
 800d890:	4630      	mov	r0, r6
 800d892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d896:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d89a:	3f01      	subs	r7, #1
 800d89c:	d501      	bpl.n	800d8a2 <_fwalk_reent+0x22>
 800d89e:	6824      	ldr	r4, [r4, #0]
 800d8a0:	e7f5      	b.n	800d88e <_fwalk_reent+0xe>
 800d8a2:	89ab      	ldrh	r3, [r5, #12]
 800d8a4:	2b01      	cmp	r3, #1
 800d8a6:	d907      	bls.n	800d8b8 <_fwalk_reent+0x38>
 800d8a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	d003      	beq.n	800d8b8 <_fwalk_reent+0x38>
 800d8b0:	4629      	mov	r1, r5
 800d8b2:	4640      	mov	r0, r8
 800d8b4:	47c8      	blx	r9
 800d8b6:	4306      	orrs	r6, r0
 800d8b8:	3568      	adds	r5, #104	; 0x68
 800d8ba:	e7ee      	b.n	800d89a <_fwalk_reent+0x1a>

0800d8bc <_localeconv_r>:
 800d8bc:	4b04      	ldr	r3, [pc, #16]	; (800d8d0 <_localeconv_r+0x14>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	6a18      	ldr	r0, [r3, #32]
 800d8c2:	4b04      	ldr	r3, [pc, #16]	; (800d8d4 <_localeconv_r+0x18>)
 800d8c4:	2800      	cmp	r0, #0
 800d8c6:	bf08      	it	eq
 800d8c8:	4618      	moveq	r0, r3
 800d8ca:	30f0      	adds	r0, #240	; 0xf0
 800d8cc:	4770      	bx	lr
 800d8ce:	bf00      	nop
 800d8d0:	20000010 	.word	0x20000010
 800d8d4:	20000074 	.word	0x20000074

0800d8d8 <__swhatbuf_r>:
 800d8d8:	b570      	push	{r4, r5, r6, lr}
 800d8da:	460e      	mov	r6, r1
 800d8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8e0:	2900      	cmp	r1, #0
 800d8e2:	b096      	sub	sp, #88	; 0x58
 800d8e4:	4614      	mov	r4, r2
 800d8e6:	461d      	mov	r5, r3
 800d8e8:	da07      	bge.n	800d8fa <__swhatbuf_r+0x22>
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	602b      	str	r3, [r5, #0]
 800d8ee:	89b3      	ldrh	r3, [r6, #12]
 800d8f0:	061a      	lsls	r2, r3, #24
 800d8f2:	d410      	bmi.n	800d916 <__swhatbuf_r+0x3e>
 800d8f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8f8:	e00e      	b.n	800d918 <__swhatbuf_r+0x40>
 800d8fa:	466a      	mov	r2, sp
 800d8fc:	f000 fdaa 	bl	800e454 <_fstat_r>
 800d900:	2800      	cmp	r0, #0
 800d902:	dbf2      	blt.n	800d8ea <__swhatbuf_r+0x12>
 800d904:	9a01      	ldr	r2, [sp, #4]
 800d906:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d90a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d90e:	425a      	negs	r2, r3
 800d910:	415a      	adcs	r2, r3
 800d912:	602a      	str	r2, [r5, #0]
 800d914:	e7ee      	b.n	800d8f4 <__swhatbuf_r+0x1c>
 800d916:	2340      	movs	r3, #64	; 0x40
 800d918:	2000      	movs	r0, #0
 800d91a:	6023      	str	r3, [r4, #0]
 800d91c:	b016      	add	sp, #88	; 0x58
 800d91e:	bd70      	pop	{r4, r5, r6, pc}

0800d920 <__smakebuf_r>:
 800d920:	898b      	ldrh	r3, [r1, #12]
 800d922:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d924:	079d      	lsls	r5, r3, #30
 800d926:	4606      	mov	r6, r0
 800d928:	460c      	mov	r4, r1
 800d92a:	d507      	bpl.n	800d93c <__smakebuf_r+0x1c>
 800d92c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d930:	6023      	str	r3, [r4, #0]
 800d932:	6123      	str	r3, [r4, #16]
 800d934:	2301      	movs	r3, #1
 800d936:	6163      	str	r3, [r4, #20]
 800d938:	b002      	add	sp, #8
 800d93a:	bd70      	pop	{r4, r5, r6, pc}
 800d93c:	ab01      	add	r3, sp, #4
 800d93e:	466a      	mov	r2, sp
 800d940:	f7ff ffca 	bl	800d8d8 <__swhatbuf_r>
 800d944:	9900      	ldr	r1, [sp, #0]
 800d946:	4605      	mov	r5, r0
 800d948:	4630      	mov	r0, r6
 800d94a:	f000 fb73 	bl	800e034 <_malloc_r>
 800d94e:	b948      	cbnz	r0, 800d964 <__smakebuf_r+0x44>
 800d950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d954:	059a      	lsls	r2, r3, #22
 800d956:	d4ef      	bmi.n	800d938 <__smakebuf_r+0x18>
 800d958:	f023 0303 	bic.w	r3, r3, #3
 800d95c:	f043 0302 	orr.w	r3, r3, #2
 800d960:	81a3      	strh	r3, [r4, #12]
 800d962:	e7e3      	b.n	800d92c <__smakebuf_r+0xc>
 800d964:	4b0d      	ldr	r3, [pc, #52]	; (800d99c <__smakebuf_r+0x7c>)
 800d966:	62b3      	str	r3, [r6, #40]	; 0x28
 800d968:	89a3      	ldrh	r3, [r4, #12]
 800d96a:	6020      	str	r0, [r4, #0]
 800d96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d970:	81a3      	strh	r3, [r4, #12]
 800d972:	9b00      	ldr	r3, [sp, #0]
 800d974:	6163      	str	r3, [r4, #20]
 800d976:	9b01      	ldr	r3, [sp, #4]
 800d978:	6120      	str	r0, [r4, #16]
 800d97a:	b15b      	cbz	r3, 800d994 <__smakebuf_r+0x74>
 800d97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d980:	4630      	mov	r0, r6
 800d982:	f000 fd79 	bl	800e478 <_isatty_r>
 800d986:	b128      	cbz	r0, 800d994 <__smakebuf_r+0x74>
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	f023 0303 	bic.w	r3, r3, #3
 800d98e:	f043 0301 	orr.w	r3, r3, #1
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	89a3      	ldrh	r3, [r4, #12]
 800d996:	431d      	orrs	r5, r3
 800d998:	81a5      	strh	r5, [r4, #12]
 800d99a:	e7cd      	b.n	800d938 <__smakebuf_r+0x18>
 800d99c:	0800d771 	.word	0x0800d771

0800d9a0 <malloc>:
 800d9a0:	4b02      	ldr	r3, [pc, #8]	; (800d9ac <malloc+0xc>)
 800d9a2:	4601      	mov	r1, r0
 800d9a4:	6818      	ldr	r0, [r3, #0]
 800d9a6:	f000 bb45 	b.w	800e034 <_malloc_r>
 800d9aa:	bf00      	nop
 800d9ac:	20000010 	.word	0x20000010

0800d9b0 <memcpy>:
 800d9b0:	b510      	push	{r4, lr}
 800d9b2:	1e43      	subs	r3, r0, #1
 800d9b4:	440a      	add	r2, r1
 800d9b6:	4291      	cmp	r1, r2
 800d9b8:	d100      	bne.n	800d9bc <memcpy+0xc>
 800d9ba:	bd10      	pop	{r4, pc}
 800d9bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9c4:	e7f7      	b.n	800d9b6 <memcpy+0x6>

0800d9c6 <_Balloc>:
 800d9c6:	b570      	push	{r4, r5, r6, lr}
 800d9c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d9ca:	4604      	mov	r4, r0
 800d9cc:	460e      	mov	r6, r1
 800d9ce:	b93d      	cbnz	r5, 800d9e0 <_Balloc+0x1a>
 800d9d0:	2010      	movs	r0, #16
 800d9d2:	f7ff ffe5 	bl	800d9a0 <malloc>
 800d9d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d9d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d9dc:	6005      	str	r5, [r0, #0]
 800d9de:	60c5      	str	r5, [r0, #12]
 800d9e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d9e2:	68eb      	ldr	r3, [r5, #12]
 800d9e4:	b183      	cbz	r3, 800da08 <_Balloc+0x42>
 800d9e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d9e8:	68db      	ldr	r3, [r3, #12]
 800d9ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d9ee:	b9b8      	cbnz	r0, 800da20 <_Balloc+0x5a>
 800d9f0:	2101      	movs	r1, #1
 800d9f2:	fa01 f506 	lsl.w	r5, r1, r6
 800d9f6:	1d6a      	adds	r2, r5, #5
 800d9f8:	0092      	lsls	r2, r2, #2
 800d9fa:	4620      	mov	r0, r4
 800d9fc:	f000 fabe 	bl	800df7c <_calloc_r>
 800da00:	b160      	cbz	r0, 800da1c <_Balloc+0x56>
 800da02:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800da06:	e00e      	b.n	800da26 <_Balloc+0x60>
 800da08:	2221      	movs	r2, #33	; 0x21
 800da0a:	2104      	movs	r1, #4
 800da0c:	4620      	mov	r0, r4
 800da0e:	f000 fab5 	bl	800df7c <_calloc_r>
 800da12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da14:	60e8      	str	r0, [r5, #12]
 800da16:	68db      	ldr	r3, [r3, #12]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d1e4      	bne.n	800d9e6 <_Balloc+0x20>
 800da1c:	2000      	movs	r0, #0
 800da1e:	bd70      	pop	{r4, r5, r6, pc}
 800da20:	6802      	ldr	r2, [r0, #0]
 800da22:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800da26:	2300      	movs	r3, #0
 800da28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800da2c:	e7f7      	b.n	800da1e <_Balloc+0x58>

0800da2e <_Bfree>:
 800da2e:	b570      	push	{r4, r5, r6, lr}
 800da30:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800da32:	4606      	mov	r6, r0
 800da34:	460d      	mov	r5, r1
 800da36:	b93c      	cbnz	r4, 800da48 <_Bfree+0x1a>
 800da38:	2010      	movs	r0, #16
 800da3a:	f7ff ffb1 	bl	800d9a0 <malloc>
 800da3e:	6270      	str	r0, [r6, #36]	; 0x24
 800da40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da44:	6004      	str	r4, [r0, #0]
 800da46:	60c4      	str	r4, [r0, #12]
 800da48:	b13d      	cbz	r5, 800da5a <_Bfree+0x2c>
 800da4a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800da4c:	686a      	ldr	r2, [r5, #4]
 800da4e:	68db      	ldr	r3, [r3, #12]
 800da50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800da54:	6029      	str	r1, [r5, #0]
 800da56:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800da5a:	bd70      	pop	{r4, r5, r6, pc}

0800da5c <__multadd>:
 800da5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da60:	690d      	ldr	r5, [r1, #16]
 800da62:	461f      	mov	r7, r3
 800da64:	4606      	mov	r6, r0
 800da66:	460c      	mov	r4, r1
 800da68:	f101 0c14 	add.w	ip, r1, #20
 800da6c:	2300      	movs	r3, #0
 800da6e:	f8dc 0000 	ldr.w	r0, [ip]
 800da72:	b281      	uxth	r1, r0
 800da74:	fb02 7101 	mla	r1, r2, r1, r7
 800da78:	0c0f      	lsrs	r7, r1, #16
 800da7a:	0c00      	lsrs	r0, r0, #16
 800da7c:	fb02 7000 	mla	r0, r2, r0, r7
 800da80:	b289      	uxth	r1, r1
 800da82:	3301      	adds	r3, #1
 800da84:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800da88:	429d      	cmp	r5, r3
 800da8a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800da8e:	f84c 1b04 	str.w	r1, [ip], #4
 800da92:	dcec      	bgt.n	800da6e <__multadd+0x12>
 800da94:	b1d7      	cbz	r7, 800dacc <__multadd+0x70>
 800da96:	68a3      	ldr	r3, [r4, #8]
 800da98:	42ab      	cmp	r3, r5
 800da9a:	dc12      	bgt.n	800dac2 <__multadd+0x66>
 800da9c:	6861      	ldr	r1, [r4, #4]
 800da9e:	4630      	mov	r0, r6
 800daa0:	3101      	adds	r1, #1
 800daa2:	f7ff ff90 	bl	800d9c6 <_Balloc>
 800daa6:	6922      	ldr	r2, [r4, #16]
 800daa8:	3202      	adds	r2, #2
 800daaa:	f104 010c 	add.w	r1, r4, #12
 800daae:	4680      	mov	r8, r0
 800dab0:	0092      	lsls	r2, r2, #2
 800dab2:	300c      	adds	r0, #12
 800dab4:	f7ff ff7c 	bl	800d9b0 <memcpy>
 800dab8:	4621      	mov	r1, r4
 800daba:	4630      	mov	r0, r6
 800dabc:	f7ff ffb7 	bl	800da2e <_Bfree>
 800dac0:	4644      	mov	r4, r8
 800dac2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dac6:	3501      	adds	r5, #1
 800dac8:	615f      	str	r7, [r3, #20]
 800daca:	6125      	str	r5, [r4, #16]
 800dacc:	4620      	mov	r0, r4
 800dace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800dad2 <__hi0bits>:
 800dad2:	0c02      	lsrs	r2, r0, #16
 800dad4:	0412      	lsls	r2, r2, #16
 800dad6:	4603      	mov	r3, r0
 800dad8:	b9b2      	cbnz	r2, 800db08 <__hi0bits+0x36>
 800dada:	0403      	lsls	r3, r0, #16
 800dadc:	2010      	movs	r0, #16
 800dade:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800dae2:	bf04      	itt	eq
 800dae4:	021b      	lsleq	r3, r3, #8
 800dae6:	3008      	addeq	r0, #8
 800dae8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800daec:	bf04      	itt	eq
 800daee:	011b      	lsleq	r3, r3, #4
 800daf0:	3004      	addeq	r0, #4
 800daf2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800daf6:	bf04      	itt	eq
 800daf8:	009b      	lsleq	r3, r3, #2
 800dafa:	3002      	addeq	r0, #2
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	db06      	blt.n	800db0e <__hi0bits+0x3c>
 800db00:	005b      	lsls	r3, r3, #1
 800db02:	d503      	bpl.n	800db0c <__hi0bits+0x3a>
 800db04:	3001      	adds	r0, #1
 800db06:	4770      	bx	lr
 800db08:	2000      	movs	r0, #0
 800db0a:	e7e8      	b.n	800dade <__hi0bits+0xc>
 800db0c:	2020      	movs	r0, #32
 800db0e:	4770      	bx	lr

0800db10 <__lo0bits>:
 800db10:	6803      	ldr	r3, [r0, #0]
 800db12:	f013 0207 	ands.w	r2, r3, #7
 800db16:	4601      	mov	r1, r0
 800db18:	d00b      	beq.n	800db32 <__lo0bits+0x22>
 800db1a:	07da      	lsls	r2, r3, #31
 800db1c:	d423      	bmi.n	800db66 <__lo0bits+0x56>
 800db1e:	0798      	lsls	r0, r3, #30
 800db20:	bf49      	itett	mi
 800db22:	085b      	lsrmi	r3, r3, #1
 800db24:	089b      	lsrpl	r3, r3, #2
 800db26:	2001      	movmi	r0, #1
 800db28:	600b      	strmi	r3, [r1, #0]
 800db2a:	bf5c      	itt	pl
 800db2c:	600b      	strpl	r3, [r1, #0]
 800db2e:	2002      	movpl	r0, #2
 800db30:	4770      	bx	lr
 800db32:	b298      	uxth	r0, r3
 800db34:	b9a8      	cbnz	r0, 800db62 <__lo0bits+0x52>
 800db36:	0c1b      	lsrs	r3, r3, #16
 800db38:	2010      	movs	r0, #16
 800db3a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800db3e:	bf04      	itt	eq
 800db40:	0a1b      	lsreq	r3, r3, #8
 800db42:	3008      	addeq	r0, #8
 800db44:	071a      	lsls	r2, r3, #28
 800db46:	bf04      	itt	eq
 800db48:	091b      	lsreq	r3, r3, #4
 800db4a:	3004      	addeq	r0, #4
 800db4c:	079a      	lsls	r2, r3, #30
 800db4e:	bf04      	itt	eq
 800db50:	089b      	lsreq	r3, r3, #2
 800db52:	3002      	addeq	r0, #2
 800db54:	07da      	lsls	r2, r3, #31
 800db56:	d402      	bmi.n	800db5e <__lo0bits+0x4e>
 800db58:	085b      	lsrs	r3, r3, #1
 800db5a:	d006      	beq.n	800db6a <__lo0bits+0x5a>
 800db5c:	3001      	adds	r0, #1
 800db5e:	600b      	str	r3, [r1, #0]
 800db60:	4770      	bx	lr
 800db62:	4610      	mov	r0, r2
 800db64:	e7e9      	b.n	800db3a <__lo0bits+0x2a>
 800db66:	2000      	movs	r0, #0
 800db68:	4770      	bx	lr
 800db6a:	2020      	movs	r0, #32
 800db6c:	4770      	bx	lr

0800db6e <__i2b>:
 800db6e:	b510      	push	{r4, lr}
 800db70:	460c      	mov	r4, r1
 800db72:	2101      	movs	r1, #1
 800db74:	f7ff ff27 	bl	800d9c6 <_Balloc>
 800db78:	2201      	movs	r2, #1
 800db7a:	6144      	str	r4, [r0, #20]
 800db7c:	6102      	str	r2, [r0, #16]
 800db7e:	bd10      	pop	{r4, pc}

0800db80 <__multiply>:
 800db80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db84:	4614      	mov	r4, r2
 800db86:	690a      	ldr	r2, [r1, #16]
 800db88:	6923      	ldr	r3, [r4, #16]
 800db8a:	429a      	cmp	r2, r3
 800db8c:	bfb8      	it	lt
 800db8e:	460b      	movlt	r3, r1
 800db90:	4688      	mov	r8, r1
 800db92:	bfbc      	itt	lt
 800db94:	46a0      	movlt	r8, r4
 800db96:	461c      	movlt	r4, r3
 800db98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800db9c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800dba0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dba4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dba8:	eb07 0609 	add.w	r6, r7, r9
 800dbac:	42b3      	cmp	r3, r6
 800dbae:	bfb8      	it	lt
 800dbb0:	3101      	addlt	r1, #1
 800dbb2:	f7ff ff08 	bl	800d9c6 <_Balloc>
 800dbb6:	f100 0514 	add.w	r5, r0, #20
 800dbba:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800dbbe:	462b      	mov	r3, r5
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	4573      	cmp	r3, lr
 800dbc4:	d316      	bcc.n	800dbf4 <__multiply+0x74>
 800dbc6:	f104 0214 	add.w	r2, r4, #20
 800dbca:	f108 0114 	add.w	r1, r8, #20
 800dbce:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800dbd2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dbd6:	9300      	str	r3, [sp, #0]
 800dbd8:	9b00      	ldr	r3, [sp, #0]
 800dbda:	9201      	str	r2, [sp, #4]
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	d80c      	bhi.n	800dbfa <__multiply+0x7a>
 800dbe0:	2e00      	cmp	r6, #0
 800dbe2:	dd03      	ble.n	800dbec <__multiply+0x6c>
 800dbe4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d05d      	beq.n	800dca8 <__multiply+0x128>
 800dbec:	6106      	str	r6, [r0, #16]
 800dbee:	b003      	add	sp, #12
 800dbf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbf4:	f843 2b04 	str.w	r2, [r3], #4
 800dbf8:	e7e3      	b.n	800dbc2 <__multiply+0x42>
 800dbfa:	f8b2 b000 	ldrh.w	fp, [r2]
 800dbfe:	f1bb 0f00 	cmp.w	fp, #0
 800dc02:	d023      	beq.n	800dc4c <__multiply+0xcc>
 800dc04:	4689      	mov	r9, r1
 800dc06:	46ac      	mov	ip, r5
 800dc08:	f04f 0800 	mov.w	r8, #0
 800dc0c:	f859 4b04 	ldr.w	r4, [r9], #4
 800dc10:	f8dc a000 	ldr.w	sl, [ip]
 800dc14:	b2a3      	uxth	r3, r4
 800dc16:	fa1f fa8a 	uxth.w	sl, sl
 800dc1a:	fb0b a303 	mla	r3, fp, r3, sl
 800dc1e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dc22:	f8dc 4000 	ldr.w	r4, [ip]
 800dc26:	4443      	add	r3, r8
 800dc28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dc2c:	fb0b 840a 	mla	r4, fp, sl, r8
 800dc30:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dc34:	46e2      	mov	sl, ip
 800dc36:	b29b      	uxth	r3, r3
 800dc38:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dc3c:	454f      	cmp	r7, r9
 800dc3e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dc42:	f84a 3b04 	str.w	r3, [sl], #4
 800dc46:	d82b      	bhi.n	800dca0 <__multiply+0x120>
 800dc48:	f8cc 8004 	str.w	r8, [ip, #4]
 800dc4c:	9b01      	ldr	r3, [sp, #4]
 800dc4e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dc52:	3204      	adds	r2, #4
 800dc54:	f1ba 0f00 	cmp.w	sl, #0
 800dc58:	d020      	beq.n	800dc9c <__multiply+0x11c>
 800dc5a:	682b      	ldr	r3, [r5, #0]
 800dc5c:	4689      	mov	r9, r1
 800dc5e:	46a8      	mov	r8, r5
 800dc60:	f04f 0b00 	mov.w	fp, #0
 800dc64:	f8b9 c000 	ldrh.w	ip, [r9]
 800dc68:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dc6c:	fb0a 440c 	mla	r4, sl, ip, r4
 800dc70:	445c      	add	r4, fp
 800dc72:	46c4      	mov	ip, r8
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dc7a:	f84c 3b04 	str.w	r3, [ip], #4
 800dc7e:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc82:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800dc86:	0c1b      	lsrs	r3, r3, #16
 800dc88:	fb0a b303 	mla	r3, sl, r3, fp
 800dc8c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800dc90:	454f      	cmp	r7, r9
 800dc92:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800dc96:	d805      	bhi.n	800dca4 <__multiply+0x124>
 800dc98:	f8c8 3004 	str.w	r3, [r8, #4]
 800dc9c:	3504      	adds	r5, #4
 800dc9e:	e79b      	b.n	800dbd8 <__multiply+0x58>
 800dca0:	46d4      	mov	ip, sl
 800dca2:	e7b3      	b.n	800dc0c <__multiply+0x8c>
 800dca4:	46e0      	mov	r8, ip
 800dca6:	e7dd      	b.n	800dc64 <__multiply+0xe4>
 800dca8:	3e01      	subs	r6, #1
 800dcaa:	e799      	b.n	800dbe0 <__multiply+0x60>

0800dcac <__pow5mult>:
 800dcac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcb0:	4615      	mov	r5, r2
 800dcb2:	f012 0203 	ands.w	r2, r2, #3
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	460f      	mov	r7, r1
 800dcba:	d007      	beq.n	800dccc <__pow5mult+0x20>
 800dcbc:	3a01      	subs	r2, #1
 800dcbe:	4c21      	ldr	r4, [pc, #132]	; (800dd44 <__pow5mult+0x98>)
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dcc6:	f7ff fec9 	bl	800da5c <__multadd>
 800dcca:	4607      	mov	r7, r0
 800dccc:	10ad      	asrs	r5, r5, #2
 800dcce:	d035      	beq.n	800dd3c <__pow5mult+0x90>
 800dcd0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dcd2:	b93c      	cbnz	r4, 800dce4 <__pow5mult+0x38>
 800dcd4:	2010      	movs	r0, #16
 800dcd6:	f7ff fe63 	bl	800d9a0 <malloc>
 800dcda:	6270      	str	r0, [r6, #36]	; 0x24
 800dcdc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dce0:	6004      	str	r4, [r0, #0]
 800dce2:	60c4      	str	r4, [r0, #12]
 800dce4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dce8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dcec:	b94c      	cbnz	r4, 800dd02 <__pow5mult+0x56>
 800dcee:	f240 2171 	movw	r1, #625	; 0x271
 800dcf2:	4630      	mov	r0, r6
 800dcf4:	f7ff ff3b 	bl	800db6e <__i2b>
 800dcf8:	2300      	movs	r3, #0
 800dcfa:	f8c8 0008 	str.w	r0, [r8, #8]
 800dcfe:	4604      	mov	r4, r0
 800dd00:	6003      	str	r3, [r0, #0]
 800dd02:	f04f 0800 	mov.w	r8, #0
 800dd06:	07eb      	lsls	r3, r5, #31
 800dd08:	d50a      	bpl.n	800dd20 <__pow5mult+0x74>
 800dd0a:	4639      	mov	r1, r7
 800dd0c:	4622      	mov	r2, r4
 800dd0e:	4630      	mov	r0, r6
 800dd10:	f7ff ff36 	bl	800db80 <__multiply>
 800dd14:	4639      	mov	r1, r7
 800dd16:	4681      	mov	r9, r0
 800dd18:	4630      	mov	r0, r6
 800dd1a:	f7ff fe88 	bl	800da2e <_Bfree>
 800dd1e:	464f      	mov	r7, r9
 800dd20:	106d      	asrs	r5, r5, #1
 800dd22:	d00b      	beq.n	800dd3c <__pow5mult+0x90>
 800dd24:	6820      	ldr	r0, [r4, #0]
 800dd26:	b938      	cbnz	r0, 800dd38 <__pow5mult+0x8c>
 800dd28:	4622      	mov	r2, r4
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	4630      	mov	r0, r6
 800dd2e:	f7ff ff27 	bl	800db80 <__multiply>
 800dd32:	6020      	str	r0, [r4, #0]
 800dd34:	f8c0 8000 	str.w	r8, [r0]
 800dd38:	4604      	mov	r4, r0
 800dd3a:	e7e4      	b.n	800dd06 <__pow5mult+0x5a>
 800dd3c:	4638      	mov	r0, r7
 800dd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd42:	bf00      	nop
 800dd44:	0800fab8 	.word	0x0800fab8

0800dd48 <__lshift>:
 800dd48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd4c:	460c      	mov	r4, r1
 800dd4e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dd52:	6923      	ldr	r3, [r4, #16]
 800dd54:	6849      	ldr	r1, [r1, #4]
 800dd56:	eb0a 0903 	add.w	r9, sl, r3
 800dd5a:	68a3      	ldr	r3, [r4, #8]
 800dd5c:	4607      	mov	r7, r0
 800dd5e:	4616      	mov	r6, r2
 800dd60:	f109 0501 	add.w	r5, r9, #1
 800dd64:	42ab      	cmp	r3, r5
 800dd66:	db32      	blt.n	800ddce <__lshift+0x86>
 800dd68:	4638      	mov	r0, r7
 800dd6a:	f7ff fe2c 	bl	800d9c6 <_Balloc>
 800dd6e:	2300      	movs	r3, #0
 800dd70:	4680      	mov	r8, r0
 800dd72:	f100 0114 	add.w	r1, r0, #20
 800dd76:	461a      	mov	r2, r3
 800dd78:	4553      	cmp	r3, sl
 800dd7a:	db2b      	blt.n	800ddd4 <__lshift+0x8c>
 800dd7c:	6920      	ldr	r0, [r4, #16]
 800dd7e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dd82:	f104 0314 	add.w	r3, r4, #20
 800dd86:	f016 021f 	ands.w	r2, r6, #31
 800dd8a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dd8e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dd92:	d025      	beq.n	800dde0 <__lshift+0x98>
 800dd94:	f1c2 0e20 	rsb	lr, r2, #32
 800dd98:	2000      	movs	r0, #0
 800dd9a:	681e      	ldr	r6, [r3, #0]
 800dd9c:	468a      	mov	sl, r1
 800dd9e:	4096      	lsls	r6, r2
 800dda0:	4330      	orrs	r0, r6
 800dda2:	f84a 0b04 	str.w	r0, [sl], #4
 800dda6:	f853 0b04 	ldr.w	r0, [r3], #4
 800ddaa:	459c      	cmp	ip, r3
 800ddac:	fa20 f00e 	lsr.w	r0, r0, lr
 800ddb0:	d814      	bhi.n	800dddc <__lshift+0x94>
 800ddb2:	6048      	str	r0, [r1, #4]
 800ddb4:	b108      	cbz	r0, 800ddba <__lshift+0x72>
 800ddb6:	f109 0502 	add.w	r5, r9, #2
 800ddba:	3d01      	subs	r5, #1
 800ddbc:	4638      	mov	r0, r7
 800ddbe:	f8c8 5010 	str.w	r5, [r8, #16]
 800ddc2:	4621      	mov	r1, r4
 800ddc4:	f7ff fe33 	bl	800da2e <_Bfree>
 800ddc8:	4640      	mov	r0, r8
 800ddca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddce:	3101      	adds	r1, #1
 800ddd0:	005b      	lsls	r3, r3, #1
 800ddd2:	e7c7      	b.n	800dd64 <__lshift+0x1c>
 800ddd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ddd8:	3301      	adds	r3, #1
 800ddda:	e7cd      	b.n	800dd78 <__lshift+0x30>
 800dddc:	4651      	mov	r1, sl
 800ddde:	e7dc      	b.n	800dd9a <__lshift+0x52>
 800dde0:	3904      	subs	r1, #4
 800dde2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dde6:	f841 2f04 	str.w	r2, [r1, #4]!
 800ddea:	459c      	cmp	ip, r3
 800ddec:	d8f9      	bhi.n	800dde2 <__lshift+0x9a>
 800ddee:	e7e4      	b.n	800ddba <__lshift+0x72>

0800ddf0 <__mcmp>:
 800ddf0:	6903      	ldr	r3, [r0, #16]
 800ddf2:	690a      	ldr	r2, [r1, #16]
 800ddf4:	1a9b      	subs	r3, r3, r2
 800ddf6:	b530      	push	{r4, r5, lr}
 800ddf8:	d10c      	bne.n	800de14 <__mcmp+0x24>
 800ddfa:	0092      	lsls	r2, r2, #2
 800ddfc:	3014      	adds	r0, #20
 800ddfe:	3114      	adds	r1, #20
 800de00:	1884      	adds	r4, r0, r2
 800de02:	4411      	add	r1, r2
 800de04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800de08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800de0c:	4295      	cmp	r5, r2
 800de0e:	d003      	beq.n	800de18 <__mcmp+0x28>
 800de10:	d305      	bcc.n	800de1e <__mcmp+0x2e>
 800de12:	2301      	movs	r3, #1
 800de14:	4618      	mov	r0, r3
 800de16:	bd30      	pop	{r4, r5, pc}
 800de18:	42a0      	cmp	r0, r4
 800de1a:	d3f3      	bcc.n	800de04 <__mcmp+0x14>
 800de1c:	e7fa      	b.n	800de14 <__mcmp+0x24>
 800de1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800de22:	e7f7      	b.n	800de14 <__mcmp+0x24>

0800de24 <__mdiff>:
 800de24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de28:	460d      	mov	r5, r1
 800de2a:	4607      	mov	r7, r0
 800de2c:	4611      	mov	r1, r2
 800de2e:	4628      	mov	r0, r5
 800de30:	4614      	mov	r4, r2
 800de32:	f7ff ffdd 	bl	800ddf0 <__mcmp>
 800de36:	1e06      	subs	r6, r0, #0
 800de38:	d108      	bne.n	800de4c <__mdiff+0x28>
 800de3a:	4631      	mov	r1, r6
 800de3c:	4638      	mov	r0, r7
 800de3e:	f7ff fdc2 	bl	800d9c6 <_Balloc>
 800de42:	2301      	movs	r3, #1
 800de44:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800de48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de4c:	bfa4      	itt	ge
 800de4e:	4623      	movge	r3, r4
 800de50:	462c      	movge	r4, r5
 800de52:	4638      	mov	r0, r7
 800de54:	6861      	ldr	r1, [r4, #4]
 800de56:	bfa6      	itte	ge
 800de58:	461d      	movge	r5, r3
 800de5a:	2600      	movge	r6, #0
 800de5c:	2601      	movlt	r6, #1
 800de5e:	f7ff fdb2 	bl	800d9c6 <_Balloc>
 800de62:	692b      	ldr	r3, [r5, #16]
 800de64:	60c6      	str	r6, [r0, #12]
 800de66:	6926      	ldr	r6, [r4, #16]
 800de68:	f105 0914 	add.w	r9, r5, #20
 800de6c:	f104 0214 	add.w	r2, r4, #20
 800de70:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800de74:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800de78:	f100 0514 	add.w	r5, r0, #20
 800de7c:	f04f 0e00 	mov.w	lr, #0
 800de80:	f852 ab04 	ldr.w	sl, [r2], #4
 800de84:	f859 4b04 	ldr.w	r4, [r9], #4
 800de88:	fa1e f18a 	uxtah	r1, lr, sl
 800de8c:	b2a3      	uxth	r3, r4
 800de8e:	1ac9      	subs	r1, r1, r3
 800de90:	0c23      	lsrs	r3, r4, #16
 800de92:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800de96:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800de9a:	b289      	uxth	r1, r1
 800de9c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dea0:	45c8      	cmp	r8, r9
 800dea2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dea6:	4694      	mov	ip, r2
 800dea8:	f845 3b04 	str.w	r3, [r5], #4
 800deac:	d8e8      	bhi.n	800de80 <__mdiff+0x5c>
 800deae:	45bc      	cmp	ip, r7
 800deb0:	d304      	bcc.n	800debc <__mdiff+0x98>
 800deb2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800deb6:	b183      	cbz	r3, 800deda <__mdiff+0xb6>
 800deb8:	6106      	str	r6, [r0, #16]
 800deba:	e7c5      	b.n	800de48 <__mdiff+0x24>
 800debc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dec0:	fa1e f381 	uxtah	r3, lr, r1
 800dec4:	141a      	asrs	r2, r3, #16
 800dec6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800deca:	b29b      	uxth	r3, r3
 800decc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ded0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ded4:	f845 3b04 	str.w	r3, [r5], #4
 800ded8:	e7e9      	b.n	800deae <__mdiff+0x8a>
 800deda:	3e01      	subs	r6, #1
 800dedc:	e7e9      	b.n	800deb2 <__mdiff+0x8e>

0800dede <__d2b>:
 800dede:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dee2:	460e      	mov	r6, r1
 800dee4:	2101      	movs	r1, #1
 800dee6:	ec59 8b10 	vmov	r8, r9, d0
 800deea:	4615      	mov	r5, r2
 800deec:	f7ff fd6b 	bl	800d9c6 <_Balloc>
 800def0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800def4:	4607      	mov	r7, r0
 800def6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800defa:	bb34      	cbnz	r4, 800df4a <__d2b+0x6c>
 800defc:	9301      	str	r3, [sp, #4]
 800defe:	f1b8 0300 	subs.w	r3, r8, #0
 800df02:	d027      	beq.n	800df54 <__d2b+0x76>
 800df04:	a802      	add	r0, sp, #8
 800df06:	f840 3d08 	str.w	r3, [r0, #-8]!
 800df0a:	f7ff fe01 	bl	800db10 <__lo0bits>
 800df0e:	9900      	ldr	r1, [sp, #0]
 800df10:	b1f0      	cbz	r0, 800df50 <__d2b+0x72>
 800df12:	9a01      	ldr	r2, [sp, #4]
 800df14:	f1c0 0320 	rsb	r3, r0, #32
 800df18:	fa02 f303 	lsl.w	r3, r2, r3
 800df1c:	430b      	orrs	r3, r1
 800df1e:	40c2      	lsrs	r2, r0
 800df20:	617b      	str	r3, [r7, #20]
 800df22:	9201      	str	r2, [sp, #4]
 800df24:	9b01      	ldr	r3, [sp, #4]
 800df26:	61bb      	str	r3, [r7, #24]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	bf14      	ite	ne
 800df2c:	2102      	movne	r1, #2
 800df2e:	2101      	moveq	r1, #1
 800df30:	6139      	str	r1, [r7, #16]
 800df32:	b1c4      	cbz	r4, 800df66 <__d2b+0x88>
 800df34:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800df38:	4404      	add	r4, r0
 800df3a:	6034      	str	r4, [r6, #0]
 800df3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800df40:	6028      	str	r0, [r5, #0]
 800df42:	4638      	mov	r0, r7
 800df44:	b003      	add	sp, #12
 800df46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df4e:	e7d5      	b.n	800defc <__d2b+0x1e>
 800df50:	6179      	str	r1, [r7, #20]
 800df52:	e7e7      	b.n	800df24 <__d2b+0x46>
 800df54:	a801      	add	r0, sp, #4
 800df56:	f7ff fddb 	bl	800db10 <__lo0bits>
 800df5a:	9b01      	ldr	r3, [sp, #4]
 800df5c:	617b      	str	r3, [r7, #20]
 800df5e:	2101      	movs	r1, #1
 800df60:	6139      	str	r1, [r7, #16]
 800df62:	3020      	adds	r0, #32
 800df64:	e7e5      	b.n	800df32 <__d2b+0x54>
 800df66:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800df6a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800df6e:	6030      	str	r0, [r6, #0]
 800df70:	6918      	ldr	r0, [r3, #16]
 800df72:	f7ff fdae 	bl	800dad2 <__hi0bits>
 800df76:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800df7a:	e7e1      	b.n	800df40 <__d2b+0x62>

0800df7c <_calloc_r>:
 800df7c:	b538      	push	{r3, r4, r5, lr}
 800df7e:	fb02 f401 	mul.w	r4, r2, r1
 800df82:	4621      	mov	r1, r4
 800df84:	f000 f856 	bl	800e034 <_malloc_r>
 800df88:	4605      	mov	r5, r0
 800df8a:	b118      	cbz	r0, 800df94 <_calloc_r+0x18>
 800df8c:	4622      	mov	r2, r4
 800df8e:	2100      	movs	r1, #0
 800df90:	f7fd ff34 	bl	800bdfc <memset>
 800df94:	4628      	mov	r0, r5
 800df96:	bd38      	pop	{r3, r4, r5, pc}

0800df98 <_free_r>:
 800df98:	b538      	push	{r3, r4, r5, lr}
 800df9a:	4605      	mov	r5, r0
 800df9c:	2900      	cmp	r1, #0
 800df9e:	d045      	beq.n	800e02c <_free_r+0x94>
 800dfa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfa4:	1f0c      	subs	r4, r1, #4
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	bfb8      	it	lt
 800dfaa:	18e4      	addlt	r4, r4, r3
 800dfac:	f000 fa98 	bl	800e4e0 <__malloc_lock>
 800dfb0:	4a1f      	ldr	r2, [pc, #124]	; (800e030 <_free_r+0x98>)
 800dfb2:	6813      	ldr	r3, [r2, #0]
 800dfb4:	4610      	mov	r0, r2
 800dfb6:	b933      	cbnz	r3, 800dfc6 <_free_r+0x2e>
 800dfb8:	6063      	str	r3, [r4, #4]
 800dfba:	6014      	str	r4, [r2, #0]
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dfc2:	f000 ba8e 	b.w	800e4e2 <__malloc_unlock>
 800dfc6:	42a3      	cmp	r3, r4
 800dfc8:	d90c      	bls.n	800dfe4 <_free_r+0x4c>
 800dfca:	6821      	ldr	r1, [r4, #0]
 800dfcc:	1862      	adds	r2, r4, r1
 800dfce:	4293      	cmp	r3, r2
 800dfd0:	bf04      	itt	eq
 800dfd2:	681a      	ldreq	r2, [r3, #0]
 800dfd4:	685b      	ldreq	r3, [r3, #4]
 800dfd6:	6063      	str	r3, [r4, #4]
 800dfd8:	bf04      	itt	eq
 800dfda:	1852      	addeq	r2, r2, r1
 800dfdc:	6022      	streq	r2, [r4, #0]
 800dfde:	6004      	str	r4, [r0, #0]
 800dfe0:	e7ec      	b.n	800dfbc <_free_r+0x24>
 800dfe2:	4613      	mov	r3, r2
 800dfe4:	685a      	ldr	r2, [r3, #4]
 800dfe6:	b10a      	cbz	r2, 800dfec <_free_r+0x54>
 800dfe8:	42a2      	cmp	r2, r4
 800dfea:	d9fa      	bls.n	800dfe2 <_free_r+0x4a>
 800dfec:	6819      	ldr	r1, [r3, #0]
 800dfee:	1858      	adds	r0, r3, r1
 800dff0:	42a0      	cmp	r0, r4
 800dff2:	d10b      	bne.n	800e00c <_free_r+0x74>
 800dff4:	6820      	ldr	r0, [r4, #0]
 800dff6:	4401      	add	r1, r0
 800dff8:	1858      	adds	r0, r3, r1
 800dffa:	4282      	cmp	r2, r0
 800dffc:	6019      	str	r1, [r3, #0]
 800dffe:	d1dd      	bne.n	800dfbc <_free_r+0x24>
 800e000:	6810      	ldr	r0, [r2, #0]
 800e002:	6852      	ldr	r2, [r2, #4]
 800e004:	605a      	str	r2, [r3, #4]
 800e006:	4401      	add	r1, r0
 800e008:	6019      	str	r1, [r3, #0]
 800e00a:	e7d7      	b.n	800dfbc <_free_r+0x24>
 800e00c:	d902      	bls.n	800e014 <_free_r+0x7c>
 800e00e:	230c      	movs	r3, #12
 800e010:	602b      	str	r3, [r5, #0]
 800e012:	e7d3      	b.n	800dfbc <_free_r+0x24>
 800e014:	6820      	ldr	r0, [r4, #0]
 800e016:	1821      	adds	r1, r4, r0
 800e018:	428a      	cmp	r2, r1
 800e01a:	bf04      	itt	eq
 800e01c:	6811      	ldreq	r1, [r2, #0]
 800e01e:	6852      	ldreq	r2, [r2, #4]
 800e020:	6062      	str	r2, [r4, #4]
 800e022:	bf04      	itt	eq
 800e024:	1809      	addeq	r1, r1, r0
 800e026:	6021      	streq	r1, [r4, #0]
 800e028:	605c      	str	r4, [r3, #4]
 800e02a:	e7c7      	b.n	800dfbc <_free_r+0x24>
 800e02c:	bd38      	pop	{r3, r4, r5, pc}
 800e02e:	bf00      	nop
 800e030:	20000228 	.word	0x20000228

0800e034 <_malloc_r>:
 800e034:	b570      	push	{r4, r5, r6, lr}
 800e036:	1ccd      	adds	r5, r1, #3
 800e038:	f025 0503 	bic.w	r5, r5, #3
 800e03c:	3508      	adds	r5, #8
 800e03e:	2d0c      	cmp	r5, #12
 800e040:	bf38      	it	cc
 800e042:	250c      	movcc	r5, #12
 800e044:	2d00      	cmp	r5, #0
 800e046:	4606      	mov	r6, r0
 800e048:	db01      	blt.n	800e04e <_malloc_r+0x1a>
 800e04a:	42a9      	cmp	r1, r5
 800e04c:	d903      	bls.n	800e056 <_malloc_r+0x22>
 800e04e:	230c      	movs	r3, #12
 800e050:	6033      	str	r3, [r6, #0]
 800e052:	2000      	movs	r0, #0
 800e054:	bd70      	pop	{r4, r5, r6, pc}
 800e056:	f000 fa43 	bl	800e4e0 <__malloc_lock>
 800e05a:	4a21      	ldr	r2, [pc, #132]	; (800e0e0 <_malloc_r+0xac>)
 800e05c:	6814      	ldr	r4, [r2, #0]
 800e05e:	4621      	mov	r1, r4
 800e060:	b991      	cbnz	r1, 800e088 <_malloc_r+0x54>
 800e062:	4c20      	ldr	r4, [pc, #128]	; (800e0e4 <_malloc_r+0xb0>)
 800e064:	6823      	ldr	r3, [r4, #0]
 800e066:	b91b      	cbnz	r3, 800e070 <_malloc_r+0x3c>
 800e068:	4630      	mov	r0, r6
 800e06a:	f000 f97d 	bl	800e368 <_sbrk_r>
 800e06e:	6020      	str	r0, [r4, #0]
 800e070:	4629      	mov	r1, r5
 800e072:	4630      	mov	r0, r6
 800e074:	f000 f978 	bl	800e368 <_sbrk_r>
 800e078:	1c43      	adds	r3, r0, #1
 800e07a:	d124      	bne.n	800e0c6 <_malloc_r+0x92>
 800e07c:	230c      	movs	r3, #12
 800e07e:	6033      	str	r3, [r6, #0]
 800e080:	4630      	mov	r0, r6
 800e082:	f000 fa2e 	bl	800e4e2 <__malloc_unlock>
 800e086:	e7e4      	b.n	800e052 <_malloc_r+0x1e>
 800e088:	680b      	ldr	r3, [r1, #0]
 800e08a:	1b5b      	subs	r3, r3, r5
 800e08c:	d418      	bmi.n	800e0c0 <_malloc_r+0x8c>
 800e08e:	2b0b      	cmp	r3, #11
 800e090:	d90f      	bls.n	800e0b2 <_malloc_r+0x7e>
 800e092:	600b      	str	r3, [r1, #0]
 800e094:	50cd      	str	r5, [r1, r3]
 800e096:	18cc      	adds	r4, r1, r3
 800e098:	4630      	mov	r0, r6
 800e09a:	f000 fa22 	bl	800e4e2 <__malloc_unlock>
 800e09e:	f104 000b 	add.w	r0, r4, #11
 800e0a2:	1d23      	adds	r3, r4, #4
 800e0a4:	f020 0007 	bic.w	r0, r0, #7
 800e0a8:	1ac3      	subs	r3, r0, r3
 800e0aa:	d0d3      	beq.n	800e054 <_malloc_r+0x20>
 800e0ac:	425a      	negs	r2, r3
 800e0ae:	50e2      	str	r2, [r4, r3]
 800e0b0:	e7d0      	b.n	800e054 <_malloc_r+0x20>
 800e0b2:	428c      	cmp	r4, r1
 800e0b4:	684b      	ldr	r3, [r1, #4]
 800e0b6:	bf16      	itet	ne
 800e0b8:	6063      	strne	r3, [r4, #4]
 800e0ba:	6013      	streq	r3, [r2, #0]
 800e0bc:	460c      	movne	r4, r1
 800e0be:	e7eb      	b.n	800e098 <_malloc_r+0x64>
 800e0c0:	460c      	mov	r4, r1
 800e0c2:	6849      	ldr	r1, [r1, #4]
 800e0c4:	e7cc      	b.n	800e060 <_malloc_r+0x2c>
 800e0c6:	1cc4      	adds	r4, r0, #3
 800e0c8:	f024 0403 	bic.w	r4, r4, #3
 800e0cc:	42a0      	cmp	r0, r4
 800e0ce:	d005      	beq.n	800e0dc <_malloc_r+0xa8>
 800e0d0:	1a21      	subs	r1, r4, r0
 800e0d2:	4630      	mov	r0, r6
 800e0d4:	f000 f948 	bl	800e368 <_sbrk_r>
 800e0d8:	3001      	adds	r0, #1
 800e0da:	d0cf      	beq.n	800e07c <_malloc_r+0x48>
 800e0dc:	6025      	str	r5, [r4, #0]
 800e0de:	e7db      	b.n	800e098 <_malloc_r+0x64>
 800e0e0:	20000228 	.word	0x20000228
 800e0e4:	2000022c 	.word	0x2000022c

0800e0e8 <__sfputc_r>:
 800e0e8:	6893      	ldr	r3, [r2, #8]
 800e0ea:	3b01      	subs	r3, #1
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	b410      	push	{r4}
 800e0f0:	6093      	str	r3, [r2, #8]
 800e0f2:	da08      	bge.n	800e106 <__sfputc_r+0x1e>
 800e0f4:	6994      	ldr	r4, [r2, #24]
 800e0f6:	42a3      	cmp	r3, r4
 800e0f8:	db01      	blt.n	800e0fe <__sfputc_r+0x16>
 800e0fa:	290a      	cmp	r1, #10
 800e0fc:	d103      	bne.n	800e106 <__sfputc_r+0x1e>
 800e0fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e102:	f7fe bb5b 	b.w	800c7bc <__swbuf_r>
 800e106:	6813      	ldr	r3, [r2, #0]
 800e108:	1c58      	adds	r0, r3, #1
 800e10a:	6010      	str	r0, [r2, #0]
 800e10c:	7019      	strb	r1, [r3, #0]
 800e10e:	4608      	mov	r0, r1
 800e110:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e114:	4770      	bx	lr

0800e116 <__sfputs_r>:
 800e116:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e118:	4606      	mov	r6, r0
 800e11a:	460f      	mov	r7, r1
 800e11c:	4614      	mov	r4, r2
 800e11e:	18d5      	adds	r5, r2, r3
 800e120:	42ac      	cmp	r4, r5
 800e122:	d101      	bne.n	800e128 <__sfputs_r+0x12>
 800e124:	2000      	movs	r0, #0
 800e126:	e007      	b.n	800e138 <__sfputs_r+0x22>
 800e128:	463a      	mov	r2, r7
 800e12a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e12e:	4630      	mov	r0, r6
 800e130:	f7ff ffda 	bl	800e0e8 <__sfputc_r>
 800e134:	1c43      	adds	r3, r0, #1
 800e136:	d1f3      	bne.n	800e120 <__sfputs_r+0xa>
 800e138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e13c <_vfiprintf_r>:
 800e13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e140:	460c      	mov	r4, r1
 800e142:	b09d      	sub	sp, #116	; 0x74
 800e144:	4617      	mov	r7, r2
 800e146:	461d      	mov	r5, r3
 800e148:	4606      	mov	r6, r0
 800e14a:	b118      	cbz	r0, 800e154 <_vfiprintf_r+0x18>
 800e14c:	6983      	ldr	r3, [r0, #24]
 800e14e:	b90b      	cbnz	r3, 800e154 <_vfiprintf_r+0x18>
 800e150:	f7ff fb2a 	bl	800d7a8 <__sinit>
 800e154:	4b7c      	ldr	r3, [pc, #496]	; (800e348 <_vfiprintf_r+0x20c>)
 800e156:	429c      	cmp	r4, r3
 800e158:	d158      	bne.n	800e20c <_vfiprintf_r+0xd0>
 800e15a:	6874      	ldr	r4, [r6, #4]
 800e15c:	89a3      	ldrh	r3, [r4, #12]
 800e15e:	0718      	lsls	r0, r3, #28
 800e160:	d55e      	bpl.n	800e220 <_vfiprintf_r+0xe4>
 800e162:	6923      	ldr	r3, [r4, #16]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d05b      	beq.n	800e220 <_vfiprintf_r+0xe4>
 800e168:	2300      	movs	r3, #0
 800e16a:	9309      	str	r3, [sp, #36]	; 0x24
 800e16c:	2320      	movs	r3, #32
 800e16e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e172:	2330      	movs	r3, #48	; 0x30
 800e174:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e178:	9503      	str	r5, [sp, #12]
 800e17a:	f04f 0b01 	mov.w	fp, #1
 800e17e:	46b8      	mov	r8, r7
 800e180:	4645      	mov	r5, r8
 800e182:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e186:	b10b      	cbz	r3, 800e18c <_vfiprintf_r+0x50>
 800e188:	2b25      	cmp	r3, #37	; 0x25
 800e18a:	d154      	bne.n	800e236 <_vfiprintf_r+0xfa>
 800e18c:	ebb8 0a07 	subs.w	sl, r8, r7
 800e190:	d00b      	beq.n	800e1aa <_vfiprintf_r+0x6e>
 800e192:	4653      	mov	r3, sl
 800e194:	463a      	mov	r2, r7
 800e196:	4621      	mov	r1, r4
 800e198:	4630      	mov	r0, r6
 800e19a:	f7ff ffbc 	bl	800e116 <__sfputs_r>
 800e19e:	3001      	adds	r0, #1
 800e1a0:	f000 80c2 	beq.w	800e328 <_vfiprintf_r+0x1ec>
 800e1a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1a6:	4453      	add	r3, sl
 800e1a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e1aa:	f898 3000 	ldrb.w	r3, [r8]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	f000 80ba 	beq.w	800e328 <_vfiprintf_r+0x1ec>
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e1ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1be:	9304      	str	r3, [sp, #16]
 800e1c0:	9307      	str	r3, [sp, #28]
 800e1c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e1c6:	931a      	str	r3, [sp, #104]	; 0x68
 800e1c8:	46a8      	mov	r8, r5
 800e1ca:	2205      	movs	r2, #5
 800e1cc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e1d0:	485e      	ldr	r0, [pc, #376]	; (800e34c <_vfiprintf_r+0x210>)
 800e1d2:	f7f2 f805 	bl	80001e0 <memchr>
 800e1d6:	9b04      	ldr	r3, [sp, #16]
 800e1d8:	bb78      	cbnz	r0, 800e23a <_vfiprintf_r+0xfe>
 800e1da:	06d9      	lsls	r1, r3, #27
 800e1dc:	bf44      	itt	mi
 800e1de:	2220      	movmi	r2, #32
 800e1e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e1e4:	071a      	lsls	r2, r3, #28
 800e1e6:	bf44      	itt	mi
 800e1e8:	222b      	movmi	r2, #43	; 0x2b
 800e1ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e1ee:	782a      	ldrb	r2, [r5, #0]
 800e1f0:	2a2a      	cmp	r2, #42	; 0x2a
 800e1f2:	d02a      	beq.n	800e24a <_vfiprintf_r+0x10e>
 800e1f4:	9a07      	ldr	r2, [sp, #28]
 800e1f6:	46a8      	mov	r8, r5
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	250a      	movs	r5, #10
 800e1fc:	4641      	mov	r1, r8
 800e1fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e202:	3b30      	subs	r3, #48	; 0x30
 800e204:	2b09      	cmp	r3, #9
 800e206:	d969      	bls.n	800e2dc <_vfiprintf_r+0x1a0>
 800e208:	b360      	cbz	r0, 800e264 <_vfiprintf_r+0x128>
 800e20a:	e024      	b.n	800e256 <_vfiprintf_r+0x11a>
 800e20c:	4b50      	ldr	r3, [pc, #320]	; (800e350 <_vfiprintf_r+0x214>)
 800e20e:	429c      	cmp	r4, r3
 800e210:	d101      	bne.n	800e216 <_vfiprintf_r+0xda>
 800e212:	68b4      	ldr	r4, [r6, #8]
 800e214:	e7a2      	b.n	800e15c <_vfiprintf_r+0x20>
 800e216:	4b4f      	ldr	r3, [pc, #316]	; (800e354 <_vfiprintf_r+0x218>)
 800e218:	429c      	cmp	r4, r3
 800e21a:	bf08      	it	eq
 800e21c:	68f4      	ldreq	r4, [r6, #12]
 800e21e:	e79d      	b.n	800e15c <_vfiprintf_r+0x20>
 800e220:	4621      	mov	r1, r4
 800e222:	4630      	mov	r0, r6
 800e224:	f7fe fb1c 	bl	800c860 <__swsetup_r>
 800e228:	2800      	cmp	r0, #0
 800e22a:	d09d      	beq.n	800e168 <_vfiprintf_r+0x2c>
 800e22c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e230:	b01d      	add	sp, #116	; 0x74
 800e232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e236:	46a8      	mov	r8, r5
 800e238:	e7a2      	b.n	800e180 <_vfiprintf_r+0x44>
 800e23a:	4a44      	ldr	r2, [pc, #272]	; (800e34c <_vfiprintf_r+0x210>)
 800e23c:	1a80      	subs	r0, r0, r2
 800e23e:	fa0b f000 	lsl.w	r0, fp, r0
 800e242:	4318      	orrs	r0, r3
 800e244:	9004      	str	r0, [sp, #16]
 800e246:	4645      	mov	r5, r8
 800e248:	e7be      	b.n	800e1c8 <_vfiprintf_r+0x8c>
 800e24a:	9a03      	ldr	r2, [sp, #12]
 800e24c:	1d11      	adds	r1, r2, #4
 800e24e:	6812      	ldr	r2, [r2, #0]
 800e250:	9103      	str	r1, [sp, #12]
 800e252:	2a00      	cmp	r2, #0
 800e254:	db01      	blt.n	800e25a <_vfiprintf_r+0x11e>
 800e256:	9207      	str	r2, [sp, #28]
 800e258:	e004      	b.n	800e264 <_vfiprintf_r+0x128>
 800e25a:	4252      	negs	r2, r2
 800e25c:	f043 0302 	orr.w	r3, r3, #2
 800e260:	9207      	str	r2, [sp, #28]
 800e262:	9304      	str	r3, [sp, #16]
 800e264:	f898 3000 	ldrb.w	r3, [r8]
 800e268:	2b2e      	cmp	r3, #46	; 0x2e
 800e26a:	d10e      	bne.n	800e28a <_vfiprintf_r+0x14e>
 800e26c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e270:	2b2a      	cmp	r3, #42	; 0x2a
 800e272:	d138      	bne.n	800e2e6 <_vfiprintf_r+0x1aa>
 800e274:	9b03      	ldr	r3, [sp, #12]
 800e276:	1d1a      	adds	r2, r3, #4
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	9203      	str	r2, [sp, #12]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	bfb8      	it	lt
 800e280:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e284:	f108 0802 	add.w	r8, r8, #2
 800e288:	9305      	str	r3, [sp, #20]
 800e28a:	4d33      	ldr	r5, [pc, #204]	; (800e358 <_vfiprintf_r+0x21c>)
 800e28c:	f898 1000 	ldrb.w	r1, [r8]
 800e290:	2203      	movs	r2, #3
 800e292:	4628      	mov	r0, r5
 800e294:	f7f1 ffa4 	bl	80001e0 <memchr>
 800e298:	b140      	cbz	r0, 800e2ac <_vfiprintf_r+0x170>
 800e29a:	2340      	movs	r3, #64	; 0x40
 800e29c:	1b40      	subs	r0, r0, r5
 800e29e:	fa03 f000 	lsl.w	r0, r3, r0
 800e2a2:	9b04      	ldr	r3, [sp, #16]
 800e2a4:	4303      	orrs	r3, r0
 800e2a6:	f108 0801 	add.w	r8, r8, #1
 800e2aa:	9304      	str	r3, [sp, #16]
 800e2ac:	f898 1000 	ldrb.w	r1, [r8]
 800e2b0:	482a      	ldr	r0, [pc, #168]	; (800e35c <_vfiprintf_r+0x220>)
 800e2b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e2b6:	2206      	movs	r2, #6
 800e2b8:	f108 0701 	add.w	r7, r8, #1
 800e2bc:	f7f1 ff90 	bl	80001e0 <memchr>
 800e2c0:	2800      	cmp	r0, #0
 800e2c2:	d037      	beq.n	800e334 <_vfiprintf_r+0x1f8>
 800e2c4:	4b26      	ldr	r3, [pc, #152]	; (800e360 <_vfiprintf_r+0x224>)
 800e2c6:	bb1b      	cbnz	r3, 800e310 <_vfiprintf_r+0x1d4>
 800e2c8:	9b03      	ldr	r3, [sp, #12]
 800e2ca:	3307      	adds	r3, #7
 800e2cc:	f023 0307 	bic.w	r3, r3, #7
 800e2d0:	3308      	adds	r3, #8
 800e2d2:	9303      	str	r3, [sp, #12]
 800e2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2d6:	444b      	add	r3, r9
 800e2d8:	9309      	str	r3, [sp, #36]	; 0x24
 800e2da:	e750      	b.n	800e17e <_vfiprintf_r+0x42>
 800e2dc:	fb05 3202 	mla	r2, r5, r2, r3
 800e2e0:	2001      	movs	r0, #1
 800e2e2:	4688      	mov	r8, r1
 800e2e4:	e78a      	b.n	800e1fc <_vfiprintf_r+0xc0>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	f108 0801 	add.w	r8, r8, #1
 800e2ec:	9305      	str	r3, [sp, #20]
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	250a      	movs	r5, #10
 800e2f2:	4640      	mov	r0, r8
 800e2f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2f8:	3a30      	subs	r2, #48	; 0x30
 800e2fa:	2a09      	cmp	r2, #9
 800e2fc:	d903      	bls.n	800e306 <_vfiprintf_r+0x1ca>
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d0c3      	beq.n	800e28a <_vfiprintf_r+0x14e>
 800e302:	9105      	str	r1, [sp, #20]
 800e304:	e7c1      	b.n	800e28a <_vfiprintf_r+0x14e>
 800e306:	fb05 2101 	mla	r1, r5, r1, r2
 800e30a:	2301      	movs	r3, #1
 800e30c:	4680      	mov	r8, r0
 800e30e:	e7f0      	b.n	800e2f2 <_vfiprintf_r+0x1b6>
 800e310:	ab03      	add	r3, sp, #12
 800e312:	9300      	str	r3, [sp, #0]
 800e314:	4622      	mov	r2, r4
 800e316:	4b13      	ldr	r3, [pc, #76]	; (800e364 <_vfiprintf_r+0x228>)
 800e318:	a904      	add	r1, sp, #16
 800e31a:	4630      	mov	r0, r6
 800e31c:	f7fd fe0a 	bl	800bf34 <_printf_float>
 800e320:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800e324:	4681      	mov	r9, r0
 800e326:	d1d5      	bne.n	800e2d4 <_vfiprintf_r+0x198>
 800e328:	89a3      	ldrh	r3, [r4, #12]
 800e32a:	065b      	lsls	r3, r3, #25
 800e32c:	f53f af7e 	bmi.w	800e22c <_vfiprintf_r+0xf0>
 800e330:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e332:	e77d      	b.n	800e230 <_vfiprintf_r+0xf4>
 800e334:	ab03      	add	r3, sp, #12
 800e336:	9300      	str	r3, [sp, #0]
 800e338:	4622      	mov	r2, r4
 800e33a:	4b0a      	ldr	r3, [pc, #40]	; (800e364 <_vfiprintf_r+0x228>)
 800e33c:	a904      	add	r1, sp, #16
 800e33e:	4630      	mov	r0, r6
 800e340:	f7fe f8ae 	bl	800c4a0 <_printf_i>
 800e344:	e7ec      	b.n	800e320 <_vfiprintf_r+0x1e4>
 800e346:	bf00      	nop
 800e348:	0800f988 	.word	0x0800f988
 800e34c:	0800fac4 	.word	0x0800fac4
 800e350:	0800f9a8 	.word	0x0800f9a8
 800e354:	0800f968 	.word	0x0800f968
 800e358:	0800faca 	.word	0x0800faca
 800e35c:	0800face 	.word	0x0800face
 800e360:	0800bf35 	.word	0x0800bf35
 800e364:	0800e117 	.word	0x0800e117

0800e368 <_sbrk_r>:
 800e368:	b538      	push	{r3, r4, r5, lr}
 800e36a:	4c06      	ldr	r4, [pc, #24]	; (800e384 <_sbrk_r+0x1c>)
 800e36c:	2300      	movs	r3, #0
 800e36e:	4605      	mov	r5, r0
 800e370:	4608      	mov	r0, r1
 800e372:	6023      	str	r3, [r4, #0]
 800e374:	f7f8 f862 	bl	800643c <_sbrk>
 800e378:	1c43      	adds	r3, r0, #1
 800e37a:	d102      	bne.n	800e382 <_sbrk_r+0x1a>
 800e37c:	6823      	ldr	r3, [r4, #0]
 800e37e:	b103      	cbz	r3, 800e382 <_sbrk_r+0x1a>
 800e380:	602b      	str	r3, [r5, #0]
 800e382:	bd38      	pop	{r3, r4, r5, pc}
 800e384:	200006cc 	.word	0x200006cc

0800e388 <__sread>:
 800e388:	b510      	push	{r4, lr}
 800e38a:	460c      	mov	r4, r1
 800e38c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e390:	f000 f8a8 	bl	800e4e4 <_read_r>
 800e394:	2800      	cmp	r0, #0
 800e396:	bfab      	itete	ge
 800e398:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e39a:	89a3      	ldrhlt	r3, [r4, #12]
 800e39c:	181b      	addge	r3, r3, r0
 800e39e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e3a2:	bfac      	ite	ge
 800e3a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800e3a6:	81a3      	strhlt	r3, [r4, #12]
 800e3a8:	bd10      	pop	{r4, pc}

0800e3aa <__swrite>:
 800e3aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ae:	461f      	mov	r7, r3
 800e3b0:	898b      	ldrh	r3, [r1, #12]
 800e3b2:	05db      	lsls	r3, r3, #23
 800e3b4:	4605      	mov	r5, r0
 800e3b6:	460c      	mov	r4, r1
 800e3b8:	4616      	mov	r6, r2
 800e3ba:	d505      	bpl.n	800e3c8 <__swrite+0x1e>
 800e3bc:	2302      	movs	r3, #2
 800e3be:	2200      	movs	r2, #0
 800e3c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3c4:	f000 f868 	bl	800e498 <_lseek_r>
 800e3c8:	89a3      	ldrh	r3, [r4, #12]
 800e3ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e3d2:	81a3      	strh	r3, [r4, #12]
 800e3d4:	4632      	mov	r2, r6
 800e3d6:	463b      	mov	r3, r7
 800e3d8:	4628      	mov	r0, r5
 800e3da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3de:	f000 b817 	b.w	800e410 <_write_r>

0800e3e2 <__sseek>:
 800e3e2:	b510      	push	{r4, lr}
 800e3e4:	460c      	mov	r4, r1
 800e3e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3ea:	f000 f855 	bl	800e498 <_lseek_r>
 800e3ee:	1c43      	adds	r3, r0, #1
 800e3f0:	89a3      	ldrh	r3, [r4, #12]
 800e3f2:	bf15      	itete	ne
 800e3f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e3f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e3fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e3fe:	81a3      	strheq	r3, [r4, #12]
 800e400:	bf18      	it	ne
 800e402:	81a3      	strhne	r3, [r4, #12]
 800e404:	bd10      	pop	{r4, pc}

0800e406 <__sclose>:
 800e406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e40a:	f000 b813 	b.w	800e434 <_close_r>
	...

0800e410 <_write_r>:
 800e410:	b538      	push	{r3, r4, r5, lr}
 800e412:	4c07      	ldr	r4, [pc, #28]	; (800e430 <_write_r+0x20>)
 800e414:	4605      	mov	r5, r0
 800e416:	4608      	mov	r0, r1
 800e418:	4611      	mov	r1, r2
 800e41a:	2200      	movs	r2, #0
 800e41c:	6022      	str	r2, [r4, #0]
 800e41e:	461a      	mov	r2, r3
 800e420:	f7f5 fbda 	bl	8003bd8 <_write>
 800e424:	1c43      	adds	r3, r0, #1
 800e426:	d102      	bne.n	800e42e <_write_r+0x1e>
 800e428:	6823      	ldr	r3, [r4, #0]
 800e42a:	b103      	cbz	r3, 800e42e <_write_r+0x1e>
 800e42c:	602b      	str	r3, [r5, #0]
 800e42e:	bd38      	pop	{r3, r4, r5, pc}
 800e430:	200006cc 	.word	0x200006cc

0800e434 <_close_r>:
 800e434:	b538      	push	{r3, r4, r5, lr}
 800e436:	4c06      	ldr	r4, [pc, #24]	; (800e450 <_close_r+0x1c>)
 800e438:	2300      	movs	r3, #0
 800e43a:	4605      	mov	r5, r0
 800e43c:	4608      	mov	r0, r1
 800e43e:	6023      	str	r3, [r4, #0]
 800e440:	f7f7 ffc7 	bl	80063d2 <_close>
 800e444:	1c43      	adds	r3, r0, #1
 800e446:	d102      	bne.n	800e44e <_close_r+0x1a>
 800e448:	6823      	ldr	r3, [r4, #0]
 800e44a:	b103      	cbz	r3, 800e44e <_close_r+0x1a>
 800e44c:	602b      	str	r3, [r5, #0]
 800e44e:	bd38      	pop	{r3, r4, r5, pc}
 800e450:	200006cc 	.word	0x200006cc

0800e454 <_fstat_r>:
 800e454:	b538      	push	{r3, r4, r5, lr}
 800e456:	4c07      	ldr	r4, [pc, #28]	; (800e474 <_fstat_r+0x20>)
 800e458:	2300      	movs	r3, #0
 800e45a:	4605      	mov	r5, r0
 800e45c:	4608      	mov	r0, r1
 800e45e:	4611      	mov	r1, r2
 800e460:	6023      	str	r3, [r4, #0]
 800e462:	f7f7 ffc2 	bl	80063ea <_fstat>
 800e466:	1c43      	adds	r3, r0, #1
 800e468:	d102      	bne.n	800e470 <_fstat_r+0x1c>
 800e46a:	6823      	ldr	r3, [r4, #0]
 800e46c:	b103      	cbz	r3, 800e470 <_fstat_r+0x1c>
 800e46e:	602b      	str	r3, [r5, #0]
 800e470:	bd38      	pop	{r3, r4, r5, pc}
 800e472:	bf00      	nop
 800e474:	200006cc 	.word	0x200006cc

0800e478 <_isatty_r>:
 800e478:	b538      	push	{r3, r4, r5, lr}
 800e47a:	4c06      	ldr	r4, [pc, #24]	; (800e494 <_isatty_r+0x1c>)
 800e47c:	2300      	movs	r3, #0
 800e47e:	4605      	mov	r5, r0
 800e480:	4608      	mov	r0, r1
 800e482:	6023      	str	r3, [r4, #0]
 800e484:	f7f7 ffc1 	bl	800640a <_isatty>
 800e488:	1c43      	adds	r3, r0, #1
 800e48a:	d102      	bne.n	800e492 <_isatty_r+0x1a>
 800e48c:	6823      	ldr	r3, [r4, #0]
 800e48e:	b103      	cbz	r3, 800e492 <_isatty_r+0x1a>
 800e490:	602b      	str	r3, [r5, #0]
 800e492:	bd38      	pop	{r3, r4, r5, pc}
 800e494:	200006cc 	.word	0x200006cc

0800e498 <_lseek_r>:
 800e498:	b538      	push	{r3, r4, r5, lr}
 800e49a:	4c07      	ldr	r4, [pc, #28]	; (800e4b8 <_lseek_r+0x20>)
 800e49c:	4605      	mov	r5, r0
 800e49e:	4608      	mov	r0, r1
 800e4a0:	4611      	mov	r1, r2
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	6022      	str	r2, [r4, #0]
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	f7f7 ffba 	bl	8006420 <_lseek>
 800e4ac:	1c43      	adds	r3, r0, #1
 800e4ae:	d102      	bne.n	800e4b6 <_lseek_r+0x1e>
 800e4b0:	6823      	ldr	r3, [r4, #0]
 800e4b2:	b103      	cbz	r3, 800e4b6 <_lseek_r+0x1e>
 800e4b4:	602b      	str	r3, [r5, #0]
 800e4b6:	bd38      	pop	{r3, r4, r5, pc}
 800e4b8:	200006cc 	.word	0x200006cc

0800e4bc <__ascii_mbtowc>:
 800e4bc:	b082      	sub	sp, #8
 800e4be:	b901      	cbnz	r1, 800e4c2 <__ascii_mbtowc+0x6>
 800e4c0:	a901      	add	r1, sp, #4
 800e4c2:	b142      	cbz	r2, 800e4d6 <__ascii_mbtowc+0x1a>
 800e4c4:	b14b      	cbz	r3, 800e4da <__ascii_mbtowc+0x1e>
 800e4c6:	7813      	ldrb	r3, [r2, #0]
 800e4c8:	600b      	str	r3, [r1, #0]
 800e4ca:	7812      	ldrb	r2, [r2, #0]
 800e4cc:	1c10      	adds	r0, r2, #0
 800e4ce:	bf18      	it	ne
 800e4d0:	2001      	movne	r0, #1
 800e4d2:	b002      	add	sp, #8
 800e4d4:	4770      	bx	lr
 800e4d6:	4610      	mov	r0, r2
 800e4d8:	e7fb      	b.n	800e4d2 <__ascii_mbtowc+0x16>
 800e4da:	f06f 0001 	mvn.w	r0, #1
 800e4de:	e7f8      	b.n	800e4d2 <__ascii_mbtowc+0x16>

0800e4e0 <__malloc_lock>:
 800e4e0:	4770      	bx	lr

0800e4e2 <__malloc_unlock>:
 800e4e2:	4770      	bx	lr

0800e4e4 <_read_r>:
 800e4e4:	b538      	push	{r3, r4, r5, lr}
 800e4e6:	4c07      	ldr	r4, [pc, #28]	; (800e504 <_read_r+0x20>)
 800e4e8:	4605      	mov	r5, r0
 800e4ea:	4608      	mov	r0, r1
 800e4ec:	4611      	mov	r1, r2
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	6022      	str	r2, [r4, #0]
 800e4f2:	461a      	mov	r2, r3
 800e4f4:	f7f7 ff50 	bl	8006398 <_read>
 800e4f8:	1c43      	adds	r3, r0, #1
 800e4fa:	d102      	bne.n	800e502 <_read_r+0x1e>
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	b103      	cbz	r3, 800e502 <_read_r+0x1e>
 800e500:	602b      	str	r3, [r5, #0]
 800e502:	bd38      	pop	{r3, r4, r5, pc}
 800e504:	200006cc 	.word	0x200006cc

0800e508 <__ascii_wctomb>:
 800e508:	b149      	cbz	r1, 800e51e <__ascii_wctomb+0x16>
 800e50a:	2aff      	cmp	r2, #255	; 0xff
 800e50c:	bf85      	ittet	hi
 800e50e:	238a      	movhi	r3, #138	; 0x8a
 800e510:	6003      	strhi	r3, [r0, #0]
 800e512:	700a      	strbls	r2, [r1, #0]
 800e514:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e518:	bf98      	it	ls
 800e51a:	2001      	movls	r0, #1
 800e51c:	4770      	bx	lr
 800e51e:	4608      	mov	r0, r1
 800e520:	4770      	bx	lr
	...

0800e524 <asinf>:
 800e524:	b510      	push	{r4, lr}
 800e526:	ed2d 8b02 	vpush	{d8}
 800e52a:	4c27      	ldr	r4, [pc, #156]	; (800e5c8 <asinf+0xa4>)
 800e52c:	b08a      	sub	sp, #40	; 0x28
 800e52e:	eeb0 8a40 	vmov.f32	s16, s0
 800e532:	f000 f9b5 	bl	800e8a0 <__ieee754_asinf>
 800e536:	f994 3000 	ldrsb.w	r3, [r4]
 800e53a:	3301      	adds	r3, #1
 800e53c:	eef0 8a40 	vmov.f32	s17, s0
 800e540:	d03c      	beq.n	800e5bc <asinf+0x98>
 800e542:	eeb4 8a48 	vcmp.f32	s16, s16
 800e546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e54a:	d637      	bvs.n	800e5bc <asinf+0x98>
 800e54c:	eeb0 0a48 	vmov.f32	s0, s16
 800e550:	f000 fede 	bl	800f310 <fabsf>
 800e554:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800e558:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800e55c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e560:	dd2c      	ble.n	800e5bc <asinf+0x98>
 800e562:	2301      	movs	r3, #1
 800e564:	9300      	str	r3, [sp, #0]
 800e566:	4b19      	ldr	r3, [pc, #100]	; (800e5cc <asinf+0xa8>)
 800e568:	9301      	str	r3, [sp, #4]
 800e56a:	ee18 0a10 	vmov	r0, s16
 800e56e:	2300      	movs	r3, #0
 800e570:	9308      	str	r3, [sp, #32]
 800e572:	f7f1 ffe9 	bl	8000548 <__aeabi_f2d>
 800e576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e57a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e57e:	4814      	ldr	r0, [pc, #80]	; (800e5d0 <asinf+0xac>)
 800e580:	f000 fdea 	bl	800f158 <nan>
 800e584:	f994 3000 	ldrsb.w	r3, [r4]
 800e588:	2b02      	cmp	r3, #2
 800e58a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800e58e:	d104      	bne.n	800e59a <asinf+0x76>
 800e590:	f7fd fc0a 	bl	800bda8 <__errno>
 800e594:	2321      	movs	r3, #33	; 0x21
 800e596:	6003      	str	r3, [r0, #0]
 800e598:	e004      	b.n	800e5a4 <asinf+0x80>
 800e59a:	4668      	mov	r0, sp
 800e59c:	f000 fdd9 	bl	800f152 <matherr>
 800e5a0:	2800      	cmp	r0, #0
 800e5a2:	d0f5      	beq.n	800e590 <asinf+0x6c>
 800e5a4:	9b08      	ldr	r3, [sp, #32]
 800e5a6:	b11b      	cbz	r3, 800e5b0 <asinf+0x8c>
 800e5a8:	f7fd fbfe 	bl	800bda8 <__errno>
 800e5ac:	9b08      	ldr	r3, [sp, #32]
 800e5ae:	6003      	str	r3, [r0, #0]
 800e5b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5b4:	f7f2 faf8 	bl	8000ba8 <__aeabi_d2f>
 800e5b8:	ee08 0a90 	vmov	s17, r0
 800e5bc:	eeb0 0a68 	vmov.f32	s0, s17
 800e5c0:	b00a      	add	sp, #40	; 0x28
 800e5c2:	ecbd 8b02 	vpop	{d8}
 800e5c6:	bd10      	pop	{r4, pc}
 800e5c8:	200001e0 	.word	0x200001e0
 800e5cc:	0800fbe0 	.word	0x0800fbe0
 800e5d0:	0800fac9 	.word	0x0800fac9

0800e5d4 <atan2f>:
 800e5d4:	f000 ba4c 	b.w	800ea70 <__ieee754_atan2f>

0800e5d8 <powf>:
 800e5d8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800e5dc:	ed2d 8b04 	vpush	{d8-d9}
 800e5e0:	4ca7      	ldr	r4, [pc, #668]	; (800e880 <powf+0x2a8>)
 800e5e2:	b08a      	sub	sp, #40	; 0x28
 800e5e4:	eef0 8a40 	vmov.f32	s17, s0
 800e5e8:	eeb0 8a60 	vmov.f32	s16, s1
 800e5ec:	f000 faee 	bl	800ebcc <__ieee754_powf>
 800e5f0:	f994 5000 	ldrsb.w	r5, [r4]
 800e5f4:	1c6b      	adds	r3, r5, #1
 800e5f6:	eeb0 9a40 	vmov.f32	s18, s0
 800e5fa:	4626      	mov	r6, r4
 800e5fc:	d05f      	beq.n	800e6be <powf+0xe6>
 800e5fe:	eeb4 8a48 	vcmp.f32	s16, s16
 800e602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e606:	d65a      	bvs.n	800e6be <powf+0xe6>
 800e608:	eef4 8a68 	vcmp.f32	s17, s17
 800e60c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e610:	d721      	bvc.n	800e656 <powf+0x7e>
 800e612:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e61a:	d150      	bne.n	800e6be <powf+0xe6>
 800e61c:	2301      	movs	r3, #1
 800e61e:	9300      	str	r3, [sp, #0]
 800e620:	4b98      	ldr	r3, [pc, #608]	; (800e884 <powf+0x2ac>)
 800e622:	9301      	str	r3, [sp, #4]
 800e624:	ee18 0a90 	vmov	r0, s17
 800e628:	2300      	movs	r3, #0
 800e62a:	9308      	str	r3, [sp, #32]
 800e62c:	f7f1 ff8c 	bl	8000548 <__aeabi_f2d>
 800e630:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e634:	ee18 0a10 	vmov	r0, s16
 800e638:	f7f1 ff86 	bl	8000548 <__aeabi_f2d>
 800e63c:	4b92      	ldr	r3, [pc, #584]	; (800e888 <powf+0x2b0>)
 800e63e:	2200      	movs	r2, #0
 800e640:	2d02      	cmp	r5, #2
 800e642:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e646:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e64a:	d032      	beq.n	800e6b2 <powf+0xda>
 800e64c:	4668      	mov	r0, sp
 800e64e:	f000 fd80 	bl	800f152 <matherr>
 800e652:	bb40      	cbnz	r0, 800e6a6 <powf+0xce>
 800e654:	e065      	b.n	800e722 <powf+0x14a>
 800e656:	eddf 9a8d 	vldr	s19, [pc, #564]	; 800e88c <powf+0x2b4>
 800e65a:	eef4 8a69 	vcmp.f32	s17, s19
 800e65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e662:	d163      	bne.n	800e72c <powf+0x154>
 800e664:	eeb4 8a69 	vcmp.f32	s16, s19
 800e668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e66c:	d12e      	bne.n	800e6cc <powf+0xf4>
 800e66e:	2301      	movs	r3, #1
 800e670:	9300      	str	r3, [sp, #0]
 800e672:	4b84      	ldr	r3, [pc, #528]	; (800e884 <powf+0x2ac>)
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	ee18 0a90 	vmov	r0, s17
 800e67a:	2300      	movs	r3, #0
 800e67c:	9308      	str	r3, [sp, #32]
 800e67e:	f7f1 ff63 	bl	8000548 <__aeabi_f2d>
 800e682:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e686:	ee18 0a10 	vmov	r0, s16
 800e68a:	f7f1 ff5d 	bl	8000548 <__aeabi_f2d>
 800e68e:	2200      	movs	r2, #0
 800e690:	2300      	movs	r3, #0
 800e692:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e696:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e69a:	2d00      	cmp	r5, #0
 800e69c:	d0d6      	beq.n	800e64c <powf+0x74>
 800e69e:	4b7a      	ldr	r3, [pc, #488]	; (800e888 <powf+0x2b0>)
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e6a6:	9b08      	ldr	r3, [sp, #32]
 800e6a8:	b11b      	cbz	r3, 800e6b2 <powf+0xda>
 800e6aa:	f7fd fb7d 	bl	800bda8 <__errno>
 800e6ae:	9b08      	ldr	r3, [sp, #32]
 800e6b0:	6003      	str	r3, [r0, #0]
 800e6b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6b6:	f7f2 fa77 	bl	8000ba8 <__aeabi_d2f>
 800e6ba:	ee09 0a10 	vmov	s18, r0
 800e6be:	eeb0 0a49 	vmov.f32	s0, s18
 800e6c2:	b00a      	add	sp, #40	; 0x28
 800e6c4:	ecbd 8b04 	vpop	{d8-d9}
 800e6c8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e6cc:	eeb0 0a48 	vmov.f32	s0, s16
 800e6d0:	f000 fe25 	bl	800f31e <finitef>
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d0f2      	beq.n	800e6be <powf+0xe6>
 800e6d8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e6dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6e0:	d5ed      	bpl.n	800e6be <powf+0xe6>
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	4b67      	ldr	r3, [pc, #412]	; (800e884 <powf+0x2ac>)
 800e6e8:	9301      	str	r3, [sp, #4]
 800e6ea:	ee18 0a90 	vmov	r0, s17
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	9308      	str	r3, [sp, #32]
 800e6f2:	f7f1 ff29 	bl	8000548 <__aeabi_f2d>
 800e6f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e6fa:	ee18 0a10 	vmov	r0, s16
 800e6fe:	f7f1 ff23 	bl	8000548 <__aeabi_f2d>
 800e702:	f994 3000 	ldrsb.w	r3, [r4]
 800e706:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e70a:	b923      	cbnz	r3, 800e716 <powf+0x13e>
 800e70c:	2200      	movs	r2, #0
 800e70e:	2300      	movs	r3, #0
 800e710:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e714:	e79a      	b.n	800e64c <powf+0x74>
 800e716:	495e      	ldr	r1, [pc, #376]	; (800e890 <powf+0x2b8>)
 800e718:	2000      	movs	r0, #0
 800e71a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e71e:	2b02      	cmp	r3, #2
 800e720:	d194      	bne.n	800e64c <powf+0x74>
 800e722:	f7fd fb41 	bl	800bda8 <__errno>
 800e726:	2321      	movs	r3, #33	; 0x21
 800e728:	6003      	str	r3, [r0, #0]
 800e72a:	e7bc      	b.n	800e6a6 <powf+0xce>
 800e72c:	f000 fdf7 	bl	800f31e <finitef>
 800e730:	4605      	mov	r5, r0
 800e732:	2800      	cmp	r0, #0
 800e734:	d173      	bne.n	800e81e <powf+0x246>
 800e736:	eeb0 0a68 	vmov.f32	s0, s17
 800e73a:	f000 fdf0 	bl	800f31e <finitef>
 800e73e:	2800      	cmp	r0, #0
 800e740:	d06d      	beq.n	800e81e <powf+0x246>
 800e742:	eeb0 0a48 	vmov.f32	s0, s16
 800e746:	f000 fdea 	bl	800f31e <finitef>
 800e74a:	2800      	cmp	r0, #0
 800e74c:	d067      	beq.n	800e81e <powf+0x246>
 800e74e:	ee18 0a90 	vmov	r0, s17
 800e752:	f7f1 fef9 	bl	8000548 <__aeabi_f2d>
 800e756:	4680      	mov	r8, r0
 800e758:	ee18 0a10 	vmov	r0, s16
 800e75c:	4689      	mov	r9, r1
 800e75e:	f7f1 fef3 	bl	8000548 <__aeabi_f2d>
 800e762:	eeb4 9a49 	vcmp.f32	s18, s18
 800e766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e76a:	f994 4000 	ldrsb.w	r4, [r4]
 800e76e:	4b45      	ldr	r3, [pc, #276]	; (800e884 <powf+0x2ac>)
 800e770:	d713      	bvc.n	800e79a <powf+0x1c2>
 800e772:	2201      	movs	r2, #1
 800e774:	e9cd 2300 	strd	r2, r3, [sp]
 800e778:	9508      	str	r5, [sp, #32]
 800e77a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e77e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e782:	2c00      	cmp	r4, #0
 800e784:	d0c2      	beq.n	800e70c <powf+0x134>
 800e786:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 800e78a:	ee17 0a90 	vmov	r0, s15
 800e78e:	f7f1 fedb 	bl	8000548 <__aeabi_f2d>
 800e792:	2c02      	cmp	r4, #2
 800e794:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e798:	e7c2      	b.n	800e720 <powf+0x148>
 800e79a:	2203      	movs	r2, #3
 800e79c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e7a0:	e9cd 2300 	strd	r2, r3, [sp]
 800e7a4:	9508      	str	r5, [sp, #32]
 800e7a6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800e7aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e7ae:	ee28 8a27 	vmul.f32	s16, s16, s15
 800e7b2:	b9fc      	cbnz	r4, 800e7f4 <powf+0x21c>
 800e7b4:	4b37      	ldr	r3, [pc, #220]	; (800e894 <powf+0x2bc>)
 800e7b6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800e7ba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e7be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e7c6:	d553      	bpl.n	800e870 <powf+0x298>
 800e7c8:	eeb0 0a48 	vmov.f32	s0, s16
 800e7cc:	f000 fdb8 	bl	800f340 <rintf>
 800e7d0:	eeb4 0a48 	vcmp.f32	s0, s16
 800e7d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e7d8:	d004      	beq.n	800e7e4 <powf+0x20c>
 800e7da:	4b2f      	ldr	r3, [pc, #188]	; (800e898 <powf+0x2c0>)
 800e7dc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800e7e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e7e4:	f996 3000 	ldrsb.w	r3, [r6]
 800e7e8:	2b02      	cmp	r3, #2
 800e7ea:	d141      	bne.n	800e870 <powf+0x298>
 800e7ec:	f7fd fadc 	bl	800bda8 <__errno>
 800e7f0:	2322      	movs	r3, #34	; 0x22
 800e7f2:	e799      	b.n	800e728 <powf+0x150>
 800e7f4:	4b29      	ldr	r3, [pc, #164]	; (800e89c <powf+0x2c4>)
 800e7f6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800e7fa:	2200      	movs	r2, #0
 800e7fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e800:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e804:	d5ee      	bpl.n	800e7e4 <powf+0x20c>
 800e806:	eeb0 0a48 	vmov.f32	s0, s16
 800e80a:	f000 fd99 	bl	800f340 <rintf>
 800e80e:	eeb4 0a48 	vcmp.f32	s0, s16
 800e812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e816:	d0e5      	beq.n	800e7e4 <powf+0x20c>
 800e818:	2200      	movs	r2, #0
 800e81a:	4b1d      	ldr	r3, [pc, #116]	; (800e890 <powf+0x2b8>)
 800e81c:	e7e0      	b.n	800e7e0 <powf+0x208>
 800e81e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e826:	f47f af4a 	bne.w	800e6be <powf+0xe6>
 800e82a:	eeb0 0a68 	vmov.f32	s0, s17
 800e82e:	f000 fd76 	bl	800f31e <finitef>
 800e832:	2800      	cmp	r0, #0
 800e834:	f43f af43 	beq.w	800e6be <powf+0xe6>
 800e838:	eeb0 0a48 	vmov.f32	s0, s16
 800e83c:	f000 fd6f 	bl	800f31e <finitef>
 800e840:	2800      	cmp	r0, #0
 800e842:	f43f af3c 	beq.w	800e6be <powf+0xe6>
 800e846:	2304      	movs	r3, #4
 800e848:	9300      	str	r3, [sp, #0]
 800e84a:	4b0e      	ldr	r3, [pc, #56]	; (800e884 <powf+0x2ac>)
 800e84c:	9301      	str	r3, [sp, #4]
 800e84e:	ee18 0a90 	vmov	r0, s17
 800e852:	2300      	movs	r3, #0
 800e854:	9308      	str	r3, [sp, #32]
 800e856:	f7f1 fe77 	bl	8000548 <__aeabi_f2d>
 800e85a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e85e:	ee18 0a10 	vmov	r0, s16
 800e862:	f7f1 fe71 	bl	8000548 <__aeabi_f2d>
 800e866:	2200      	movs	r2, #0
 800e868:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e86c:	2300      	movs	r3, #0
 800e86e:	e7b7      	b.n	800e7e0 <powf+0x208>
 800e870:	4668      	mov	r0, sp
 800e872:	f000 fc6e 	bl	800f152 <matherr>
 800e876:	2800      	cmp	r0, #0
 800e878:	f47f af15 	bne.w	800e6a6 <powf+0xce>
 800e87c:	e7b6      	b.n	800e7ec <powf+0x214>
 800e87e:	bf00      	nop
 800e880:	200001e0 	.word	0x200001e0
 800e884:	0800fbe6 	.word	0x0800fbe6
 800e888:	3ff00000 	.word	0x3ff00000
 800e88c:	00000000 	.word	0x00000000
 800e890:	fff00000 	.word	0xfff00000
 800e894:	47efffff 	.word	0x47efffff
 800e898:	c7efffff 	.word	0xc7efffff
 800e89c:	7ff00000 	.word	0x7ff00000

0800e8a0 <__ieee754_asinf>:
 800e8a0:	b538      	push	{r3, r4, r5, lr}
 800e8a2:	ee10 5a10 	vmov	r5, s0
 800e8a6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800e8aa:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800e8ae:	ed2d 8b04 	vpush	{d8-d9}
 800e8b2:	d10c      	bne.n	800e8ce <__ieee754_asinf+0x2e>
 800e8b4:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800ea30 <__ieee754_asinf+0x190>
 800e8b8:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800ea34 <__ieee754_asinf+0x194>
 800e8bc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e8c0:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e8c4:	eeb0 0a67 	vmov.f32	s0, s15
 800e8c8:	ecbd 8b04 	vpop	{d8-d9}
 800e8cc:	bd38      	pop	{r3, r4, r5, pc}
 800e8ce:	dd04      	ble.n	800e8da <__ieee754_asinf+0x3a>
 800e8d0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e8d4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e8d8:	e7f6      	b.n	800e8c8 <__ieee754_asinf+0x28>
 800e8da:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800e8de:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800e8e2:	da0b      	bge.n	800e8fc <__ieee754_asinf+0x5c>
 800e8e4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800e8e8:	da52      	bge.n	800e990 <__ieee754_asinf+0xf0>
 800e8ea:	eddf 7a53 	vldr	s15, [pc, #332]	; 800ea38 <__ieee754_asinf+0x198>
 800e8ee:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e8f2:	eef4 7ae8 	vcmpe.f32	s15, s17
 800e8f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8fa:	dce5      	bgt.n	800e8c8 <__ieee754_asinf+0x28>
 800e8fc:	f000 fd08 	bl	800f310 <fabsf>
 800e900:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800e904:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800e908:	ee20 8a08 	vmul.f32	s16, s0, s16
 800e90c:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800ea3c <__ieee754_asinf+0x19c>
 800e910:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800ea40 <__ieee754_asinf+0x1a0>
 800e914:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 800ea44 <__ieee754_asinf+0x1a4>
 800e918:	eea8 7a27 	vfma.f32	s14, s16, s15
 800e91c:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800ea48 <__ieee754_asinf+0x1a8>
 800e920:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e924:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800ea4c <__ieee754_asinf+0x1ac>
 800e928:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e92c:	eddf 7a48 	vldr	s15, [pc, #288]	; 800ea50 <__ieee754_asinf+0x1b0>
 800e930:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e934:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800ea54 <__ieee754_asinf+0x1b4>
 800e938:	eea7 9a88 	vfma.f32	s18, s15, s16
 800e93c:	eddf 7a46 	vldr	s15, [pc, #280]	; 800ea58 <__ieee754_asinf+0x1b8>
 800e940:	eee8 7a07 	vfma.f32	s15, s16, s14
 800e944:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800ea5c <__ieee754_asinf+0x1bc>
 800e948:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e94c:	eddf 7a44 	vldr	s15, [pc, #272]	; 800ea60 <__ieee754_asinf+0x1c0>
 800e950:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e954:	eeb0 0a48 	vmov.f32	s0, s16
 800e958:	eee7 8a88 	vfma.f32	s17, s15, s16
 800e95c:	f000 fbf6 	bl	800f14c <__ieee754_sqrtf>
 800e960:	4b40      	ldr	r3, [pc, #256]	; (800ea64 <__ieee754_asinf+0x1c4>)
 800e962:	ee29 9a08 	vmul.f32	s18, s18, s16
 800e966:	429c      	cmp	r4, r3
 800e968:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800e96c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800e970:	dd3d      	ble.n	800e9ee <__ieee754_asinf+0x14e>
 800e972:	eea0 0a06 	vfma.f32	s0, s0, s12
 800e976:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800ea68 <__ieee754_asinf+0x1c8>
 800e97a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e97e:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800ea34 <__ieee754_asinf+0x194>
 800e982:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e986:	2d00      	cmp	r5, #0
 800e988:	bfd8      	it	le
 800e98a:	eeb1 0a40 	vnegle.f32	s0, s0
 800e98e:	e79b      	b.n	800e8c8 <__ieee754_asinf+0x28>
 800e990:	ee60 7a00 	vmul.f32	s15, s0, s0
 800e994:	eddf 6a29 	vldr	s13, [pc, #164]	; 800ea3c <__ieee754_asinf+0x19c>
 800e998:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800ea40 <__ieee754_asinf+0x1a0>
 800e99c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800ea54 <__ieee754_asinf+0x1b4>
 800e9a0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e9a4:	eddf 6a28 	vldr	s13, [pc, #160]	; 800ea48 <__ieee754_asinf+0x1a8>
 800e9a8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e9ac:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800ea4c <__ieee754_asinf+0x1ac>
 800e9b0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e9b4:	eddf 6a26 	vldr	s13, [pc, #152]	; 800ea50 <__ieee754_asinf+0x1b0>
 800e9b8:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e9bc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800ea44 <__ieee754_asinf+0x1a4>
 800e9c0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e9c4:	eddf 6a24 	vldr	s13, [pc, #144]	; 800ea58 <__ieee754_asinf+0x1b8>
 800e9c8:	eee7 6a86 	vfma.f32	s13, s15, s12
 800e9cc:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800ea5c <__ieee754_asinf+0x1bc>
 800e9d0:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800e9d4:	eddf 6a22 	vldr	s13, [pc, #136]	; 800ea60 <__ieee754_asinf+0x1c0>
 800e9d8:	eee6 6a27 	vfma.f32	s13, s12, s15
 800e9dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e9e0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800e9e4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800e9e8:	eea0 0a27 	vfma.f32	s0, s0, s15
 800e9ec:	e76c      	b.n	800e8c8 <__ieee754_asinf+0x28>
 800e9ee:	ee10 3a10 	vmov	r3, s0
 800e9f2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e9f6:	f023 030f 	bic.w	r3, r3, #15
 800e9fa:	ee07 3a90 	vmov	s15, r3
 800e9fe:	eef1 6a67 	vneg.f32	s13, s15
 800ea02:	eea6 8aa7 	vfma.f32	s16, s13, s15
 800ea06:	ee70 5a00 	vadd.f32	s11, s0, s0
 800ea0a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ea0e:	eddf 7a08 	vldr	s15, [pc, #32]	; 800ea30 <__ieee754_asinf+0x190>
 800ea12:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800ea16:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800ea6c <__ieee754_asinf+0x1cc>
 800ea1a:	eee5 7a47 	vfms.f32	s15, s10, s14
 800ea1e:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800ea22:	eeb0 6a40 	vmov.f32	s12, s0
 800ea26:	eea6 6a87 	vfma.f32	s12, s13, s14
 800ea2a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800ea2e:	e7a8      	b.n	800e982 <__ieee754_asinf+0xe2>
 800ea30:	b33bbd2e 	.word	0xb33bbd2e
 800ea34:	3fc90fdb 	.word	0x3fc90fdb
 800ea38:	7149f2ca 	.word	0x7149f2ca
 800ea3c:	3811ef08 	.word	0x3811ef08
 800ea40:	3a4f7f04 	.word	0x3a4f7f04
 800ea44:	3e2aaaab 	.word	0x3e2aaaab
 800ea48:	bd241146 	.word	0xbd241146
 800ea4c:	3e4e0aa8 	.word	0x3e4e0aa8
 800ea50:	bea6b090 	.word	0xbea6b090
 800ea54:	3d9dc62e 	.word	0x3d9dc62e
 800ea58:	bf303361 	.word	0xbf303361
 800ea5c:	4001572d 	.word	0x4001572d
 800ea60:	c019d139 	.word	0xc019d139
 800ea64:	3f799999 	.word	0x3f799999
 800ea68:	333bbd2e 	.word	0x333bbd2e
 800ea6c:	3f490fdb 	.word	0x3f490fdb

0800ea70 <__ieee754_atan2f>:
 800ea70:	ee10 2a90 	vmov	r2, s1
 800ea74:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800ea78:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ea7c:	b510      	push	{r4, lr}
 800ea7e:	eef0 7a40 	vmov.f32	s15, s0
 800ea82:	dc06      	bgt.n	800ea92 <__ieee754_atan2f+0x22>
 800ea84:	ee10 0a10 	vmov	r0, s0
 800ea88:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ea8c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ea90:	dd04      	ble.n	800ea9c <__ieee754_atan2f+0x2c>
 800ea92:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ea96:	eeb0 0a67 	vmov.f32	s0, s15
 800ea9a:	bd10      	pop	{r4, pc}
 800ea9c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800eaa0:	d103      	bne.n	800eaaa <__ieee754_atan2f+0x3a>
 800eaa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eaa6:	f000 bb5f 	b.w	800f168 <atanf>
 800eaaa:	1794      	asrs	r4, r2, #30
 800eaac:	f004 0402 	and.w	r4, r4, #2
 800eab0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800eab4:	b943      	cbnz	r3, 800eac8 <__ieee754_atan2f+0x58>
 800eab6:	2c02      	cmp	r4, #2
 800eab8:	d06e      	beq.n	800eb98 <__ieee754_atan2f+0x128>
 800eaba:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800eba0 <__ieee754_atan2f+0x130>
 800eabe:	2c03      	cmp	r4, #3
 800eac0:	bf08      	it	eq
 800eac2:	eef0 7a47 	vmoveq.f32	s15, s14
 800eac6:	e7e6      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eac8:	b941      	cbnz	r1, 800eadc <__ieee754_atan2f+0x6c>
 800eaca:	eddf 7a36 	vldr	s15, [pc, #216]	; 800eba4 <__ieee754_atan2f+0x134>
 800eace:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800eba8 <__ieee754_atan2f+0x138>
 800ead2:	2800      	cmp	r0, #0
 800ead4:	bfb8      	it	lt
 800ead6:	eef0 7a47 	vmovlt.f32	s15, s14
 800eada:	e7dc      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eadc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800eae0:	d122      	bne.n	800eb28 <__ieee754_atan2f+0xb8>
 800eae2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800eae6:	d112      	bne.n	800eb0e <__ieee754_atan2f+0x9e>
 800eae8:	2c02      	cmp	r4, #2
 800eaea:	d00a      	beq.n	800eb02 <__ieee754_atan2f+0x92>
 800eaec:	2c03      	cmp	r4, #3
 800eaee:	d00b      	beq.n	800eb08 <__ieee754_atan2f+0x98>
 800eaf0:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800ebac <__ieee754_atan2f+0x13c>
 800eaf4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800ebb0 <__ieee754_atan2f+0x140>
 800eaf8:	2c01      	cmp	r4, #1
 800eafa:	bf18      	it	ne
 800eafc:	eef0 7a47 	vmovne.f32	s15, s14
 800eb00:	e7c9      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb02:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800ebb4 <__ieee754_atan2f+0x144>
 800eb06:	e7c6      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb08:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800ebb8 <__ieee754_atan2f+0x148>
 800eb0c:	e7c3      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb0e:	2c02      	cmp	r4, #2
 800eb10:	d042      	beq.n	800eb98 <__ieee754_atan2f+0x128>
 800eb12:	2c03      	cmp	r4, #3
 800eb14:	d005      	beq.n	800eb22 <__ieee754_atan2f+0xb2>
 800eb16:	2c01      	cmp	r4, #1
 800eb18:	eddf 7a28 	vldr	s15, [pc, #160]	; 800ebbc <__ieee754_atan2f+0x14c>
 800eb1c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800ebc0 <__ieee754_atan2f+0x150>
 800eb20:	e7eb      	b.n	800eafa <__ieee754_atan2f+0x8a>
 800eb22:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800eba0 <__ieee754_atan2f+0x130>
 800eb26:	e7b6      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb28:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800eb2c:	d0cd      	beq.n	800eaca <__ieee754_atan2f+0x5a>
 800eb2e:	1a5b      	subs	r3, r3, r1
 800eb30:	15db      	asrs	r3, r3, #23
 800eb32:	2b3c      	cmp	r3, #60	; 0x3c
 800eb34:	dc1a      	bgt.n	800eb6c <__ieee754_atan2f+0xfc>
 800eb36:	2a00      	cmp	r2, #0
 800eb38:	da01      	bge.n	800eb3e <__ieee754_atan2f+0xce>
 800eb3a:	333c      	adds	r3, #60	; 0x3c
 800eb3c:	db19      	blt.n	800eb72 <__ieee754_atan2f+0x102>
 800eb3e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800eb42:	f000 fbe5 	bl	800f310 <fabsf>
 800eb46:	f000 fb0f 	bl	800f168 <atanf>
 800eb4a:	eef0 7a40 	vmov.f32	s15, s0
 800eb4e:	2c01      	cmp	r4, #1
 800eb50:	d012      	beq.n	800eb78 <__ieee754_atan2f+0x108>
 800eb52:	2c02      	cmp	r4, #2
 800eb54:	d017      	beq.n	800eb86 <__ieee754_atan2f+0x116>
 800eb56:	2c00      	cmp	r4, #0
 800eb58:	d09d      	beq.n	800ea96 <__ieee754_atan2f+0x26>
 800eb5a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800ebc4 <__ieee754_atan2f+0x154>
 800eb5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb62:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800ebc8 <__ieee754_atan2f+0x158>
 800eb66:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb6a:	e794      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb6c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800eba4 <__ieee754_atan2f+0x134>
 800eb70:	e7ed      	b.n	800eb4e <__ieee754_atan2f+0xde>
 800eb72:	eddf 7a13 	vldr	s15, [pc, #76]	; 800ebc0 <__ieee754_atan2f+0x150>
 800eb76:	e7ea      	b.n	800eb4e <__ieee754_atan2f+0xde>
 800eb78:	ee17 3a90 	vmov	r3, s15
 800eb7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800eb80:	ee07 3a90 	vmov	s15, r3
 800eb84:	e787      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb86:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800ebc4 <__ieee754_atan2f+0x154>
 800eb8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb8e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800ebc8 <__ieee754_atan2f+0x158>
 800eb92:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb96:	e77e      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb98:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800ebc8 <__ieee754_atan2f+0x158>
 800eb9c:	e77b      	b.n	800ea96 <__ieee754_atan2f+0x26>
 800eb9e:	bf00      	nop
 800eba0:	c0490fdb 	.word	0xc0490fdb
 800eba4:	3fc90fdb 	.word	0x3fc90fdb
 800eba8:	bfc90fdb 	.word	0xbfc90fdb
 800ebac:	bf490fdb 	.word	0xbf490fdb
 800ebb0:	3f490fdb 	.word	0x3f490fdb
 800ebb4:	4016cbe4 	.word	0x4016cbe4
 800ebb8:	c016cbe4 	.word	0xc016cbe4
 800ebbc:	80000000 	.word	0x80000000
 800ebc0:	00000000 	.word	0x00000000
 800ebc4:	33bbbd2e 	.word	0x33bbbd2e
 800ebc8:	40490fdb 	.word	0x40490fdb

0800ebcc <__ieee754_powf>:
 800ebcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebd0:	ee10 5a90 	vmov	r5, s1
 800ebd4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800ebd8:	ed2d 8b02 	vpush	{d8}
 800ebdc:	eeb0 8a40 	vmov.f32	s16, s0
 800ebe0:	eef0 8a60 	vmov.f32	s17, s1
 800ebe4:	f000 8293 	beq.w	800f10e <__ieee754_powf+0x542>
 800ebe8:	ee10 8a10 	vmov	r8, s0
 800ebec:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800ebf0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800ebf4:	dc06      	bgt.n	800ec04 <__ieee754_powf+0x38>
 800ebf6:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800ebfa:	dd0a      	ble.n	800ec12 <__ieee754_powf+0x46>
 800ebfc:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800ec00:	f000 8285 	beq.w	800f10e <__ieee754_powf+0x542>
 800ec04:	ecbd 8b02 	vpop	{d8}
 800ec08:	48d9      	ldr	r0, [pc, #868]	; (800ef70 <__ieee754_powf+0x3a4>)
 800ec0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0e:	f000 bb91 	b.w	800f334 <nanf>
 800ec12:	f1b8 0f00 	cmp.w	r8, #0
 800ec16:	da1d      	bge.n	800ec54 <__ieee754_powf+0x88>
 800ec18:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 800ec1c:	da2c      	bge.n	800ec78 <__ieee754_powf+0xac>
 800ec1e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800ec22:	db30      	blt.n	800ec86 <__ieee754_powf+0xba>
 800ec24:	15fb      	asrs	r3, r7, #23
 800ec26:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800ec2a:	fa47 f603 	asr.w	r6, r7, r3
 800ec2e:	fa06 f303 	lsl.w	r3, r6, r3
 800ec32:	42bb      	cmp	r3, r7
 800ec34:	d127      	bne.n	800ec86 <__ieee754_powf+0xba>
 800ec36:	f006 0601 	and.w	r6, r6, #1
 800ec3a:	f1c6 0602 	rsb	r6, r6, #2
 800ec3e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800ec42:	d122      	bne.n	800ec8a <__ieee754_powf+0xbe>
 800ec44:	2d00      	cmp	r5, #0
 800ec46:	f280 8268 	bge.w	800f11a <__ieee754_powf+0x54e>
 800ec4a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ec4e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800ec52:	e00d      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ec54:	2600      	movs	r6, #0
 800ec56:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800ec5a:	d1f0      	bne.n	800ec3e <__ieee754_powf+0x72>
 800ec5c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800ec60:	f000 8255 	beq.w	800f10e <__ieee754_powf+0x542>
 800ec64:	dd0a      	ble.n	800ec7c <__ieee754_powf+0xb0>
 800ec66:	2d00      	cmp	r5, #0
 800ec68:	f280 8254 	bge.w	800f114 <__ieee754_powf+0x548>
 800ec6c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800ef74 <__ieee754_powf+0x3a8>
 800ec70:	ecbd 8b02 	vpop	{d8}
 800ec74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec78:	2602      	movs	r6, #2
 800ec7a:	e7ec      	b.n	800ec56 <__ieee754_powf+0x8a>
 800ec7c:	2d00      	cmp	r5, #0
 800ec7e:	daf5      	bge.n	800ec6c <__ieee754_powf+0xa0>
 800ec80:	eeb1 0a68 	vneg.f32	s0, s17
 800ec84:	e7f4      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ec86:	2600      	movs	r6, #0
 800ec88:	e7d9      	b.n	800ec3e <__ieee754_powf+0x72>
 800ec8a:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800ec8e:	d102      	bne.n	800ec96 <__ieee754_powf+0xca>
 800ec90:	ee28 0a08 	vmul.f32	s0, s16, s16
 800ec94:	e7ec      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ec96:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800ec9a:	eeb0 0a48 	vmov.f32	s0, s16
 800ec9e:	d108      	bne.n	800ecb2 <__ieee754_powf+0xe6>
 800eca0:	f1b8 0f00 	cmp.w	r8, #0
 800eca4:	db05      	blt.n	800ecb2 <__ieee754_powf+0xe6>
 800eca6:	ecbd 8b02 	vpop	{d8}
 800ecaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ecae:	f000 ba4d 	b.w	800f14c <__ieee754_sqrtf>
 800ecb2:	f000 fb2d 	bl	800f310 <fabsf>
 800ecb6:	b124      	cbz	r4, 800ecc2 <__ieee754_powf+0xf6>
 800ecb8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 800ecbc:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800ecc0:	d117      	bne.n	800ecf2 <__ieee754_powf+0x126>
 800ecc2:	2d00      	cmp	r5, #0
 800ecc4:	bfbc      	itt	lt
 800ecc6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800ecca:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800ecce:	f1b8 0f00 	cmp.w	r8, #0
 800ecd2:	dacd      	bge.n	800ec70 <__ieee754_powf+0xa4>
 800ecd4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800ecd8:	ea54 0306 	orrs.w	r3, r4, r6
 800ecdc:	d104      	bne.n	800ece8 <__ieee754_powf+0x11c>
 800ecde:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ece2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ece6:	e7c3      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ece8:	2e01      	cmp	r6, #1
 800ecea:	d1c1      	bne.n	800ec70 <__ieee754_powf+0xa4>
 800ecec:	eeb1 0a40 	vneg.f32	s0, s0
 800ecf0:	e7be      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ecf2:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800ecf6:	3801      	subs	r0, #1
 800ecf8:	ea56 0300 	orrs.w	r3, r6, r0
 800ecfc:	d104      	bne.n	800ed08 <__ieee754_powf+0x13c>
 800ecfe:	ee38 8a48 	vsub.f32	s16, s16, s16
 800ed02:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800ed06:	e7b3      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ed08:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 800ed0c:	dd6d      	ble.n	800edea <__ieee754_powf+0x21e>
 800ed0e:	4b9a      	ldr	r3, [pc, #616]	; (800ef78 <__ieee754_powf+0x3ac>)
 800ed10:	429c      	cmp	r4, r3
 800ed12:	dc06      	bgt.n	800ed22 <__ieee754_powf+0x156>
 800ed14:	2d00      	cmp	r5, #0
 800ed16:	daa9      	bge.n	800ec6c <__ieee754_powf+0xa0>
 800ed18:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800ef7c <__ieee754_powf+0x3b0>
 800ed1c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ed20:	e7a6      	b.n	800ec70 <__ieee754_powf+0xa4>
 800ed22:	4b97      	ldr	r3, [pc, #604]	; (800ef80 <__ieee754_powf+0x3b4>)
 800ed24:	429c      	cmp	r4, r3
 800ed26:	dd02      	ble.n	800ed2e <__ieee754_powf+0x162>
 800ed28:	2d00      	cmp	r5, #0
 800ed2a:	dcf5      	bgt.n	800ed18 <__ieee754_powf+0x14c>
 800ed2c:	e79e      	b.n	800ec6c <__ieee754_powf+0xa0>
 800ed2e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ed32:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed36:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800ef84 <__ieee754_powf+0x3b8>
 800ed3a:	eef1 6a40 	vneg.f32	s13, s0
 800ed3e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800ed42:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800ed46:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ed4a:	eee7 7a40 	vfms.f32	s15, s14, s0
 800ed4e:	ee60 0a00 	vmul.f32	s1, s0, s0
 800ed52:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800ef88 <__ieee754_powf+0x3bc>
 800ed56:	ee67 0aa0 	vmul.f32	s1, s15, s1
 800ed5a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800ef8c <__ieee754_powf+0x3c0>
 800ed5e:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 800ed62:	eee0 7a07 	vfma.f32	s15, s0, s14
 800ed66:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800ef90 <__ieee754_powf+0x3c4>
 800ed6a:	eeb0 6a67 	vmov.f32	s12, s15
 800ed6e:	eea0 6a07 	vfma.f32	s12, s0, s14
 800ed72:	ee16 3a10 	vmov	r3, s12
 800ed76:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ed7a:	f023 030f 	bic.w	r3, r3, #15
 800ed7e:	ee00 3a90 	vmov	s1, r3
 800ed82:	eee6 0a87 	vfma.f32	s1, s13, s14
 800ed86:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ed8a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 800ed8e:	f025 050f 	bic.w	r5, r5, #15
 800ed92:	ee07 5a10 	vmov	s14, r5
 800ed96:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800ed9a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800ed9e:	ee07 3a90 	vmov	s15, r3
 800eda2:	eee7 0a27 	vfma.f32	s1, s14, s15
 800eda6:	3e01      	subs	r6, #1
 800eda8:	ea56 0200 	orrs.w	r2, r6, r0
 800edac:	ee07 5a10 	vmov	s14, r5
 800edb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800edb4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800edb8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800edbc:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800edc0:	ee17 4a10 	vmov	r4, s14
 800edc4:	bf08      	it	eq
 800edc6:	eeb0 8a40 	vmoveq.f32	s16, s0
 800edca:	2c00      	cmp	r4, #0
 800edcc:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800edd0:	f340 8184 	ble.w	800f0dc <__ieee754_powf+0x510>
 800edd4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800edd8:	f340 80fc 	ble.w	800efd4 <__ieee754_powf+0x408>
 800eddc:	eddf 7a67 	vldr	s15, [pc, #412]	; 800ef7c <__ieee754_powf+0x3b0>
 800ede0:	ee28 0a27 	vmul.f32	s0, s16, s15
 800ede4:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ede8:	e742      	b.n	800ec70 <__ieee754_powf+0xa4>
 800edea:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800edee:	bfbf      	itttt	lt
 800edf0:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800ef94 <__ieee754_powf+0x3c8>
 800edf4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800edf8:	f06f 0217 	mvnlt.w	r2, #23
 800edfc:	ee17 4a90 	vmovlt	r4, s15
 800ee00:	ea4f 53e4 	mov.w	r3, r4, asr #23
 800ee04:	bfa8      	it	ge
 800ee06:	2200      	movge	r2, #0
 800ee08:	3b7f      	subs	r3, #127	; 0x7f
 800ee0a:	4413      	add	r3, r2
 800ee0c:	4a62      	ldr	r2, [pc, #392]	; (800ef98 <__ieee754_powf+0x3cc>)
 800ee0e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 800ee12:	4294      	cmp	r4, r2
 800ee14:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 800ee18:	dd06      	ble.n	800ee28 <__ieee754_powf+0x25c>
 800ee1a:	4a60      	ldr	r2, [pc, #384]	; (800ef9c <__ieee754_powf+0x3d0>)
 800ee1c:	4294      	cmp	r4, r2
 800ee1e:	f340 80a5 	ble.w	800ef6c <__ieee754_powf+0x3a0>
 800ee22:	3301      	adds	r3, #1
 800ee24:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800ee28:	2400      	movs	r4, #0
 800ee2a:	4a5d      	ldr	r2, [pc, #372]	; (800efa0 <__ieee754_powf+0x3d4>)
 800ee2c:	00a7      	lsls	r7, r4, #2
 800ee2e:	443a      	add	r2, r7
 800ee30:	ee07 1a90 	vmov	s15, r1
 800ee34:	ed92 7a00 	vldr	s14, [r2]
 800ee38:	4a5a      	ldr	r2, [pc, #360]	; (800efa4 <__ieee754_powf+0x3d8>)
 800ee3a:	ee37 6a27 	vadd.f32	s12, s14, s15
 800ee3e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 800ee42:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800ee46:	1049      	asrs	r1, r1, #1
 800ee48:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800ee4c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800ee50:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 800ee54:	ee77 5ac7 	vsub.f32	s11, s15, s14
 800ee58:	ee06 1a10 	vmov	s12, r1
 800ee5c:	ee65 4aa6 	vmul.f32	s9, s11, s13
 800ee60:	ee14 ca90 	vmov	ip, s9
 800ee64:	ea02 0c0c 	and.w	ip, r2, ip
 800ee68:	ee05 ca10 	vmov	s10, ip
 800ee6c:	eeb1 4a45 	vneg.f32	s8, s10
 800ee70:	eee4 5a06 	vfma.f32	s11, s8, s12
 800ee74:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ee78:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800efa8 <__ieee754_powf+0x3dc>
 800ee7c:	ee37 6ac6 	vsub.f32	s12, s15, s12
 800ee80:	ee64 7aa4 	vmul.f32	s15, s9, s9
 800ee84:	eee4 5a06 	vfma.f32	s11, s8, s12
 800ee88:	ee67 3aa7 	vmul.f32	s7, s15, s15
 800ee8c:	ee25 6aa6 	vmul.f32	s12, s11, s13
 800ee90:	eddf 5a46 	vldr	s11, [pc, #280]	; 800efac <__ieee754_powf+0x3e0>
 800ee94:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ee98:	eddf 5a45 	vldr	s11, [pc, #276]	; 800efb0 <__ieee754_powf+0x3e4>
 800ee9c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eea0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800ef84 <__ieee754_powf+0x3b8>
 800eea4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eea8:	eddf 5a42 	vldr	s11, [pc, #264]	; 800efb4 <__ieee754_powf+0x3e8>
 800eeac:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eeb0:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800efb8 <__ieee754_powf+0x3ec>
 800eeb4:	ee75 6a24 	vadd.f32	s13, s10, s9
 800eeb8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eebc:	ee66 6a86 	vmul.f32	s13, s13, s12
 800eec0:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 800eec4:	eef0 7a65 	vmov.f32	s15, s11
 800eec8:	eee3 6a87 	vfma.f32	s13, s7, s14
 800eecc:	eee5 7a05 	vfma.f32	s15, s10, s10
 800eed0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eed4:	ee17 1a90 	vmov	r1, s15
 800eed8:	4011      	ands	r1, r2
 800eeda:	ee07 1a90 	vmov	s15, r1
 800eede:	ee37 7ae5 	vsub.f32	s14, s15, s11
 800eee2:	eddf 5a36 	vldr	s11, [pc, #216]	; 800efbc <__ieee754_powf+0x3f0>
 800eee6:	eea4 7a05 	vfma.f32	s14, s8, s10
 800eeea:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800eeee:	ee27 7a24 	vmul.f32	s14, s14, s9
 800eef2:	eea7 7a86 	vfma.f32	s14, s15, s12
 800eef6:	eeb0 6a47 	vmov.f32	s12, s14
 800eefa:	eea5 6a27 	vfma.f32	s12, s10, s15
 800eefe:	ee16 1a10 	vmov	r1, s12
 800ef02:	4011      	ands	r1, r2
 800ef04:	ee06 1a90 	vmov	s13, r1
 800ef08:	eee4 6a27 	vfma.f32	s13, s8, s15
 800ef0c:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800efc0 <__ieee754_powf+0x3f4>
 800ef10:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ef14:	ee06 1a10 	vmov	s12, r1
 800ef18:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ef1c:	eddf 7a29 	vldr	s15, [pc, #164]	; 800efc4 <__ieee754_powf+0x3f8>
 800ef20:	4929      	ldr	r1, [pc, #164]	; (800efc8 <__ieee754_powf+0x3fc>)
 800ef22:	eea6 7a27 	vfma.f32	s14, s12, s15
 800ef26:	4439      	add	r1, r7
 800ef28:	edd1 7a00 	vldr	s15, [r1]
 800ef2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ef30:	ee07 3a90 	vmov	s15, r3
 800ef34:	eef0 0a47 	vmov.f32	s1, s14
 800ef38:	4b24      	ldr	r3, [pc, #144]	; (800efcc <__ieee754_powf+0x400>)
 800ef3a:	eee6 0a25 	vfma.f32	s1, s12, s11
 800ef3e:	443b      	add	r3, r7
 800ef40:	ed93 5a00 	vldr	s10, [r3]
 800ef44:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ef48:	ee70 0a85 	vadd.f32	s1, s1, s10
 800ef4c:	ee70 7aa6 	vadd.f32	s15, s1, s13
 800ef50:	ee17 3a90 	vmov	r3, s15
 800ef54:	4013      	ands	r3, r2
 800ef56:	ee07 3a90 	vmov	s15, r3
 800ef5a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ef5e:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800ef62:	eee6 7a65 	vfms.f32	s15, s12, s11
 800ef66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef6a:	e70e      	b.n	800ed8a <__ieee754_powf+0x1be>
 800ef6c:	2401      	movs	r4, #1
 800ef6e:	e75c      	b.n	800ee2a <__ieee754_powf+0x25e>
 800ef70:	0800fac9 	.word	0x0800fac9
 800ef74:	00000000 	.word	0x00000000
 800ef78:	3f7ffff7 	.word	0x3f7ffff7
 800ef7c:	7149f2ca 	.word	0x7149f2ca
 800ef80:	3f800007 	.word	0x3f800007
 800ef84:	3eaaaaab 	.word	0x3eaaaaab
 800ef88:	36eca570 	.word	0x36eca570
 800ef8c:	3fb8aa3b 	.word	0x3fb8aa3b
 800ef90:	3fb8aa00 	.word	0x3fb8aa00
 800ef94:	4b800000 	.word	0x4b800000
 800ef98:	001cc471 	.word	0x001cc471
 800ef9c:	005db3d6 	.word	0x005db3d6
 800efa0:	0800fbec 	.word	0x0800fbec
 800efa4:	fffff000 	.word	0xfffff000
 800efa8:	3e6c3255 	.word	0x3e6c3255
 800efac:	3e53f142 	.word	0x3e53f142
 800efb0:	3e8ba305 	.word	0x3e8ba305
 800efb4:	3edb6db7 	.word	0x3edb6db7
 800efb8:	3f19999a 	.word	0x3f19999a
 800efbc:	3f763800 	.word	0x3f763800
 800efc0:	3f76384f 	.word	0x3f76384f
 800efc4:	369dc3a0 	.word	0x369dc3a0
 800efc8:	0800fbfc 	.word	0x0800fbfc
 800efcc:	0800fbf4 	.word	0x0800fbf4
 800efd0:	3338aa3c 	.word	0x3338aa3c
 800efd4:	f040 8092 	bne.w	800f0fc <__ieee754_powf+0x530>
 800efd8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800efd0 <__ieee754_powf+0x404>
 800efdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800efe0:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800efe4:	eef4 6ac7 	vcmpe.f32	s13, s14
 800efe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efec:	f73f aef6 	bgt.w	800eddc <__ieee754_powf+0x210>
 800eff0:	15db      	asrs	r3, r3, #23
 800eff2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800eff6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800effa:	4103      	asrs	r3, r0
 800effc:	4423      	add	r3, r4
 800effe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f002:	4947      	ldr	r1, [pc, #284]	; (800f120 <__ieee754_powf+0x554>)
 800f004:	3a7f      	subs	r2, #127	; 0x7f
 800f006:	4111      	asrs	r1, r2
 800f008:	ea23 0101 	bic.w	r1, r3, r1
 800f00c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800f010:	ee07 1a10 	vmov	s14, r1
 800f014:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800f018:	f1c2 0217 	rsb	r2, r2, #23
 800f01c:	4110      	asrs	r0, r2
 800f01e:	2c00      	cmp	r4, #0
 800f020:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f024:	bfb8      	it	lt
 800f026:	4240      	neglt	r0, r0
 800f028:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800f02c:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f124 <__ieee754_powf+0x558>
 800f030:	ee17 3a10 	vmov	r3, s14
 800f034:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800f038:	f023 030f 	bic.w	r3, r3, #15
 800f03c:	ee07 3a10 	vmov	s14, r3
 800f040:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f044:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800f048:	eddf 7a37 	vldr	s15, [pc, #220]	; 800f128 <__ieee754_powf+0x55c>
 800f04c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f050:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800f054:	eddf 6a35 	vldr	s13, [pc, #212]	; 800f12c <__ieee754_powf+0x560>
 800f058:	eeb0 0a67 	vmov.f32	s0, s15
 800f05c:	eea7 0a26 	vfma.f32	s0, s14, s13
 800f060:	eeb0 6a40 	vmov.f32	s12, s0
 800f064:	eea7 6a66 	vfms.f32	s12, s14, s13
 800f068:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f06c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f070:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800f130 <__ieee754_powf+0x564>
 800f074:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800f134 <__ieee754_powf+0x568>
 800f078:	eea7 6a26 	vfma.f32	s12, s14, s13
 800f07c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800f138 <__ieee754_powf+0x56c>
 800f080:	eee6 6a07 	vfma.f32	s13, s12, s14
 800f084:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800f13c <__ieee754_powf+0x570>
 800f088:	eea6 6a87 	vfma.f32	s12, s13, s14
 800f08c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 800f140 <__ieee754_powf+0x574>
 800f090:	eee6 6a07 	vfma.f32	s13, s12, s14
 800f094:	eeb0 6a40 	vmov.f32	s12, s0
 800f098:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800f09c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800f0a0:	eeb0 7a46 	vmov.f32	s14, s12
 800f0a4:	ee77 6a66 	vsub.f32	s13, s14, s13
 800f0a8:	ee20 6a06 	vmul.f32	s12, s0, s12
 800f0ac:	eee0 7a27 	vfma.f32	s15, s0, s15
 800f0b0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800f0b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f0b8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f0bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f0c0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800f0c4:	ee10 3a10 	vmov	r3, s0
 800f0c8:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800f0cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f0d0:	da1a      	bge.n	800f108 <__ieee754_powf+0x53c>
 800f0d2:	f000 f98f 	bl	800f3f4 <scalbnf>
 800f0d6:	ee20 0a08 	vmul.f32	s0, s0, s16
 800f0da:	e5c9      	b.n	800ec70 <__ieee754_powf+0xa4>
 800f0dc:	4a19      	ldr	r2, [pc, #100]	; (800f144 <__ieee754_powf+0x578>)
 800f0de:	4293      	cmp	r3, r2
 800f0e0:	dd02      	ble.n	800f0e8 <__ieee754_powf+0x51c>
 800f0e2:	eddf 7a19 	vldr	s15, [pc, #100]	; 800f148 <__ieee754_powf+0x57c>
 800f0e6:	e67b      	b.n	800ede0 <__ieee754_powf+0x214>
 800f0e8:	d108      	bne.n	800f0fc <__ieee754_powf+0x530>
 800f0ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f0ee:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800f0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0f6:	f6ff af7b 	blt.w	800eff0 <__ieee754_powf+0x424>
 800f0fa:	e7f2      	b.n	800f0e2 <__ieee754_powf+0x516>
 800f0fc:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800f100:	f73f af76 	bgt.w	800eff0 <__ieee754_powf+0x424>
 800f104:	2000      	movs	r0, #0
 800f106:	e78f      	b.n	800f028 <__ieee754_powf+0x45c>
 800f108:	ee00 3a10 	vmov	s0, r3
 800f10c:	e7e3      	b.n	800f0d6 <__ieee754_powf+0x50a>
 800f10e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f112:	e5ad      	b.n	800ec70 <__ieee754_powf+0xa4>
 800f114:	eeb0 0a68 	vmov.f32	s0, s17
 800f118:	e5aa      	b.n	800ec70 <__ieee754_powf+0xa4>
 800f11a:	eeb0 0a48 	vmov.f32	s0, s16
 800f11e:	e5a7      	b.n	800ec70 <__ieee754_powf+0xa4>
 800f120:	007fffff 	.word	0x007fffff
 800f124:	3f317218 	.word	0x3f317218
 800f128:	35bfbe8c 	.word	0x35bfbe8c
 800f12c:	3f317200 	.word	0x3f317200
 800f130:	3331bb4c 	.word	0x3331bb4c
 800f134:	b5ddea0e 	.word	0xb5ddea0e
 800f138:	388ab355 	.word	0x388ab355
 800f13c:	bb360b61 	.word	0xbb360b61
 800f140:	3e2aaaab 	.word	0x3e2aaaab
 800f144:	43160000 	.word	0x43160000
 800f148:	0da24260 	.word	0x0da24260

0800f14c <__ieee754_sqrtf>:
 800f14c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f150:	4770      	bx	lr

0800f152 <matherr>:
 800f152:	2000      	movs	r0, #0
 800f154:	4770      	bx	lr
	...

0800f158 <nan>:
 800f158:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f160 <nan+0x8>
 800f15c:	4770      	bx	lr
 800f15e:	bf00      	nop
 800f160:	00000000 	.word	0x00000000
 800f164:	7ff80000 	.word	0x7ff80000

0800f168 <atanf>:
 800f168:	b538      	push	{r3, r4, r5, lr}
 800f16a:	ee10 5a10 	vmov	r5, s0
 800f16e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800f172:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800f176:	eef0 7a40 	vmov.f32	s15, s0
 800f17a:	db10      	blt.n	800f19e <atanf+0x36>
 800f17c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800f180:	dd04      	ble.n	800f18c <atanf+0x24>
 800f182:	ee70 7a00 	vadd.f32	s15, s0, s0
 800f186:	eeb0 0a67 	vmov.f32	s0, s15
 800f18a:	bd38      	pop	{r3, r4, r5, pc}
 800f18c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800f2c4 <atanf+0x15c>
 800f190:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800f2c8 <atanf+0x160>
 800f194:	2d00      	cmp	r5, #0
 800f196:	bfd8      	it	le
 800f198:	eef0 7a47 	vmovle.f32	s15, s14
 800f19c:	e7f3      	b.n	800f186 <atanf+0x1e>
 800f19e:	4b4b      	ldr	r3, [pc, #300]	; (800f2cc <atanf+0x164>)
 800f1a0:	429c      	cmp	r4, r3
 800f1a2:	dc10      	bgt.n	800f1c6 <atanf+0x5e>
 800f1a4:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800f1a8:	da0a      	bge.n	800f1c0 <atanf+0x58>
 800f1aa:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800f2d0 <atanf+0x168>
 800f1ae:	ee30 7a07 	vadd.f32	s14, s0, s14
 800f1b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f1b6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800f1ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1be:	dce2      	bgt.n	800f186 <atanf+0x1e>
 800f1c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f1c4:	e013      	b.n	800f1ee <atanf+0x86>
 800f1c6:	f000 f8a3 	bl	800f310 <fabsf>
 800f1ca:	4b42      	ldr	r3, [pc, #264]	; (800f2d4 <atanf+0x16c>)
 800f1cc:	429c      	cmp	r4, r3
 800f1ce:	dc4f      	bgt.n	800f270 <atanf+0x108>
 800f1d0:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800f1d4:	429c      	cmp	r4, r3
 800f1d6:	dc41      	bgt.n	800f25c <atanf+0xf4>
 800f1d8:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800f1dc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800f1e0:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f1ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f1ee:	1c5a      	adds	r2, r3, #1
 800f1f0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800f1f4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800f2d8 <atanf+0x170>
 800f1f8:	eddf 5a38 	vldr	s11, [pc, #224]	; 800f2dc <atanf+0x174>
 800f1fc:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800f2e0 <atanf+0x178>
 800f200:	ee66 6a06 	vmul.f32	s13, s12, s12
 800f204:	eee6 5a87 	vfma.f32	s11, s13, s14
 800f208:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800f2e4 <atanf+0x17c>
 800f20c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f210:	eddf 5a35 	vldr	s11, [pc, #212]	; 800f2e8 <atanf+0x180>
 800f214:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f218:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800f2ec <atanf+0x184>
 800f21c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800f220:	eddf 5a33 	vldr	s11, [pc, #204]	; 800f2f0 <atanf+0x188>
 800f224:	eee7 5a26 	vfma.f32	s11, s14, s13
 800f228:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800f2f4 <atanf+0x18c>
 800f22c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800f230:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800f2f8 <atanf+0x190>
 800f234:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f238:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800f2fc <atanf+0x194>
 800f23c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800f240:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800f300 <atanf+0x198>
 800f244:	eea5 7a26 	vfma.f32	s14, s10, s13
 800f248:	ee27 7a26 	vmul.f32	s14, s14, s13
 800f24c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800f250:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f254:	d121      	bne.n	800f29a <atanf+0x132>
 800f256:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f25a:	e794      	b.n	800f186 <atanf+0x1e>
 800f25c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800f260:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f264:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f268:	2301      	movs	r3, #1
 800f26a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f26e:	e7be      	b.n	800f1ee <atanf+0x86>
 800f270:	4b24      	ldr	r3, [pc, #144]	; (800f304 <atanf+0x19c>)
 800f272:	429c      	cmp	r4, r3
 800f274:	dc0b      	bgt.n	800f28e <atanf+0x126>
 800f276:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800f27a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f27e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800f282:	2302      	movs	r3, #2
 800f284:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f28c:	e7af      	b.n	800f1ee <atanf+0x86>
 800f28e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800f292:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800f296:	2303      	movs	r3, #3
 800f298:	e7a9      	b.n	800f1ee <atanf+0x86>
 800f29a:	4a1b      	ldr	r2, [pc, #108]	; (800f308 <atanf+0x1a0>)
 800f29c:	491b      	ldr	r1, [pc, #108]	; (800f30c <atanf+0x1a4>)
 800f29e:	009b      	lsls	r3, r3, #2
 800f2a0:	441a      	add	r2, r3
 800f2a2:	440b      	add	r3, r1
 800f2a4:	edd3 6a00 	vldr	s13, [r3]
 800f2a8:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f2ac:	2d00      	cmp	r5, #0
 800f2ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f2b2:	ed92 7a00 	vldr	s14, [r2]
 800f2b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f2ba:	bfb8      	it	lt
 800f2bc:	eef1 7a67 	vneglt.f32	s15, s15
 800f2c0:	e761      	b.n	800f186 <atanf+0x1e>
 800f2c2:	bf00      	nop
 800f2c4:	bfc90fdb 	.word	0xbfc90fdb
 800f2c8:	3fc90fdb 	.word	0x3fc90fdb
 800f2cc:	3edfffff 	.word	0x3edfffff
 800f2d0:	7149f2ca 	.word	0x7149f2ca
 800f2d4:	3f97ffff 	.word	0x3f97ffff
 800f2d8:	3c8569d7 	.word	0x3c8569d7
 800f2dc:	3d4bda59 	.word	0x3d4bda59
 800f2e0:	bd6ef16b 	.word	0xbd6ef16b
 800f2e4:	3d886b35 	.word	0x3d886b35
 800f2e8:	3dba2e6e 	.word	0x3dba2e6e
 800f2ec:	3e124925 	.word	0x3e124925
 800f2f0:	3eaaaaab 	.word	0x3eaaaaab
 800f2f4:	bd15a221 	.word	0xbd15a221
 800f2f8:	bd9d8795 	.word	0xbd9d8795
 800f2fc:	bde38e38 	.word	0xbde38e38
 800f300:	be4ccccd 	.word	0xbe4ccccd
 800f304:	401bffff 	.word	0x401bffff
 800f308:	0800fc04 	.word	0x0800fc04
 800f30c:	0800fc14 	.word	0x0800fc14

0800f310 <fabsf>:
 800f310:	ee10 3a10 	vmov	r3, s0
 800f314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f318:	ee00 3a10 	vmov	s0, r3
 800f31c:	4770      	bx	lr

0800f31e <finitef>:
 800f31e:	ee10 3a10 	vmov	r3, s0
 800f322:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800f326:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800f32a:	bfac      	ite	ge
 800f32c:	2000      	movge	r0, #0
 800f32e:	2001      	movlt	r0, #1
 800f330:	4770      	bx	lr
	...

0800f334 <nanf>:
 800f334:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f33c <nanf+0x8>
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop
 800f33c:	7fc00000 	.word	0x7fc00000

0800f340 <rintf>:
 800f340:	b513      	push	{r0, r1, r4, lr}
 800f342:	ee10 1a10 	vmov	r1, s0
 800f346:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f34a:	0ddc      	lsrs	r4, r3, #23
 800f34c:	3c7f      	subs	r4, #127	; 0x7f
 800f34e:	2c16      	cmp	r4, #22
 800f350:	dc46      	bgt.n	800f3e0 <rintf+0xa0>
 800f352:	b32b      	cbz	r3, 800f3a0 <rintf+0x60>
 800f354:	2c00      	cmp	r4, #0
 800f356:	ee10 2a10 	vmov	r2, s0
 800f35a:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 800f35e:	da21      	bge.n	800f3a4 <rintf+0x64>
 800f360:	f3c1 0316 	ubfx	r3, r1, #0, #23
 800f364:	425b      	negs	r3, r3
 800f366:	4a21      	ldr	r2, [pc, #132]	; (800f3ec <rintf+0xac>)
 800f368:	0a5b      	lsrs	r3, r3, #9
 800f36a:	0d09      	lsrs	r1, r1, #20
 800f36c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f370:	0509      	lsls	r1, r1, #20
 800f372:	430b      	orrs	r3, r1
 800f374:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800f378:	ee07 3a90 	vmov	s15, r3
 800f37c:	edd2 6a00 	vldr	s13, [r2]
 800f380:	ee36 7aa7 	vadd.f32	s14, s13, s15
 800f384:	ed8d 7a01 	vstr	s14, [sp, #4]
 800f388:	eddd 7a01 	vldr	s15, [sp, #4]
 800f38c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f390:	ee17 3a90 	vmov	r3, s15
 800f394:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f398:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800f39c:	ee00 3a10 	vmov	s0, r3
 800f3a0:	b002      	add	sp, #8
 800f3a2:	bd10      	pop	{r4, pc}
 800f3a4:	4b12      	ldr	r3, [pc, #72]	; (800f3f0 <rintf+0xb0>)
 800f3a6:	4123      	asrs	r3, r4
 800f3a8:	4219      	tst	r1, r3
 800f3aa:	d0f9      	beq.n	800f3a0 <rintf+0x60>
 800f3ac:	085b      	lsrs	r3, r3, #1
 800f3ae:	4219      	tst	r1, r3
 800f3b0:	d006      	beq.n	800f3c0 <rintf+0x80>
 800f3b2:	ea21 0203 	bic.w	r2, r1, r3
 800f3b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800f3ba:	fa43 f404 	asr.w	r4, r3, r4
 800f3be:	4322      	orrs	r2, r4
 800f3c0:	4b0a      	ldr	r3, [pc, #40]	; (800f3ec <rintf+0xac>)
 800f3c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f3c6:	ed90 7a00 	vldr	s14, [r0]
 800f3ca:	ee07 2a90 	vmov	s15, r2
 800f3ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f3d2:	edcd 7a01 	vstr	s15, [sp, #4]
 800f3d6:	ed9d 0a01 	vldr	s0, [sp, #4]
 800f3da:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f3de:	e7df      	b.n	800f3a0 <rintf+0x60>
 800f3e0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f3e4:	d3dc      	bcc.n	800f3a0 <rintf+0x60>
 800f3e6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f3ea:	e7d9      	b.n	800f3a0 <rintf+0x60>
 800f3ec:	0800fc24 	.word	0x0800fc24
 800f3f0:	007fffff 	.word	0x007fffff

0800f3f4 <scalbnf>:
 800f3f4:	b508      	push	{r3, lr}
 800f3f6:	ee10 2a10 	vmov	r2, s0
 800f3fa:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800f3fe:	ed2d 8b02 	vpush	{d8}
 800f402:	eef0 0a40 	vmov.f32	s1, s0
 800f406:	d004      	beq.n	800f412 <scalbnf+0x1e>
 800f408:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800f40c:	d306      	bcc.n	800f41c <scalbnf+0x28>
 800f40e:	ee70 0a00 	vadd.f32	s1, s0, s0
 800f412:	ecbd 8b02 	vpop	{d8}
 800f416:	eeb0 0a60 	vmov.f32	s0, s1
 800f41a:	bd08      	pop	{r3, pc}
 800f41c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f420:	d21c      	bcs.n	800f45c <scalbnf+0x68>
 800f422:	4b1f      	ldr	r3, [pc, #124]	; (800f4a0 <scalbnf+0xac>)
 800f424:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800f4a4 <scalbnf+0xb0>
 800f428:	4298      	cmp	r0, r3
 800f42a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800f42e:	db10      	blt.n	800f452 <scalbnf+0x5e>
 800f430:	ee10 2a90 	vmov	r2, s1
 800f434:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800f438:	3b19      	subs	r3, #25
 800f43a:	4403      	add	r3, r0
 800f43c:	2bfe      	cmp	r3, #254	; 0xfe
 800f43e:	dd0f      	ble.n	800f460 <scalbnf+0x6c>
 800f440:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800f4a8 <scalbnf+0xb4>
 800f444:	eeb0 0a48 	vmov.f32	s0, s16
 800f448:	f000 f834 	bl	800f4b4 <copysignf>
 800f44c:	ee60 0a08 	vmul.f32	s1, s0, s16
 800f450:	e7df      	b.n	800f412 <scalbnf+0x1e>
 800f452:	eddf 7a16 	vldr	s15, [pc, #88]	; 800f4ac <scalbnf+0xb8>
 800f456:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800f45a:	e7da      	b.n	800f412 <scalbnf+0x1e>
 800f45c:	0ddb      	lsrs	r3, r3, #23
 800f45e:	e7ec      	b.n	800f43a <scalbnf+0x46>
 800f460:	2b00      	cmp	r3, #0
 800f462:	dd06      	ble.n	800f472 <scalbnf+0x7e>
 800f464:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800f468:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800f46c:	ee00 3a90 	vmov	s1, r3
 800f470:	e7cf      	b.n	800f412 <scalbnf+0x1e>
 800f472:	f113 0f16 	cmn.w	r3, #22
 800f476:	da06      	bge.n	800f486 <scalbnf+0x92>
 800f478:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f47c:	4298      	cmp	r0, r3
 800f47e:	dcdf      	bgt.n	800f440 <scalbnf+0x4c>
 800f480:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800f4ac <scalbnf+0xb8>
 800f484:	e7de      	b.n	800f444 <scalbnf+0x50>
 800f486:	3319      	adds	r3, #25
 800f488:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800f48c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800f490:	eddf 7a07 	vldr	s15, [pc, #28]	; 800f4b0 <scalbnf+0xbc>
 800f494:	ee07 3a10 	vmov	s14, r3
 800f498:	ee67 0a27 	vmul.f32	s1, s14, s15
 800f49c:	e7b9      	b.n	800f412 <scalbnf+0x1e>
 800f49e:	bf00      	nop
 800f4a0:	ffff3cb0 	.word	0xffff3cb0
 800f4a4:	4c000000 	.word	0x4c000000
 800f4a8:	7149f2ca 	.word	0x7149f2ca
 800f4ac:	0da24260 	.word	0x0da24260
 800f4b0:	33000000 	.word	0x33000000

0800f4b4 <copysignf>:
 800f4b4:	ee10 3a10 	vmov	r3, s0
 800f4b8:	ee10 2a90 	vmov	r2, s1
 800f4bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f4c0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800f4c4:	4313      	orrs	r3, r2
 800f4c6:	ee00 3a10 	vmov	s0, r3
 800f4ca:	4770      	bx	lr

0800f4cc <_init>:
 800f4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4ce:	bf00      	nop
 800f4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4d2:	bc08      	pop	{r3}
 800f4d4:	469e      	mov	lr, r3
 800f4d6:	4770      	bx	lr

0800f4d8 <_fini>:
 800f4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4da:	bf00      	nop
 800f4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4de:	bc08      	pop	{r3}
 800f4e0:	469e      	mov	lr, r3
 800f4e2:	4770      	bx	lr
