<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › can › pch_can.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pch_can.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 1999 - 2010 Intel Corporation.</span>
<span class="cm"> * Copyright (C) 2010 LAPIS SEMICONDUCTOR CO., LTD.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/can.h&gt;</span>
<span class="cp">#include &lt;linux/can/dev.h&gt;</span>
<span class="cp">#include &lt;linux/can/error.h&gt;</span>

<span class="cp">#define PCH_CTRL_INIT		BIT(0) </span><span class="cm">/* The INIT bit of CANCONT register. */</span><span class="cp"></span>
<span class="cp">#define PCH_CTRL_IE		BIT(1) </span><span class="cm">/* The IE bit of CAN control register */</span><span class="cp"></span>
<span class="cp">#define PCH_CTRL_IE_SIE_EIE	(BIT(3) | BIT(2) | BIT(1))</span>
<span class="cp">#define PCH_CTRL_CCE		BIT(6)</span>
<span class="cp">#define PCH_CTRL_OPT		BIT(7) </span><span class="cm">/* The OPT bit of CANCONT register. */</span><span class="cp"></span>
<span class="cp">#define PCH_OPT_SILENT		BIT(3) </span><span class="cm">/* The Silent bit of CANOPT reg. */</span><span class="cp"></span>
<span class="cp">#define PCH_OPT_LBACK		BIT(4) </span><span class="cm">/* The LoopBack bit of CANOPT reg. */</span><span class="cp"></span>

<span class="cp">#define PCH_CMASK_RX_TX_SET	0x00f3</span>
<span class="cp">#define PCH_CMASK_RX_TX_GET	0x0073</span>
<span class="cp">#define PCH_CMASK_ALL		0xff</span>
<span class="cp">#define PCH_CMASK_NEWDAT	BIT(2)</span>
<span class="cp">#define PCH_CMASK_CLRINTPND	BIT(3)</span>
<span class="cp">#define PCH_CMASK_CTRL		BIT(4)</span>
<span class="cp">#define PCH_CMASK_ARB		BIT(5)</span>
<span class="cp">#define PCH_CMASK_MASK		BIT(6)</span>
<span class="cp">#define PCH_CMASK_RDWR		BIT(7)</span>
<span class="cp">#define PCH_IF_MCONT_NEWDAT	BIT(15)</span>
<span class="cp">#define PCH_IF_MCONT_MSGLOST	BIT(14)</span>
<span class="cp">#define PCH_IF_MCONT_INTPND	BIT(13)</span>
<span class="cp">#define PCH_IF_MCONT_UMASK	BIT(12)</span>
<span class="cp">#define PCH_IF_MCONT_TXIE	BIT(11)</span>
<span class="cp">#define PCH_IF_MCONT_RXIE	BIT(10)</span>
<span class="cp">#define PCH_IF_MCONT_RMTEN	BIT(9)</span>
<span class="cp">#define PCH_IF_MCONT_TXRQXT	BIT(8)</span>
<span class="cp">#define PCH_IF_MCONT_EOB	BIT(7)</span>
<span class="cp">#define PCH_IF_MCONT_DLC	(BIT(0) | BIT(1) | BIT(2) | BIT(3))</span>
<span class="cp">#define PCH_MASK2_MDIR_MXTD	(BIT(14) | BIT(15))</span>
<span class="cp">#define PCH_ID2_DIR		BIT(13)</span>
<span class="cp">#define PCH_ID2_XTD		BIT(14)</span>
<span class="cp">#define PCH_ID_MSGVAL		BIT(15)</span>
<span class="cp">#define PCH_IF_CREQ_BUSY	BIT(15)</span>

<span class="cp">#define PCH_STATUS_INT		0x8000</span>
<span class="cp">#define PCH_RP			0x00008000</span>
<span class="cp">#define PCH_REC			0x00007f00</span>
<span class="cp">#define PCH_TEC			0x000000ff</span>

<span class="cp">#define PCH_TX_OK		BIT(3)</span>
<span class="cp">#define PCH_RX_OK		BIT(4)</span>
<span class="cp">#define PCH_EPASSIV		BIT(5)</span>
<span class="cp">#define PCH_EWARN		BIT(6)</span>
<span class="cp">#define PCH_BUS_OFF		BIT(7)</span>

<span class="cm">/* bit position of certain controller bits. */</span>
<span class="cp">#define PCH_BIT_BRP_SHIFT	0</span>
<span class="cp">#define PCH_BIT_SJW_SHIFT	6</span>
<span class="cp">#define PCH_BIT_TSEG1_SHIFT	8</span>
<span class="cp">#define PCH_BIT_TSEG2_SHIFT	12</span>
<span class="cp">#define PCH_BIT_BRPE_BRPE_SHIFT	6</span>

<span class="cp">#define PCH_MSK_BITT_BRP	0x3f</span>
<span class="cp">#define PCH_MSK_BRPE_BRPE	0x3c0</span>
<span class="cp">#define PCH_MSK_CTRL_IE_SIE_EIE	0x07</span>
<span class="cp">#define PCH_COUNTER_LIMIT	10</span>

<span class="cp">#define PCH_CAN_CLK		50000000	</span><span class="cm">/* 50MHz */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Define the number of message object.</span>
<span class="cm"> * PCH CAN communications are done via Message RAM.</span>
<span class="cm"> * The Message RAM consists of 32 message objects.</span>
<span class="cm"> */</span>
<span class="cp">#define PCH_RX_OBJ_NUM		26</span>
<span class="cp">#define PCH_TX_OBJ_NUM		6</span>
<span class="cp">#define PCH_RX_OBJ_START	1</span>
<span class="cp">#define PCH_RX_OBJ_END		PCH_RX_OBJ_NUM</span>
<span class="cp">#define PCH_TX_OBJ_START	(PCH_RX_OBJ_END + 1)</span>
<span class="cp">#define PCH_TX_OBJ_END		(PCH_RX_OBJ_NUM + PCH_TX_OBJ_NUM)</span>

<span class="cp">#define PCH_FIFO_THRESH		16</span>

<span class="cm">/* TxRqst2 show status of MsgObjNo.17~32 */</span>
<span class="cp">#define PCH_TREQ2_TX_MASK	(((1 &lt;&lt; PCH_TX_OBJ_NUM) - 1) &lt;&lt;\</span>
<span class="cp">							(PCH_RX_OBJ_END - 16))</span>

<span class="k">enum</span> <span class="n">pch_ifreg</span> <span class="p">{</span>
	<span class="n">PCH_RX_IFREG</span><span class="p">,</span>
	<span class="n">PCH_TX_IFREG</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pch_can_err</span> <span class="p">{</span>
	<span class="n">PCH_STUF_ERR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PCH_FORM_ERR</span><span class="p">,</span>
	<span class="n">PCH_ACK_ERR</span><span class="p">,</span>
	<span class="n">PCH_BIT1_ERR</span><span class="p">,</span>
	<span class="n">PCH_BIT0_ERR</span><span class="p">,</span>
	<span class="n">PCH_CRC_ERR</span><span class="p">,</span>
	<span class="n">PCH_LEC_ALL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pch_can_mode</span> <span class="p">{</span>
	<span class="n">PCH_CAN_ENABLE</span><span class="p">,</span>
	<span class="n">PCH_CAN_DISABLE</span><span class="p">,</span>
	<span class="n">PCH_CAN_ALL</span><span class="p">,</span>
	<span class="n">PCH_CAN_NONE</span><span class="p">,</span>
	<span class="n">PCH_CAN_STOP</span><span class="p">,</span>
	<span class="n">PCH_CAN_RUN</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_can_if_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">creq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mcont</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rsv</span><span class="p">[</span><span class="mi">13</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_can_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cont</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">errc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bitt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">intr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">opt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">brpe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserve</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_if_regs</span> <span class="n">ifregs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span> <span class="cm">/* [0]=if1  [1]=if2 */</span>
	<span class="n">u32</span> <span class="n">reserve1</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">treq1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">treq2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserve2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">data1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserve3</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">canipend1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">canipend2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserve4</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">canmval1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">canmval2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserve5</span><span class="p">[</span><span class="mi">37</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">srst</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">can_priv</span> <span class="n">can</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx_enable</span><span class="p">[</span><span class="n">PCH_TX_OBJ_END</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rx_enable</span><span class="p">[</span><span class="n">PCH_TX_OBJ_END</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rx_link</span><span class="p">[</span><span class="n">PCH_TX_OBJ_END</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">int_enables</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span> <span class="n">napi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_obj</span><span class="p">;</span>	<span class="cm">/* Point next Tx Obj index */</span>
	<span class="kt">int</span> <span class="n">use_msi</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">can_bittiming_const</span> <span class="n">pch_can_bittiming_const</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">KBUILD_MODNAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_min</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_max</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_max</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sjw_max</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_max</span> <span class="o">=</span> <span class="mi">1024</span><span class="p">,</span> <span class="cm">/* 6bit + extended 4bit */</span>
	<span class="p">.</span><span class="n">brp_inc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">pch_pci_tbl</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x8818</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">pch_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pch_can_bit_set</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pch_can_bit_clear</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_run_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
				 <span class="k">enum</span> <span class="n">pch_can_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCH_CAN_RUN</span>:
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_INIT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PCH_CAN_STOP</span>:
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_INIT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;%s -&gt; Invalid Mode.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_optmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg_val</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">opt</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_LISTENONLY</span><span class="p">)</span>
		<span class="n">reg_val</span> <span class="o">|=</span> <span class="n">PCH_OPT_SILENT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_LOOPBACK</span><span class="p">)</span>
		<span class="n">reg_val</span> <span class="o">|=</span> <span class="n">PCH_OPT_LBACK</span><span class="p">;</span>

	<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_OPT</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">reg_val</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">opt</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_rw_msg_obj</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">creq_addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">counter</span> <span class="o">=</span> <span class="n">PCH_COUNTER_LIMIT</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ifx_creq</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">creq_addr</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ifx_creq</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">creq_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_IF_CREQ_BUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ifx_creq</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">counter</span><span class="o">--</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">counter</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s:IF1 BUSY Flag is set forever.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_int_enables</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
				    <span class="k">enum</span> <span class="n">pch_can_mode</span> <span class="n">interrupt_no</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">interrupt_no</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCH_CAN_DISABLE</span>:
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_IE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PCH_CAN_ALL</span>:
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_IE_SIE_EIE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PCH_CAN_NONE</span>:
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_IE_SIE_EIE</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Invalid interrupt number.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_rxtx</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buff_num</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">set</span><span class="p">,</span> <span class="k">enum</span> <span class="n">pch_ifreg</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ie</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span><span class="p">)</span>
		<span class="n">ie</span> <span class="o">=</span> <span class="n">PCH_IF_MCONT_TXIE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ie</span> <span class="o">=</span> <span class="n">PCH_IF_MCONT_RXIE</span><span class="p">;</span>

	<span class="cm">/* Reading the Msg buffer from Message RAM to IF1/2 registers. */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buff_num</span><span class="p">);</span>

	<span class="cm">/* Setting the IF1/2MASK1 register to access MsgVal and RxIE bits */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_ARB</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span>
		  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Setting the MsgVal and RxIE/TxIE bits */</span>
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span> <span class="n">ie</span><span class="p">);</span>
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">id2</span><span class="p">,</span> <span class="n">PCH_ID_MSGVAL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Clearing the MsgVal and RxIE/TxIE bits */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span> <span class="n">ie</span><span class="p">);</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">id2</span><span class="p">,</span> <span class="n">PCH_ID_MSGVAL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buff_num</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_rx_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Traversing to obtain the object configured as receivers. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pch_can_set_rxtx</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">set</span><span class="p">,</span> <span class="n">PCH_RX_IFREG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_tx_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Traversing to obtain the object configured as transmit object. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pch_can_set_rxtx</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">set</span><span class="p">,</span> <span class="n">PCH_TX_IFREG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pch_can_int_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">intr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_clear_if_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span> <span class="cm">/* Msg Obj ID (1~32) */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_SET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mask1</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mask2</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id2</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_MASK</span> <span class="o">|</span>
			  <span class="n">PCH_CMASK_ARB</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_config_rx_tx_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id2</span><span class="p">);</span>

		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
				<span class="n">PCH_IF_MCONT_UMASK</span><span class="p">);</span>

		<span class="cm">/* In case FIFO mode, Last EoB of Rx Obj must be 1 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">)</span>
			<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
					<span class="n">PCH_IF_MCONT_EOB</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
					  <span class="n">PCH_IF_MCONT_EOB</span><span class="p">);</span>

		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mask1</span><span class="p">);</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mask2</span><span class="p">,</span>
				  <span class="mh">0x1fff</span> <span class="o">|</span> <span class="n">PCH_MASK2_MDIR_MXTD</span><span class="p">);</span>

		<span class="cm">/* Setting CMASK for writing */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_MASK</span> <span class="o">|</span> <span class="n">PCH_CMASK_ARB</span> <span class="o">|</span>
			  <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="cm">/* Resetting DIR bit for reception */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_ID2_DIR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id2</span><span class="p">);</span>

		<span class="cm">/* Setting EOB bit for transmitter */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_IF_MCONT_EOB</span> <span class="o">|</span> <span class="n">PCH_IF_MCONT_UMASK</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mcont</span><span class="p">);</span>

		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mask1</span><span class="p">);</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mask2</span><span class="p">,</span> <span class="mh">0x1fff</span><span class="p">);</span>

		<span class="cm">/* Setting CMASK for writing */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_MASK</span> <span class="o">|</span> <span class="n">PCH_CMASK_ARB</span> <span class="o">|</span>
			  <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Stopping the Can device. */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_STOP</span><span class="p">);</span>

	<span class="cm">/* Clearing all the message object buffers. */</span>
	<span class="n">pch_can_clear_if_buffers</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Configuring the respective message object as either rx/tx object. */</span>
	<span class="n">pch_can_config_rx_tx_buffers</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Enabling the interrupts. */</span>
	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_ALL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Stooping the CAN device. */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_STOP</span><span class="p">);</span>

	<span class="cm">/* Disabling the interrupts. */</span>
	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_NONE</span><span class="p">);</span>

	<span class="cm">/* Disabling all the receive object. */</span>
	<span class="n">pch_can_set_rx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disabling all the transmit object. */</span>
	<span class="n">pch_can_set_tx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* This function clears interrupt(s) from the CAN device. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_int_clr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clear interrupt for transmit object */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mask</span> <span class="o">&gt;=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Setting CMASK for clearing the reception interrupts. */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span> <span class="o">|</span> <span class="n">PCH_CMASK_ARB</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

		<span class="cm">/* Clearing the Dir bit. */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id2</span><span class="p">,</span> <span class="n">PCH_ID2_DIR</span><span class="p">);</span>

		<span class="cm">/* Clearing NewDat &amp; IntPnd */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
				  <span class="n">PCH_IF_MCONT_NEWDAT</span> <span class="o">|</span> <span class="n">PCH_IF_MCONT_INTPND</span><span class="p">);</span>

		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">mask</span> <span class="o">&gt;=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Setting CMASK for clearing interrupts for frame transmission.</span>
<span class="cm">		 */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span> <span class="o">|</span> <span class="n">PCH_CMASK_ARB</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

		<span class="cm">/* Resetting the ID registers. */</span>
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id2</span><span class="p">,</span>
			       <span class="n">PCH_ID2_DIR</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x7ff</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>

		<span class="cm">/* Claring NewDat, TxRqst &amp; IntPnd */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
				  <span class="n">PCH_IF_MCONT_NEWDAT</span> <span class="o">|</span> <span class="n">PCH_IF_MCONT_INTPND</span> <span class="o">|</span>
				  <span class="n">PCH_IF_MCONT_TXRQXT</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* write to sw reset register */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">srst</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">srst</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">errc</span><span class="p">,</span> <span class="n">lec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">can_state</span> <span class="n">state</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_err_skb</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">PCH_BUS_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pch_can_set_tx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">pch_can_set_rx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_BUS_OFF</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_BUSOFF</span><span class="p">;</span>
		<span class="n">can_bus_off</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">errc</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">errc</span><span class="p">);</span>
	<span class="cm">/* Warning interrupt. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">PCH_EWARN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_WARNING</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_warning</span><span class="o">++</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_REC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">96</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL_RX_WARNING</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_TEC</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">96</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL_TX_WARNING</span><span class="p">;</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span>
			<span class="s">&quot;%s -&gt; Error Counter is more than 96.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Error passive interrupt. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">PCH_EPASSIV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_passive</span><span class="o">++</span><span class="p">;</span>
		<span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_PASSIVE</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_RP</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL_RX_PASSIVE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_TEC</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">127</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL_TX_PASSIVE</span><span class="p">;</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span>
			<span class="s">&quot;%s -&gt; CAN controller is ERROR PASSIVE .</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">lec</span> <span class="o">=</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">PCH_LEC_ALL</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">lec</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCH_STUF_ERR</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_STUFF</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCH_FORM_ERR</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_FORM</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCH_ACK_ERR</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_ACK</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCH_BIT1_ERR</span>:
	<span class="k">case</span> <span class="n">PCH_BIT0_ERR</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_BIT</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCH_CRC_ERR</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_LOC_CRC_SEQ</span> <span class="o">|</span>
			       <span class="n">CAN_ERR_PROT_LOC_CRC_DEL</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCH_LEC_ALL</span>: <span class="cm">/* Written by CPU. No error status */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_TEC</span><span class="p">;</span>
	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_REC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pch_can_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pch_can_int_pending</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_NONE</span><span class="p">);</span>
	<span class="n">napi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_fifo_thresh</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">obj_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">obj_id</span> <span class="o">&lt;</span> <span class="n">PCH_FIFO_THRESH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span> <span class="o">|</span>
			  <span class="n">PCH_CMASK_ARB</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>

		<span class="cm">/* Clearing the Dir bit. */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id2</span><span class="p">,</span> <span class="n">PCH_ID2_DIR</span><span class="p">);</span>

		<span class="cm">/* Clearing NewDat &amp; IntPnd */</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
				  <span class="n">PCH_IF_MCONT_INTPND</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">obj_id</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">obj_id</span> <span class="o">&gt;</span> <span class="n">PCH_FIFO_THRESH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pch_can_int_clr</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">obj_id</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">obj_id</span> <span class="o">==</span> <span class="n">PCH_FIFO_THRESH</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span> <span class="o">&lt;</span> <span class="n">PCH_FIFO_THRESH</span><span class="p">;</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span>
			<span class="n">pch_can_int_clr</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">cnt</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_rx_msg_lost</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">obj_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Msg Obj is overwritten.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
			  <span class="n">PCH_IF_MCONT_MSGLOST</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span>
		  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">obj_id</span><span class="p">);</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_err_skb</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">CAN_ERR_CRTL_RX_OVERFLOW</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_over_errors</span><span class="o">++</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>

	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_rx_normal</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">obj_num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">quota</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">canid_t</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rcv_pkts</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">data_reg</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="cm">/* Reading the message object from the Message RAM */</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
		<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">obj_num</span><span class="p">);</span>

		<span class="cm">/* Reading the MCONT register. */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">PCH_IF_MCONT_EOB</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* If MsgLost bit set. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">PCH_IF_MCONT_MSGLOST</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pch_can_rx_msg_lost</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">obj_num</span><span class="p">);</span>
			<span class="n">rcv_pkts</span><span class="o">++</span><span class="p">;</span>
			<span class="n">quota</span><span class="o">--</span><span class="p">;</span>
			<span class="n">obj_num</span><span class="o">++</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">PCH_IF_MCONT_NEWDAT</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">obj_num</span><span class="o">++</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_skb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;alloc_can_skb Failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">rcv_pkts</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Get Received data */</span>
		<span class="n">id2</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">id2</span> <span class="o">&amp;</span> <span class="n">PCH_ID2_XTD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">id</span> <span class="o">=</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
			<span class="n">id</span> <span class="o">|=</span> <span class="p">(((</span><span class="n">id2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="n">id</span> <span class="o">|</span> <span class="n">CAN_EFF_FLAG</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">id</span> <span class="o">=</span> <span class="p">(</span><span class="n">id2</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CAN_SFF_MASK</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="n">id</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">id2</span> <span class="o">&amp;</span> <span class="n">PCH_ID2_DIR</span><span class="p">)</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_RTR_FLAG</span><span class="p">;</span>

		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">=</span> <span class="n">get_can_dlc</span><span class="p">((</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span>
						    <span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">data_reg</span> <span class="o">=</span> <span class="n">ioread16</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">2</span><span class="p">]);</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">data_reg</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">data_reg</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
		<span class="n">rcv_pkts</span><span class="o">++</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
		<span class="n">quota</span><span class="o">--</span><span class="p">;</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>

		<span class="n">pch_fifo_thresh</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">obj_num</span><span class="p">);</span>
		<span class="n">obj_num</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">quota</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rcv_pkts</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_tx_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">int_stat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">dlc</span><span class="p">;</span>

	<span class="n">can_get_echo_skb</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">int_stat</span> <span class="o">-</span> <span class="n">PCH_RX_OBJ_END</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span> <span class="o">|</span> <span class="n">PCH_CMASK_CLRINTPND</span><span class="p">,</span>
		  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">int_stat</span><span class="p">);</span>
	<span class="n">dlc</span> <span class="o">=</span> <span class="n">get_can_dlc</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mcont</span><span class="p">)</span> <span class="o">&amp;</span>
			  <span class="n">PCH_IF_MCONT_DLC</span><span class="p">);</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">dlc</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">int_stat</span> <span class="o">==</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">)</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">napi_struct</span> <span class="o">*</span><span class="n">napi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">quota</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">napi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">int_stat</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">quota_save</span> <span class="o">=</span> <span class="n">quota</span><span class="p">;</span>

	<span class="n">int_stat</span> <span class="o">=</span> <span class="n">pch_can_int_pending</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">int_stat</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">int_stat</span> <span class="o">==</span> <span class="n">PCH_STATUS_INT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_stat</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">reg_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PCH_BUS_OFF</span> <span class="o">|</span> <span class="n">PCH_LEC_ALL</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
		   <span class="p">((</span><span class="n">reg_stat</span> <span class="o">&amp;</span> <span class="n">PCH_LEC_ALL</span><span class="p">)</span> <span class="o">!=</span> <span class="n">PCH_LEC_ALL</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pch_can_error</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">reg_stat</span><span class="p">);</span>
			<span class="n">quota</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reg_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PCH_TX_OK</span> <span class="o">|</span> <span class="n">PCH_RX_OK</span><span class="p">))</span>
			<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span>
					  <span class="n">reg_stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PCH_TX_OK</span> <span class="o">|</span> <span class="n">PCH_RX_OK</span><span class="p">));</span>

		<span class="n">int_stat</span> <span class="o">=</span> <span class="n">pch_can_int_pending</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">quota</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">end</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">int_stat</span> <span class="o">&gt;=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">int_stat</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">quota</span> <span class="o">-=</span> <span class="n">pch_can_rx_normal</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">int_stat</span><span class="p">,</span> <span class="n">quota</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">int_stat</span> <span class="o">&gt;=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		   <span class="p">(</span><span class="n">int_stat</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Handle transmission interrupt */</span>
		<span class="n">pch_can_tx_complete</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">int_stat</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">end:</span>
	<span class="n">napi_complete</span><span class="p">(</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_ALL</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">quota_save</span> <span class="o">-</span> <span class="n">quota</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_set_bittiming</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">can_bittiming</span> <span class="o">*</span><span class="n">bt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">canbit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bepe</span><span class="p">;</span>

	<span class="cm">/* Setting the CCE bit for accessing the Can Timing register. */</span>
	<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_CCE</span><span class="p">);</span>

	<span class="n">canbit</span> <span class="o">=</span> <span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">brp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_MSK_BITT_BRP</span><span class="p">;</span>
	<span class="n">canbit</span> <span class="o">|=</span> <span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">sjw</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCH_BIT_SJW_SHIFT</span><span class="p">;</span>
	<span class="n">canbit</span> <span class="o">|=</span> <span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg1</span> <span class="o">+</span> <span class="n">bt</span><span class="o">-&gt;</span><span class="n">prop_seg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCH_BIT_TSEG1_SHIFT</span><span class="p">;</span>
	<span class="n">canbit</span> <span class="o">|=</span> <span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCH_BIT_TSEG2_SHIFT</span><span class="p">;</span>
	<span class="n">bepe</span> <span class="o">=</span> <span class="p">((</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">brp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_MSK_BRPE_BRPE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PCH_BIT_BRPE_BRPE_SHIFT</span><span class="p">;</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">canbit</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">bitt</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">bepe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">brpe</span><span class="p">);</span>
	<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_CCE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">!=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">)</span>
		<span class="n">pch_can_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">pch_set_bittiming</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">pch_can_set_optmode</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">pch_can_set_tx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">pch_can_set_rx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Setting the CAN to run mode. */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_RUN</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span><span class="p">;</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_do_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">can_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CAN_MODE_START</span>:
		<span class="n">pch_can_start</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/* Regstering the interrupt. */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">pch_can_interrupt</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			     <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;request_irq failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">req_irq_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Open common can device */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">open_candev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;open_candev() failed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_open_candev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pch_can_init</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">pch_can_start</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">napi_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_open_candev:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
<span class="nl">req_irq_err:</span>
	<span class="n">pch_can_release</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">napi_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">pch_can_release</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">close_candev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">netdev_tx_t</span> <span class="nf">pch_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tx_obj_no</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">can_dropped_invalid_skb</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="n">skb</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>

	<span class="n">tx_obj_no</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_obj</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_obj</span> <span class="o">==</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">treq2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_TREQ2_TX_MASK</span><span class="p">)</span>
			<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_obj</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_obj</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setting the CMASK register. */</span>
	<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cmask</span><span class="p">,</span> <span class="n">PCH_CMASK_ALL</span><span class="p">);</span>

	<span class="cm">/* If ID extended is set. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_EFF_FLAG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>
		<span class="n">id2</span> <span class="o">=</span> <span class="p">((</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCH_ID2_XTD</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id1</span><span class="p">);</span>
		<span class="n">id2</span> <span class="o">=</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_SFF_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id2</span> <span class="o">|=</span> <span class="n">PCH_ID_MSGVAL</span><span class="p">;</span>

	<span class="cm">/* If remote frame has to be transmitted.. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_RTR_FLAG</span><span class="p">))</span>
		<span class="n">id2</span> <span class="o">|=</span> <span class="n">PCH_ID2_DIR</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">id2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">id2</span><span class="p">);</span>

	<span class="cm">/* Copy data to register */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iowrite16</span><span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
			  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="mi">2</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">can_put_echo_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">ndev</span><span class="p">,</span> <span class="n">tx_obj_no</span> <span class="o">-</span> <span class="n">PCH_RX_OBJ_END</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Set the size of the data. Update if2_mcont */</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">|</span> <span class="n">PCH_IF_MCONT_NEWDAT</span> <span class="o">|</span> <span class="n">PCH_IF_MCONT_TXRQXT</span> <span class="o">|</span>
		  <span class="n">PCH_IF_MCONT_TXIE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mcont</span><span class="p">);</span>

	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">tx_obj_no</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">pch_can_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>		<span class="o">=</span> <span class="n">pch_can_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>		<span class="o">=</span> <span class="n">pch_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>		<span class="o">=</span> <span class="n">pch_xmit</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">pch_can_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="n">unregister_candev</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">use_msi</span><span class="p">)</span>
		<span class="n">pci_disable_msi</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">pch_can_reset</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">pci_iounmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="n">free_candev</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_int_custom</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clearing the IE, SIE and EIE bits of Can control register. */</span>
	<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span> <span class="n">PCH_CTRL_IE_SIE_EIE</span><span class="p">);</span>

	<span class="cm">/* Appropriately setting them. */</span>
	<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">,</span>
			<span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">int_enables</span> <span class="o">&amp;</span> <span class="n">PCH_MSK_CTRL_IE_SIE_EIE</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* This function retrieves interrupt enabled for the CAN device. */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">pch_can_get_int_enables</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Obtaining the status of IE, SIE and EIE interrupt bits. */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cont</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_CTRL_IE_SIE_EIE</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pch_can_get_rxtx_ir</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buff_num</span><span class="p">,</span>
			       <span class="k">enum</span> <span class="n">pch_ifreg</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ie</span><span class="p">,</span> <span class="n">enable</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span><span class="p">)</span>
		<span class="n">ie</span> <span class="o">=</span> <span class="n">PCH_IF_MCONT_RXIE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ie</span> <span class="o">=</span> <span class="n">PCH_IF_MCONT_TXIE</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buff_num</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">id2</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">PCH_ID_MSGVAL</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">((</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="n">dir</span><span class="p">].</span><span class="n">mcont</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">ie</span><span class="p">))</span>
		<span class="n">enable</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">enable</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pch_can_set_rx_buffer_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="n">buffer_num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buffer_num</span><span class="p">);</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RDWR</span> <span class="o">|</span> <span class="n">PCH_CMASK_CTRL</span><span class="p">,</span>
		  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span>
		<span class="n">pch_can_bit_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span>
				  <span class="n">PCH_IF_MCONT_EOB</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pch_can_bit_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">,</span> <span class="n">PCH_IF_MCONT_EOB</span><span class="p">);</span>

	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buffer_num</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">pch_can_get_rx_buffer_link</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buffer_num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">link</span><span class="p">;</span>

	<span class="n">iowrite32</span><span class="p">(</span><span class="n">PCH_CMASK_RX_TX_GET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cmask</span><span class="p">);</span>
	<span class="n">pch_can_rw_msg_obj</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">creq</span><span class="p">,</span> <span class="n">buffer_num</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ifregs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mcont</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCH_IF_MCONT_EOB</span><span class="p">)</span>
		<span class="n">link</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">link</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">link</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_get_buffer_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">treq1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">|</span>
	       <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">treq2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buf_stat</span><span class="p">;</span>	<span class="cm">/* Variable for reading the transmit buffer status. */</span>
	<span class="kt">int</span> <span class="n">counter</span> <span class="o">=</span> <span class="n">PCH_COUNTER_LIMIT</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Stop the CAN controller */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_STOP</span><span class="p">);</span>

	<span class="cm">/* Indicate that we are aboutto/in suspend */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">;</span>

	<span class="cm">/* Waiting for all transmission to complete. */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">buf_stat</span> <span class="o">=</span> <span class="n">pch_can_get_buffer_status</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">buf_stat</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">counter</span><span class="o">--</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">counter</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s -&gt; Transmission time out.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* Save interrupt configuration and then disable them */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">int_enables</span> <span class="o">=</span> <span class="n">pch_can_get_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_DISABLE</span><span class="p">);</span>

	<span class="cm">/* Save Tx buffer enable state */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_enable</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pch_can_get_rxtx_ir</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
							     <span class="n">PCH_TX_IFREG</span><span class="p">);</span>

	<span class="cm">/* Disable all Transmit buffers */</span>
	<span class="n">pch_can_set_tx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Save Rx buffer enable state */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_enable</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pch_can_get_rxtx_ir</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span>
							     <span class="n">PCH_RX_IFREG</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_link</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">pch_can_get_rx_buffer_link</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable all Receive buffers */</span>
	<span class="n">pch_can_set_rx_all</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">pci_save_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pci_save_state failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pci_enable_wake</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D3hot</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pci_choose_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pci_enable_device failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_enable_wake</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D3hot</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span><span class="p">;</span>

	<span class="cm">/* Disabling all interrupts. */</span>
	<span class="n">pch_can_set_int_enables</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_DISABLE</span><span class="p">);</span>

	<span class="cm">/* Setting the CAN device in Stop Mode. */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_STOP</span><span class="p">);</span>

	<span class="cm">/* Configuring the transmit and receive buffers. */</span>
	<span class="n">pch_can_config_rx_tx_buffers</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Restore the CAN state */</span>
	<span class="n">pch_set_bittiming</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Listen/Active */</span>
	<span class="n">pch_can_set_optmode</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Enabling the transmit buffer. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pch_can_set_rxtx</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_enable</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">],</span> <span class="n">PCH_TX_IFREG</span><span class="p">);</span>

	<span class="cm">/* Configuring the receive buffer and enabling them. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">PCH_RX_OBJ_START</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Restore buffer link */</span>
		<span class="n">pch_can_set_rx_buffer_link</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_link</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>

		<span class="cm">/* Restore buffer enables */</span>
		<span class="n">pch_can_set_rxtx</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_enable</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">],</span> <span class="n">PCH_RX_IFREG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable CAN Interrupts */</span>
	<span class="n">pch_can_set_int_custom</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Restore Run Mode */</span>
	<span class="n">pch_can_set_run_mode</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">PCH_CAN_RUN</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define pch_can_suspend NULL</span>
<span class="cp">#define pch_can_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pch_can_get_berr_counter</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">can_berr_counter</span> <span class="o">*</span><span class="n">bec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">errc</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">errc</span><span class="p">);</span>

	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">txerr</span> <span class="o">=</span> <span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_TEC</span><span class="p">;</span>
	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">rxerr</span> <span class="o">=</span> <span class="p">(</span><span class="n">errc</span> <span class="o">&amp;</span> <span class="n">PCH_REC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">pch_can_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				   <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pch_can_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed pci_enable_device %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rc</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">probe_exit_endev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">KBUILD_MODNAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed pci_request_regions %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rc</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">probe_exit_pcireq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">pci_iomap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed pci_iomap</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">probe_exit_ipmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ndev</span> <span class="o">=</span> <span class="n">alloc_candev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pch_can_priv</span><span class="p">),</span> <span class="n">PCH_TX_OBJ_END</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed alloc_candev</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">probe_exit_alloc_candev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">ndev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming_const</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pch_can_bittiming_const</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_set_mode</span> <span class="o">=</span> <span class="n">pch_can_do_set_mode</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_get_berr_counter</span> <span class="o">=</span> <span class="n">pch_can_get_berr_counter</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode_supported</span> <span class="o">=</span> <span class="n">CAN_CTRLMODE_LISTENONLY</span> <span class="o">|</span>
				       <span class="n">CAN_CTRLMODE_LOOPBACK</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_obj</span> <span class="o">=</span> <span class="n">PCH_TX_OBJ_START</span><span class="p">;</span> <span class="cm">/* Point head of Tx Obj */</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IFF_ECHO</span><span class="p">;</span>

	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pch_can_netdev_ops</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">clock</span><span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="n">PCH_CAN_CLK</span><span class="p">;</span> <span class="cm">/* Hz */</span>

	<span class="n">netif_napi_add</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">,</span> <span class="n">pch_can_poll</span><span class="p">,</span> <span class="n">PCH_RX_OBJ_END</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_enable_msi</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;PCH CAN opened without MSI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">use_msi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;PCH CAN opened with MSI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">use_msi</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">register_candev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed register_candev %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rc</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">probe_exit_reg_candev</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">probe_exit_reg_candev:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">use_msi</span><span class="p">)</span>
		<span class="n">pci_disable_msi</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">free_candev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="nl">probe_exit_alloc_candev:</span>
	<span class="n">pci_iounmap</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="nl">probe_exit_ipmap:</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">probe_exit_pcireq:</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">probe_exit_endev:</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">pch_can_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pch_can&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">pch_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">pch_can_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">pch_can_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">pch_can_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">pch_can_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_pci_driver</span><span class="p">(</span><span class="n">pch_can_pci_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Intel EG20T PCH CAN(Controller Area Network) Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="s">&quot;0.94&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
