Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Nov 26 20:25:56 2017
| Host         : ENG12412 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file SUB_RANGING_TOP_MODULE_control_sets_placed.rpt
| Design       : SUB_RANGING_TOP_MODULE
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               9 |            3 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                     |                                  |                1 |              1 |
|  clk_IBUF_BUFG | LSB_E/LSB_i                         | reset_IBUF                       |                1 |              3 |
|  clk_IBUF_BUFG | CLOCK_DIV/E[0]                      | reset_IBUF                       |                2 |              6 |
|  clk_IBUF_BUFG | CLOCK_DIV/Count_5us_Delay_reg[0][0] | LSB_E/Count_5us_Delay[8]_i_1_n_0 |                2 |              9 |
|  clk_IBUF_BUFG |                                     | CLOCK_DIV/COUNT_50hz[0]_i_1_n_0  |                6 |             22 |
+----------------+-------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


