/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dtram.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 10:35a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:57:07 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_dtram.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 10:35a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DTRAM_H__
#define BCHP_DTRAM_H__

/***************************************************************************
 *DTRAM - DVI and 656 Micro-Program Store
 ***************************************************************************/
#define BCHP_DTRAM_DTRAM_REV_ID                  0x00181000 /* Revision ID register for DTRAM block */
#define BCHP_DTRAM_DTRAM_CONFIG                  0x00181008 /* DTRAM Configuration Register */

/***************************************************************************
 *DTRAM_REV_ID - Revision ID register for DTRAM block
 ***************************************************************************/
/* DTRAM :: DTRAM_REV_ID :: reserved0 [31:16] */
#define BCHP_DTRAM_DTRAM_REV_ID_reserved0_MASK                     0xffff0000
#define BCHP_DTRAM_DTRAM_REV_ID_reserved0_SHIFT                    16

/* DTRAM :: DTRAM_REV_ID :: REVISION_ID [15:00] */
#define BCHP_DTRAM_DTRAM_REV_ID_REVISION_ID_MASK                   0x0000ffff
#define BCHP_DTRAM_DTRAM_REV_ID_REVISION_ID_SHIFT                  0

/***************************************************************************
 *DTRAM_CONFIG - DTRAM Configuration Register
 ***************************************************************************/
/* DTRAM :: DTRAM_CONFIG :: reserved0 [31:07] */
#define BCHP_DTRAM_DTRAM_CONFIG_reserved0_MASK                     0xffffff80
#define BCHP_DTRAM_DTRAM_CONFIG_reserved0_SHIFT                    7

/* DTRAM :: DTRAM_CONFIG :: reserved_for_eco1 [06:05] */
#define BCHP_DTRAM_DTRAM_CONFIG_reserved_for_eco1_MASK             0x00000060
#define BCHP_DTRAM_DTRAM_CONFIG_reserved_for_eco1_SHIFT            5

/* DTRAM :: DTRAM_CONFIG :: ARBITER_LATENCY [04:00] */
#define BCHP_DTRAM_DTRAM_CONFIG_ARBITER_LATENCY_MASK               0x0000001f
#define BCHP_DTRAM_DTRAM_CONFIG_ARBITER_LATENCY_SHIFT              0

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..127
 ***************************************************************************/
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ARRAY_BASE                     0x00181080
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ARRAY_START                    0
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ARRAY_END                      127
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *DMC_INSTRUCTION%i - DTRAM Register at location 0..127
 ***************************************************************************/
/* DTRAM :: DMC_INSTRUCTIONi :: reserved0 [31:24] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_reserved0_MASK                 0xff000000
#define BCHP_DTRAM_DMC_INSTRUCTIONi_reserved0_SHIFT                24

/* DTRAM :: DMC_INSTRUCTIONi :: OPCODE [23:21] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_MASK                    0x00e00000
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_SHIFT                   21
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_NOP                     0
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_SCOUNT                  1
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_CALL                    3
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_JUMP                    4
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_RELOAD                  5
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_LOAD                    6
#define BCHP_DTRAM_DMC_INSTRUCTIONi_OPCODE_ACCUM                   7

/* DTRAM :: DMC_INSTRUCTIONi :: RETURN_FLAG [20:20] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_RETURN_FLAG_MASK               0x00100000
#define BCHP_DTRAM_DMC_INSTRUCTIONi_RETURN_FLAG_SHIFT              20

/* DTRAM :: DMC_INSTRUCTIONi :: FLAGS_OR_ADDR [19:12] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_MASK             0x000ff000
#define BCHP_DTRAM_DMC_INSTRUCTIONi_FLAGS_OR_ADDR_SHIFT            12

/* union - case SCOUNT [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: SCOUNT :: COUNT [11:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_SCOUNT_COUNT_MASK              0x00000fff
#define BCHP_DTRAM_DMC_INSTRUCTIONi_SCOUNT_COUNT_SHIFT             0

/* union - case CALL [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: CALL :: COUNT [11:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_CALL_COUNT_MASK                0x00000fff
#define BCHP_DTRAM_DMC_INSTRUCTIONi_CALL_COUNT_SHIFT               0

/* union - case JUMP [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: JUMP :: reserved0 [11:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_JUMP_reserved0_MASK            0x00000fff
#define BCHP_DTRAM_DMC_INSTRUCTIONi_JUMP_reserved0_SHIFT           0

/* union - case RELOAD [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: RELOAD :: reserved0 [11:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_RELOAD_reserved0_MASK          0x00000fff
#define BCHP_DTRAM_DMC_INSTRUCTIONi_RELOAD_reserved0_SHIFT         0

/* union - case LOAD [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: LOAD :: reserved0 [11:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_LOAD_reserved0_MASK            0x00000fff
#define BCHP_DTRAM_DMC_INSTRUCTIONi_LOAD_reserved0_SHIFT           0

/* union - case ACCUM [11:00] */
/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: reserved0 [11:11] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_reserved0_MASK           0x00000800
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_reserved0_SHIFT          11

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: END_OF_PICTURE [10:10] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_END_OF_PICTURE_MASK      0x00000400
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_END_OF_PICTURE_SHIFT     10

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: END_OF_LINE [09:09] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_END_OF_LINE_MASK         0x00000200
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_END_OF_LINE_SHIFT        9

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: WALKING_RESTART [08:08] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_WALKING_RESTART_MASK     0x00000100
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_WALKING_RESTART_SHIFT    8

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: STEP_ONCE [07:07] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_STEP_ONCE_MASK           0x00000080
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_STEP_ONCE_SHIFT          7

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: ACCUMULATOR_RESTART [06:06] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ACCUMULATOR_RESTART_MASK 0x00000040
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ACCUMULATOR_RESTART_SHIFT 6

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: ACCELERATOR_RESTART [05:05] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ACCELERATOR_RESTART_MASK 0x00000020
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ACCELERATOR_RESTART_SHIFT 5

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: ADD_SUBTRACT [04:04] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ADD_SUBTRACT_MASK        0x00000010
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ADD_SUBTRACT_SHIFT       4

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: USE_PHASE [03:03] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_USE_PHASE_MASK           0x00000008
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_USE_PHASE_SHIFT          3

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: OUTPUT_ACCUMULATOR [02:02] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_OUTPUT_ACCUMULATOR_MASK  0x00000004
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_OUTPUT_ACCUMULATOR_SHIFT 2

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: ENABLE_ACCELERATION [01:01] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ENABLE_ACCELERATION_MASK 0x00000002
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ENABLE_ACCELERATION_SHIFT 1

/* DTRAM :: DMC_INSTRUCTIONi :: ACCUM :: ENABLE_ACCUMULATOR [00:00] */
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ENABLE_ACCUMULATOR_MASK  0x00000001
#define BCHP_DTRAM_DMC_INSTRUCTIONi_ACCUM_ENABLE_ACCUMULATOR_SHIFT 0


#endif /* #ifndef BCHP_DTRAM_H__ */

/* End of File */
