--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8306 paths analyzed, 1198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.273ns.
--------------------------------------------------------------------------------
Slack:                  12.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.218ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.688 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X15Y31.D4      net (fanout=6)        1.002   M_myState_buttonCounter[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.218ns (1.603ns logic, 5.615ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.688 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_3
    SLICE_X14Y33.D3      net (fanout=7)        1.110   M_myState_buttonCounter[3]
    SLICE_X14Y33.D       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW1
    SLICE_X14Y33.B1      net (fanout=2)        0.551   myState/N7
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.579ns logic, 5.627ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X14Y32.A1      net (fanout=6)        1.022   M_myState_buttonCounter[6]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (1.579ns logic, 5.616ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.430   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_0
    SLICE_X15Y31.D1      net (fanout=3)        1.065   M_myState_buttonReg[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (1.508ns logic, 5.678ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  12.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.688 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y31.D6      net (fanout=5)        0.927   M_myState_buttonCounter[1]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (1.654ns logic, 5.540ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X14Y32.A3      net (fanout=5)        1.007   M_myState_buttonCounter[7]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (1.579ns logic, 5.601ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.688 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y31.D5      net (fanout=7)        0.933   M_myState_buttonCounter[2]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.603ns logic, 5.546ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_5 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_5
    SLICE_X14Y32.A2      net (fanout=7)        0.961   M_myState_buttonCounter[5]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (1.579ns logic, 5.555ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.103ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_4 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_4
    SLICE_X16Y31.D1      net (fanout=4)        0.849   M_myState_buttonReg[4]
    SLICE_X16Y31.D       Tilo                  0.254   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW0
    SLICE_X14Y33.B4      net (fanout=2)        0.785   myState/N6
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (1.503ns logic, 5.600ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  12.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.430   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_3
    SLICE_X16Y31.D2      net (fanout=4)        0.797   M_myState_buttonReg[3]
    SLICE_X16Y31.D       Tilo                  0.254   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW0
    SLICE_X14Y33.B4      net (fanout=2)        0.785   myState/N6
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (1.503ns logic, 5.548ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.688 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_3
    SLICE_X16Y31.D6      net (fanout=7)        0.641   M_myState_buttonCounter[3]
    SLICE_X16Y31.D       Tilo                  0.254   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW0
    SLICE_X14Y33.B4      net (fanout=2)        0.785   myState/N6
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (1.598ns logic, 5.392ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_4 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AMUX    Tshcko                0.576   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_4
    SLICE_X14Y33.D4      net (fanout=7)        0.816   M_myState_buttonCounter[4]
    SLICE_X14Y33.D       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW1
    SLICE_X14Y33.B1      net (fanout=2)        0.551   myState/N7
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (1.630ns logic, 5.333ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X15Y31.D4      net (fanout=6)        1.002   M_myState_buttonCounter[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.627ns logic, 5.319ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_3
    SLICE_X14Y33.D3      net (fanout=7)        1.110   M_myState_buttonCounter[3]
    SLICE_X14Y33.D       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW1
    SLICE_X14Y33.B1      net (fanout=2)        0.551   myState/N7
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.603ns logic, 5.331ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.923ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X14Y32.A1      net (fanout=6)        1.022   M_myState_buttonCounter[6]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (1.603ns logic, 5.320ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.430   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_0
    SLICE_X15Y31.D1      net (fanout=3)        1.065   M_myState_buttonReg[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.532ns logic, 5.382ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.922ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y31.D6      net (fanout=5)        0.927   M_myState_buttonCounter[1]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.922ns (1.678ns logic, 5.244ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X14Y32.A3      net (fanout=5)        1.007   M_myState_buttonCounter[7]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.603ns logic, 5.305ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond3/M_stage_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.116ns (0.688 - 0.804)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond3/M_stage_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.AMUX     Tshcko                0.518   reset_cond3/M_stage_q[2]
                                                       reset_cond3/M_stage_q_3
    SLICE_X6Y43.B4       net (fanout=54)       4.095   M_reset_cond3_out
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (1.102ns logic, 5.724ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  13.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X15Y31.D4      net (fanout=6)        1.002   M_myState_buttonCounter[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.627ns logic, 5.265ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_3 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_3 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.DQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_3
    SLICE_X14Y33.D3      net (fanout=7)        1.110   M_myState_buttonCounter[3]
    SLICE_X14Y33.D       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW1
    SLICE_X14Y33.B1      net (fanout=2)        0.551   myState/N7
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (1.603ns logic, 5.277ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_6 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_6 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_6
    SLICE_X14Y32.A1      net (fanout=6)        1.022   M_myState_buttonCounter[6]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.603ns logic, 5.266ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_2
    SLICE_X15Y31.D5      net (fanout=7)        0.933   M_myState_buttonCounter[2]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.627ns logic, 5.250ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_2 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_2 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.430   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_2
    SLICE_X15Y31.D2      net (fanout=3)        0.755   M_myState_buttonReg[2]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X14Y33.C5      net (fanout=18)       1.629   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X14Y33.CLK     Tas                   0.349   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d131
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_20
    -------------------------------------------------  ---------------------------
    Total                                      6.876ns (1.508ns logic, 5.368ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_5 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_5 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_5
    SLICE_X14Y32.A2      net (fanout=7)        0.961   M_myState_buttonCounter[5]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (1.603ns logic, 5.259ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.430   M_myState_buttonReg[3]
                                                       myState/btnReg/M_regs_q_0
    SLICE_X15Y31.D1      net (fanout=3)        1.065   M_myState_buttonReg[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.532ns logic, 5.328ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_1 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.676 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_1 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.CMUX    Tshcko                0.576   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_1
    SLICE_X15Y31.D6      net (fanout=5)        0.927   M_myState_buttonCounter[1]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.868ns (1.678ns logic, 5.190ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_7 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.676 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_7 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.CQ      Tcko                  0.525   M_myState_buttonCounter[7]
                                                       myState/btnCounter/M_ctr_q_7
    SLICE_X14Y32.A3      net (fanout=5)        1.007   M_myState_buttonCounter[7]
    SLICE_X14Y32.A       Tilo                  0.235   myState/mainState/mypropogater/Mmux_chosenClk1
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW2
    SLICE_X14Y33.B5      net (fanout=2)        0.628   myState/N13
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.A4      net (fanout=18)       1.279   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d15
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (1.603ns logic, 5.251ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnCounter/M_ctr_q_0 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.687 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnCounter/M_ctr_q_0 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   M_myState_buttonCounter[3]
                                                       myState/btnCounter/M_ctr_q_0
    SLICE_X15Y31.D4      net (fanout=6)        1.002   M_myState_buttonCounter[0]
    SLICE_X15Y31.D       Tilo                  0.259   myState/mainState/mypropogater/slowclk25/M_ctr_q[21]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o3
    SLICE_X14Y33.B3      net (fanout=2)        0.647   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y45.D4      net (fanout=18)       1.233   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y45.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[24]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d171
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_24
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.627ns logic, 5.219ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/btnReg/M_regs_q_4 (FF)
  Destination:          myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.283 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/btnReg/M_regs_q_4 to myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_myState_buttonReg[7]
                                                       myState/btnReg/M_regs_q_4
    SLICE_X16Y31.D1      net (fanout=4)        0.849   M_myState_buttonReg[4]
    SLICE_X16Y31.D       Tilo                  0.254   M_myState_buttonCounter[7]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o1_SW0
    SLICE_X14Y33.B4      net (fanout=2)        0.785   myState/N6
    SLICE_X14Y33.B       Tilo                  0.235   myState/mainState/mypropogater/randomizer/clk_gen/M_w_q[20]
                                                       myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21_1
    SLICE_X6Y43.B2       net (fanout=4)        2.337   myState/M_btnReg_out[7]_PWR_3_o_equal_16_o21
    SLICE_X6Y43.B        Tilo                  0.235   myState/mainState/mypropogater/randomizer/M_numb_gen_num[2]
                                                       myState/mainState/mypropogater/rowCtr/Mcount_M_ctr_q_val1_1
    SLICE_X15Y39.B4      net (fanout=18)       1.333   myState/mainState/mypropogater/Mcount_M_ctr_q_val1
    SLICE_X15Y39.CLK     Tas                   0.373   myState/mainState/mypropogater/randomizer/M_clk_gen_num[2]
                                                       myState/mainState/mypropogater/randomizer/clk_gen/Mmux_M_w_d121
                                                       myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.527ns logic, 5.304ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/mainState/button_cond3/M_sync_out/CLK
  Logical resource: myState/mainState/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[11]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[15]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/mainState/button_cond2/M_ctr_q[19]/CLK
  Logical resource: myState/mainState/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[3]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/btnCounter/button_cond2/M_ctr_q[7]/CLK
  Logical resource: myState/btnCounter/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.273|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8306 paths, 0 nets, and 1060 connections

Design statistics:
   Minimum period:   7.273ns{1}   (Maximum frequency: 137.495MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 06:47:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



