#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 27 01:24:12 2024
# Process ID: 22300
# Current directory: F:/VIVADO_CLASS/240526_project_ver6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8704 F:\VIVADO_CLASS\240526_project_ver6\240526_project_ver6.xpr
# Log file: F:/VIVADO_CLASS/240526_project_ver6/vivado.log
# Journal file: F:/VIVADO_CLASS/240526_project_ver6\vivado.jou
# Running On: DESKTOP-O6IK6JF, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16866 MB
#-----------------------------------------------------------
start_gui
open_project F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1486.750 ; gain = 427.211
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 01:26:21 2024...
rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: clock_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.895 ; gain = 423.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock_top' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart_fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:45]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:45]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:81]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:81]
INFO: [Synth 8-6157] synthesizing module 'receiver' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:182]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:182]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:3]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register_file' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:46]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:46]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:66]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:108]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/fifo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/uart_fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:145]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock.v:3]
	Parameter SEC_COUNT bound to: 60 - type: integer 
	Parameter MIN_COUNT bound to: 60 - type: integer 
	Parameter HOUR_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'up_counter' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/up_counter.v:3]
	Parameter SEC_COUNT bound to: 60 - type: integer 
	Parameter MIN_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/up_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_top.v:176]
	Parameter SEC_COUNT bound to: 60 - type: integer 
	Parameter MIN_COUNT bound to: 60 - type: integer 
	Parameter HOUR_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_top.v:176]
INFO: [Synth 8-6157] synthesizing module 'fndController' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:157]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:136]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:136]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2x4' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:59]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2x4' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:59]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:75]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:75]
INFO: [Synth 8-6157] synthesizing module 'mux' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:89]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:98]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:89]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:108]
INFO: [Synth 8-226] default block is never used [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:108]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:157]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'button' [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/button.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/button.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock_top' (0#1) [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_top.v:3]
WARNING: [Synth 8-6014] Unused sequential element btn_mode_reg_reg was removed.  [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:64]
WARNING: [Synth 8-3848] Net tx in module/entity controlunit does not have driver. [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/clock_controlunit.v:13]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:165]
WARNING: [Synth 8-7137] Register r_tick_reg in module clkDiv__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/sources_1/imports/Desktop/FndController.v:165]
WARNING: [Synth 8-7129] Port tx in module controlunit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module controlunit is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module controlunit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2398.316 ; gain = 536.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2398.316 ; gain = 536.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2398.316 ; gain = 536.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2398.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [F:/VIVADO_CLASS/240526_project_ver6/240526_project_ver6.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2402.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2506.777 ; gain = 645.312
56 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2506.777 ; gain = 1014.766
close_project
open_project F:/VIVADO_CLASS/20240528_practice/20240528_practice.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/kccistc/Desktop/VIVADO_CLASS/20240528_practice' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '20240528_practice.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sim_1/new/tb_practice.sv w ]
add_files -fileset sim_1 F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sim_1/new/tb_practice.sv
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\imports\new\DedicatedProcessor.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\imports\new\DedicatedProcessor.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_practice' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/ContorlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContorlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module mux_2x1A
INFO: [VRFC 10-311] analyzing module mux_2x1B
INFO: [VRFC 10-311] analyzing module registerA
INFO: [VRFC 10-311] analyzing module registerB
INFO: [VRFC 10-311] analyzing module comparatorA
INFO: [VRFC 10-311] analyzing module comparatorB
INFO: [VRFC 10-311] analyzing module adderA
INFO: [VRFC 10-311] analyzing module adderB
INFO: [VRFC 10-311] analyzing module outBuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DedicatedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module BCDtoSEG
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sim_1/new/tb_practice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_practice
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ContorlUnit
Compiling module xil_defaultlib.mux_2x1A
Compiling module xil_defaultlib.mux_2x1B
Compiling module xil_defaultlib.registerA
Compiling module xil_defaultlib.registerB
Compiling module xil_defaultlib.comparatorA
Compiling module xil_defaultlib.adderA
Compiling module xil_defaultlib.adderB
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.clkDiv
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.digitSplitter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BCDtoSEG
Compiling module xil_defaultlib.fndController
Compiling module xil_defaultlib.DedicatedProcessor
Compiling module xil_defaultlib.tb_practice
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_practice_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_practice_behav -key {Behavioral:sim_1:Functional:tb_practice} -tclbatch {tb_practice.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_practice.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_practice_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.348 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_practice/dut/U_DP}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_practice/dut/U_CU}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_practice/dut/U_fnd}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_practice' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2545.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_practice' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/ContorlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContorlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module mux_2x1A
INFO: [VRFC 10-311] analyzing module mux_2x1B
INFO: [VRFC 10-311] analyzing module registerA
INFO: [VRFC 10-311] analyzing module registerB
INFO: [VRFC 10-311] analyzing module comparatorA
INFO: [VRFC 10-311] analyzing module comparatorB
INFO: [VRFC 10-311] analyzing module adderA
INFO: [VRFC 10-311] analyzing module adderB
INFO: [VRFC 10-311] analyzing module outBuf
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DedicatedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VIVADO_CLASS/20240528_practice/20240528_practice.srcs/sources_1/imports/new/fndController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fndController
INFO: [VRFC 10-311] analyzing module digitSplitter
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module BCDtoSEG
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module clkDiv
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ContorlUnit
Compiling module xil_defaultlib.mux_2x1A
Compiling module xil_defaultlib.mux_2x1B
Compiling module xil_defaultlib.registerA
Compiling module xil_defaultlib.registerB
Compiling module xil_defaultlib.comparatorA
Compiling module xil_defaultlib.adderA
Compiling module xil_defaultlib.adderB
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.clkDiv
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.digitSplitter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BCDtoSEG
Compiling module xil_defaultlib.fndController
Compiling module xil_defaultlib.DedicatedProcessor
Compiling module xil_defaultlib.tb_practice
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_practice_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_practice_behav -key {Behavioral:sim_1:Functional:tb_practice} -tclbatch {tb_practice.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_practice.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_practice_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_practice/dut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.348 ; gain = 0.000
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/user/Desktop/tb_practice_behav.wcfg
set_property xsim.view C:/Users/user/Desktop/tb_practice_behav.wcfg [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_practice'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_practice' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_practice_vlog.prj"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log"
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_practice_behav xil_defaultlib.tb_practice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/VIVADO_CLASS/20240528_practice/20240528_practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_practice_behav -key {Behavioral:sim_1:Functional:tb_practice} -tclbatch {tb_practice.tcl} -view {C:/Users/user/Desktop/tb_practice_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/user/Desktop/tb_practice_behav.wcfg
source tb_practice.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_practice_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2545.348 ; gain = 0.000
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/user/Desktop/tb_practice_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sim_1\new\tb_practice.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [F:\VIVADO_CLASS\20240528_practice\20240528_practice.srcs\sources_1\new\DataPath.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 28 21:05:01 2024...
