`timescale 1ns/1ns

module clock60(input clk, reset, output [5:0] count60);
	reg [25:0] count;
	
	always@(posedge clk) begin
		if(reset | (count==26'd50000000))
			count <= 26'd0;
		else if(count < 26'd50000000)
			count <= count + 1'b1;
	end

	assign count60 = count / 20'd833333;
endmodule
