

================================================================
== Vitis HLS Report for 'fpadd503_8_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:36:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    661|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     376|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     376|    752|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_151_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_180_p2      |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_174_p2       |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_229_p2      |       and|   0|  0|  64|          64|          64|
    |ap_condition_298        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_140_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_113_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_2_fu_240_p2     |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_199_p2       |        or|   0|  0|  64|          64|          64|
    |reuse_select_fu_164_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_4_fu_195_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_6_fu_234_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_7_fu_212_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_190_p2      |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 661|         556|         619|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |R_Z_address0_local       |  14|          3|    4|         12|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |carry_reg_84             |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    4|          8|
    |reuse_addr_reg_fu_46     |   9|          2|   31|         62|
    |reuse_reg_fu_50          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|  108|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |R_Z_addr_reg_284                  |   3|   0|    4|          1|
    |R_Z_addr_reg_284_pp0_iter1_reg    |   3|   0|    4|          1|
    |R_Z_load_reg_299                  |  64|   0|   64|          0|
    |addr_cmp_reg_289                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |b_load_reg_304                    |  64|   0|   64|          0|
    |carry_reg_84                      |   1|   0|    1|          0|
    |i_210_reg_275                     |   4|   0|    4|          0|
    |i_fu_54                           |   4|   0|    4|          0|
    |icmp_ln23_reg_280                 |   1|   0|    1|          0|
    |icmp_ln23_reg_280_pp0_iter1_reg   |   1|   0|    1|          0|
    |reuse_addr_reg_fu_46              |  31|   0|   32|          1|
    |reuse_reg_fu_50                   |  64|   0|   64|          0|
    |reuse_select_reg_310              |  64|   0|   64|          0|
    |tempReg_reg_315                   |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 376|   0|  379|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fpadd503.8_Pipeline_VITIS_LOOP_23_1|  return value|
|R_Z_address0  |  out|    4|   ap_memory|                                  R_Z|         array|
|R_Z_ce0       |  out|    1|   ap_memory|                                  R_Z|         array|
|R_Z_we0       |  out|    1|   ap_memory|                                  R_Z|         array|
|R_Z_d0        |  out|   64|   ap_memory|                                  R_Z|         array|
|R_Z_q0        |   in|   64|   ap_memory|                                  R_Z|         array|
|b_address0    |  out|    4|   ap_memory|                                    b|         array|
|b_ce0         |  out|    1|   ap_memory|                                    b|         array|
|b_q0          |   in|   64|   ap_memory|                                    b|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

