// Seed: 2775289566
module module_0
  import id_5::*;
(
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout logic [7:0] id_3;
  output logic [7:0] id_2;
  inout logic [7:0] id_1;
  wire id_6;
  assign id_5[1'b0] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_33;
  wire id_34;
  wire id_35;
  assign id_20 = id_19;
  wire id_36;
  wire id_37;
  xor primCall (
      id_28,
      id_29,
      id_22,
      id_30,
      id_31,
      id_37,
      id_35,
      id_17,
      id_24,
      id_34,
      id_13,
      id_21,
      id_26,
      id_36,
      id_9,
      id_19,
      id_32,
      id_14,
      id_6,
      id_7,
      id_18,
      id_20,
      id_11,
      id_1,
      id_25,
      id_16,
      id_8,
      id_10,
      id_33
  );
  module_0 modCall_1 (
      id_36,
      id_35,
      id_6,
      id_28
  );
  parameter id_38 = 1;
endmodule
