

================================================================
== Vivado HLS Report for 'crypto_kem_enc'
================================================================
* Date:           Sun Aug 23 21:46:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-------+---------+-------+---------+---------+
        |                           |                 |     Latency     |     Interval    | Pipeline|
        |          Instance         |      Module     |  min  |   max   |  min  |   max   |   Type  |
        +---------------------------+-----------------+-------+---------+-------+---------+---------+
        |grp_sha3_256_fu_62         |sha3_256         |   1564|     1564|   1564|     1564|   none  |
        |grp_randombytes_fu_71      |randombytes      |      ?|        ?|      ?|        ?|   none  |
        |grp_owcpa_enc_fu_87        |owcpa_enc        |  24200|  2968400|  24200|  2968400|   none  |
        |grp_poly_S3_tobytes_fu_96  |poly_S3_tobytes  |    701|      701|    701|      701|   none  |
        |grp_sample_iid_fu_105      |sample_iid       |   2101|     2101|   2101|     2101|   none  |
        +---------------------------+-----------------+-------+---------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |       27|      7|    8770|   45829|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     311|
|Register         |        -|      -|      17|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       31|      7|    8787|   46142|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|   ~0  |       3|      35|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-------+------+-------+
    |          Instance         |      Module     | BRAM_18K| DSP48E|  FF  |  LUT  |
    +---------------------------+-----------------+---------+-------+------+-------+
    |grp_owcpa_enc_fu_87        |owcpa_enc        |        5|      7|  1036|   4342|
    |grp_poly_S3_tobytes_fu_96  |poly_S3_tobytes  |        0|      0|    82|    226|
    |grp_randombytes_fu_71      |randombytes      |       12|      0|  1019|   5703|
    |grp_sample_iid_fu_105      |sample_iid       |        0|      0|    38|    227|
    |grp_sha3_256_fu_62         |sha3_256         |       10|      0|  6595|  35331|
    +---------------------------+-----------------+---------+-------+------+-------+
    |Total                      |                 |       27|      7|  8770|  45829|
    +---------------------------+-----------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |r_coeffs_U  |crypto_kem_enc_r_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    |m_coeffs_U  |crypto_kem_enc_r_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    |rm_U        |crypto_kem_enc_rm        |        1|  0|   0|   280|    8|     1|         2240|
    |rm_seed_U   |crypto_kem_enc_rm_seed   |        1|  0|   0|  1400|    8|     1|        11200|
    +------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                         |        4|  0|   0|  3082|   48|     4|        35872|
    +------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |DRBG_ctx_reseed_counter_o                  |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  56|         13|    1|         13|
    |grp_poly_S3_tobytes_fu_96_a_coeffs_q0      |  15|          3|   16|         48|
    |grp_poly_S3_tobytes_fu_96_a_coeffs_q1      |  15|          3|   16|         48|
    |grp_poly_S3_tobytes_fu_96_msg_offset       |  15|          3|   10|         30|
    |grp_sample_iid_fu_105_uniformbytes_offset  |  15|          3|   12|         36|
    |m_coeffs_address0                          |  15|          3|   10|         30|
    |m_coeffs_ce0                               |  15|          3|    1|          3|
    |m_coeffs_ce1                               |   9|          2|    1|          2|
    |m_coeffs_we0                               |   9|          2|    1|          2|
    |r_coeffs_address0                          |  15|          3|   10|         30|
    |r_coeffs_ce0                               |  15|          3|    1|          3|
    |r_coeffs_ce1                               |   9|          2|    1|          2|
    |r_coeffs_we0                               |   9|          2|    1|          2|
    |rm_address0                                |  21|          4|    9|         36|
    |rm_ce0                                     |  21|          4|    1|          4|
    |rm_seed_address0                           |  15|          3|   11|         33|
    |rm_seed_ce0                                |  15|          3|    1|          3|
    |rm_seed_we0                                |   9|          2|    1|          2|
    |rm_we0                                     |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 311|         65|  137|        393|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |grp_owcpa_enc_fu_87_ap_start_reg        |   1|   0|    1|          0|
    |grp_poly_S3_tobytes_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |grp_randombytes_fu_71_ap_start_reg      |   1|   0|    1|          0|
    |grp_sample_iid_fu_105_ap_start_reg      |   1|   0|    1|          0|
    |grp_sha3_256_fu_62_ap_start_reg         |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  17|   0|   17|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_done                           | out |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |      crypto_kem_enc     | return value |
|ap_return                         | out |   32| ap_ctrl_hs |      crypto_kem_enc     | return value |
|c_address0                        | out |   11|  ap_memory |            c            |     array    |
|c_ce0                             | out |    1|  ap_memory |            c            |     array    |
|c_we0                             | out |    1|  ap_memory |            c            |     array    |
|c_d0                              | out |    8|  ap_memory |            c            |     array    |
|c_address1                        | out |   11|  ap_memory |            c            |     array    |
|c_ce1                             | out |    1|  ap_memory |            c            |     array    |
|c_we1                             | out |    1|  ap_memory |            c            |     array    |
|c_d1                              | out |    8|  ap_memory |            c            |     array    |
|k_address0                        | out |    5|  ap_memory |            k            |     array    |
|k_ce0                             | out |    1|  ap_memory |            k            |     array    |
|k_we0                             | out |    1|  ap_memory |            k            |     array    |
|k_d0                              | out |    8|  ap_memory |            k            |     array    |
|pk_address0                       | out |   11|  ap_memory |            pk           |     array    |
|pk_ce0                            | out |    1|  ap_memory |            pk           |     array    |
|pk_q0                             |  in |    8|  ap_memory |            pk           |     array    |
|pk_address1                       | out |   11|  ap_memory |            pk           |     array    |
|pk_ce1                            | out |    1|  ap_memory |            pk           |     array    |
|pk_q1                             |  in |    8|  ap_memory |            pk           |     array    |
|DRBG_ctx_V_address0               | out |    4|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_ce0                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_we0                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_d0                     | out |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_q0                     |  in |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_address1               | out |    4|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_ce1                    | out |    1|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_V_q1                     |  in |    8|  ap_memory |        DRBG_ctx_V       |     array    |
|DRBG_ctx_Key_address0             | out |    5|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_ce0                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_we0                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_d0                   | out |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_q0                   |  in |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_address1             | out |    5|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_ce1                  | out |    1|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_Key_q1                   |  in |    8|  ap_memory |       DRBG_ctx_Key      |     array    |
|DRBG_ctx_reseed_counter_i         |  in |   32|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
|DRBG_ctx_reseed_counter_o         | out |   32|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
|DRBG_ctx_reseed_counter_o_ap_vld  | out |    1|   ap_ovld  | DRBG_ctx_reseed_counter |    pointer   |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%r_coeffs = alloca [701 x i16], align 2" [owcpa.c:48->kem.c:27]   --->   Operation 13 'alloca' 'r_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%m_coeffs = alloca [701 x i16], align 2" [owcpa.c:48->kem.c:27]   --->   Operation 14 'alloca' 'm_coeffs' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%rm = alloca [280 x i8], align 16" [kem.c:23]   --->   Operation 15 'alloca' 'rm' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 16 [1/1] (2.77ns)   --->   "%rm_seed = alloca [1400 x i8], align 16" [kem.c:24]   --->   Operation 16 'alloca' 'rm_seed' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @randombytes([1400 x i8]* %rm_seed) nounwind" [kem.c:26]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @randombytes([1400 x i8]* %rm_seed) nounwind" [kem.c:26]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 19 [2/2] (1.35ns)   --->   "call fastcc void @sample_iid([701 x i16]* %r_coeffs, [1400 x i8]* %rm_seed, i12 0) nounwind" [sample.c:20->owcpa.c:50->kem.c:27]   --->   Operation 19 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @sample_iid([701 x i16]* %r_coeffs, [1400 x i8]* %rm_seed, i12 0) nounwind" [sample.c:20->owcpa.c:50->kem.c:27]   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 21 [2/2] (1.35ns)   --->   "call fastcc void @sample_iid([701 x i16]* %m_coeffs, [1400 x i8]* %rm_seed, i12 700) nounwind" [sample.c:21->owcpa.c:50->kem.c:27]   --->   Operation 21 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 22 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([280 x i8]* %rm, i10 0, [701 x i16]* %r_coeffs) nounwind" [owcpa.c:52->kem.c:27]   --->   Operation 22 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @sample_iid([701 x i16]* %m_coeffs, [1400 x i8]* %rm_seed, i12 700) nounwind" [sample.c:21->owcpa.c:50->kem.c:27]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([280 x i8]* %rm, i10 0, [701 x i16]* %r_coeffs) nounwind" [owcpa.c:52->kem.c:27]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 25 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([280 x i8]* %rm, i10 140, [701 x i16]* %m_coeffs) nounwind" [owcpa.c:53->kem.c:27]   --->   Operation 25 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([280 x i8]* %rm, i10 140, [701 x i16]* %m_coeffs) nounwind" [owcpa.c:53->kem.c:27]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @sha3_256([32 x i8]* %k, [280 x i8]* %rm) nounwind" [kem.c:29]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @sha3_256([32 x i8]* %k, [280 x i8]* %rm) nounwind" [kem.c:29]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @owcpa_enc([1138 x i8]* %c, [280 x i8]* %rm, [1138 x i8]* %pk) nounwind" [kem.c:31]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1138 x i8]* %c) nounwind, !map !192"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %k) nounwind, !map !198"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1138 x i8]* %pk) nounwind, !map !202"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !206"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @crypto_kem_enc_str) nounwind"   --->   Operation 34 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @owcpa_enc([1138 x i8]* %c, [280 x i8]* %rm, [1138 x i8]* %pk) nounwind" [kem.c:31]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "ret i32 0" [kem.c:33]   --->   Operation 36 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_Key]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=15; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DRBG_ctx_reseed_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_coeffs    (alloca       ) [ 0011111000000]
m_coeffs    (alloca       ) [ 0011111110000]
rm          (alloca       ) [ 0011111111111]
rm_seed     (alloca       ) [ 0011111000000]
StgValue_18 (call         ) [ 0000000000000]
StgValue_20 (call         ) [ 0000000000000]
StgValue_23 (call         ) [ 0000000000000]
StgValue_24 (call         ) [ 0000000000000]
StgValue_26 (call         ) [ 0000000000000]
StgValue_28 (call         ) [ 0000000000000]
StgValue_30 (specbitsmap  ) [ 0000000000000]
StgValue_31 (specbitsmap  ) [ 0000000000000]
StgValue_32 (specbitsmap  ) [ 0000000000000]
StgValue_33 (specbitsmap  ) [ 0000000000000]
StgValue_34 (spectopmodule) [ 0000000000000]
StgValue_35 (call         ) [ 0000000000000]
StgValue_36 (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DRBG_ctx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sbox">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Rcon">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DRBG_ctx_Key">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DRBG_ctx_reseed_counter">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DRBG_ctx_reseed_counter"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="randombytes"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_iid"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poly_S3_tobytes"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha3_256"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="owcpa_enc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_kem_enc_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="r_coeffs_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_coeffs/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="m_coeffs_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_coeffs/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rm_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rm/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="rm_seed_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rm_seed/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_sha3_256_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="3" bw="64" slack="0"/>
<pin id="67" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/9 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_randombytes_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="8" slack="0"/>
<pin id="75" dir="0" index="3" bw="8" slack="0"/>
<pin id="76" dir="0" index="4" bw="8" slack="0"/>
<pin id="77" dir="0" index="5" bw="8" slack="0"/>
<pin id="78" dir="0" index="6" bw="32" slack="0"/>
<pin id="79" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_owcpa_enc_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="3" bw="8" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/11 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_poly_S3_tobytes_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/5 StgValue_25/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_sample_iid_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="3" bw="11" slack="0"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/3 StgValue_21/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="58" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="71" pin=4"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="71" pin=5"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="71" pin=6"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="105" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {11 12 }
	Port: k | {9 10 }
	Port: DRBG_ctx_V | {1 2 }
	Port: DRBG_ctx_Key | {1 2 }
	Port: DRBG_ctx_reseed_counter | {1 2 }
 - Input state : 
	Port: crypto_kem_enc : pk | {11 12 }
	Port: crypto_kem_enc : DRBG_ctx_V | {1 2 }
	Port: crypto_kem_enc : sbox | {1 2 }
	Port: crypto_kem_enc : Rcon | {1 2 }
	Port: crypto_kem_enc : DRBG_ctx_Key | {1 2 }
	Port: crypto_kem_enc : DRBG_ctx_reseed_counter | {1 2 }
	Port: crypto_kem_enc : KeccakF_RoundConstan | {9 10 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |     grp_sha3_256_fu_62    |    6    |    0    |  44.662 |  10812  |  34032  |
|          |   grp_randombytes_fu_71   |    6    |    0    | 113.786 |   2211  |   3898  |
|   call   |    grp_owcpa_enc_fu_87    |    5    |    7    | 78.6483 |   1609  |   3397  |
|          | grp_poly_S3_tobytes_fu_96 |    0    |    0    |  3.3105 |   126   |   197   |
|          |   grp_sample_iid_fu_105   |    0    |    0    |   5.4   |    45   |   194   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    17   |    7    | 245.807 |  14803  |  41718  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|KeccakF_RoundConstan|    2   |    0   |    0   |
|        Rcon        |    0   |    8   |    2   |
|      m_coeffs      |    1   |    0   |    0   |
|      r_coeffs      |    1   |    0   |    0   |
|         rm         |    1   |    0   |    0   |
|       rm_seed      |    1   |    0   |    0   |
|        sbox        |    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    8   |    8   |    2   |
+--------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------------|------|------|------|--------||---------|
| grp_poly_S3_tobytes_fu_96 |  p2  |   2  |   9  |   18   |
|   grp_sample_iid_fu_105   |  p3  |   2  |  11  |   22   |
|---------------------------|------|------|------|--------||---------|
|           Total           |      |      |      |   40   ||   2.7   |
|---------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   17   |    7   |   245  |  14803 |  41718 |
|   Memory  |    8   |    -   |    -   |    8   |    2   |
|Multiplexer|    -   |    -   |    2   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   25   |    7   |   248  |  14811 |  41720 |
+-----------+--------+--------+--------+--------+--------+
