#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 10 14:06:08 2025
# Process ID: 11576
# Current directory: C:/Users/kccistc/Desktop/250410_IType/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17604 C:\Users\kccistc\Desktop\250410_IType\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/250410_IType/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/250410_IType/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MCU
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.430 ; gain = 253.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/MCU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'RV32I_Core' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ControlUnit.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ControlUnit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ControlUnit.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (2#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:150]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:177]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:184]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:177]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:93]
INFO: [Synth 8-6157] synthesizing module 'BranchComparator' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'BranchComparator' (5#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:117]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:193]
INFO: [Synth 8-6155] done synthesizing module 'extend' (6#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:193]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'register' (7#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_Core' (9#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/RV32I_Core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/rom.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rom' (10#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/rom.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ram' (11#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/ram.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (12#1) [C:/Users/kccistc/Desktop/250410_IType/project_1/project_1.srcs/sources_1/new/MCU.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.750 ; gain = 331.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.750 ; gain = 331.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.750 ; gain = 331.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1515.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1750.898 ; gain = 567.016
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1750.898 ; gain = 647.504
