read -sv run_verilog_mid/adder_32b_9_81_286e723f1f412a8e67ba2708e8fd24de.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_81_286e723f1f412a8e67ba2708e8fd24de_yosys.v
