
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v' to AST representation.
Generating RTLIL representation for module `\dpram'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc505'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2480.13-2480.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2481.13-2481.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2482.13-2482.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2483.13-2483.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2484.13-2484.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2485.13-2485.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2486.16-2486.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478.1-2488.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d6_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2614.13-2614.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2615.13-2615.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2616.16-2616.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612.1-2618.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2745.13-2745.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2746.13-2746.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2747.16-2747.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743.1-2749.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2881.13-2881.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2882.13-2882.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2883.13-2883.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2884.13-2884.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2885.13-2885.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2886.13-2886.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2887.16-2887.24.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879.1-2889.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d6_S'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122.1-6131.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135.1-6144.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148.1-6157.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161.1-6170.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPAddSub_ExceptionModule
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_PrealignModule
root of   1 design levels: FPAddSub            
root of   0 design levels: FPMult_RoundModule  
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_PrepModule   
root of   1 design levels: FPMult_16           
root of   6 design levels: top                 
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
root of   2 design levels: td_fused_top_ap_hmul_0_max_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
root of   2 design levels: td_fused_top_ap_hadd_0_full_dsp_16
root of   1 design levels: td_fused_top_fifo_w6_d6_S
root of   0 design levels: td_fused_top_fifo_w6_d6_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d6_S
root of   0 design levels: td_fused_top_fifo_w12_d6_S_shiftReg
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
root of   0 design levels: td_fused_top_Block_entry_proc_proc505
root of   0 design levels: dpram               
Automatically selected top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             \td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             \td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 \dpram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 3
Parameter \NUM_WORDS = 8
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Parameter \AWIDTH = 5
Parameter \NUM_WORDS = 32
Parameter \DWIDTH = 16
Found cached RTLIL representation for module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 2
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \AWIDTH = 6
Parameter \NUM_WORDS = 64
Parameter \DWIDTH = 16
Generating RTLIL representation for module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.

2.12. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:                 $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:                 $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore

2.13. Analyzing design hierarchy..
Top module:  \top
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP49028
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d6_S
Used module:             \td_fused_top_fifo_w12_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d6_S
Used module:             \td_fused_top_fifo_w6_d6_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_Block_entry_proc_proc505
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_0_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:             $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_0_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore
Used module:                 $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore
Used module:                 $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore
Used module:                 $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Removing unused module `\dpram'.
Removed 7 unused modules.
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161$2150'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148$2149'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135$2148'.
Found and cleaned up 256 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122$2147'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096'.
Cleaned up 1025 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195 in module FPAddSub.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164 in module FPMult_16.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5950$2043 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5942$2039 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5934$2037 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5926$2026 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5918$2015 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5910$2008 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5902$1997 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5894$1990 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5886$1988 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5878$1984 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5870$1980 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5862$1978 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5811$1902 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5799$1898 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5791$1896 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5423$1828 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5415$1813 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5407$1798 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5399$1791 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5391$1784 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5383$1769 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5375$1754 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5367$1747 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5359$1740 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5351$1734 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5343$1718 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5335$1702 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5325$1691 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5315$1680 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5307$1668 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5299$1656 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5289$1645 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5279$1634 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5271$1632 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5263$1624 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5255$1620 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5247$1616 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5239$1614 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5231$1612 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5196$1570 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5184$1545 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5172$1524 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5160$1520 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5152$1518 in module td_fused_top_tdf3_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4898$1489 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4890$1481 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4882$1475 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4874$1469 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4866$1467 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4858$1459 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4850$1455 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4842$1451 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4834$1449 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4826$1447 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4800$1421 in module td_fused_top_tdf3_readFilters30.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4786$1408 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4774$1395 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4762$1391 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4754$1389 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4623$1368 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4615$1357 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4607$1350 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4599$1339 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4591$1332 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4583$1321 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4573$1306 in module td_fused_top_tdf3_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4559$1300 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4549$1285 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4541$1281 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4533$1270 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4503$1218 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4495$1216 in module td_fused_top_tdf3_get_next_ijk.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4345$1172 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4337$1166 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4329$1160 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4321$1156 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4313$1150 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4305$1148 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4297$1142 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4289$1138 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4281$1136 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4273$1134 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4251$1110 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4239$1101 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4213$1083 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4201$1079 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4193$1077 in module td_fused_top_tdf3_dot_product.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4029$1059 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4021$1055 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4013$1051 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4005$1047 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3997$1045 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3989$1041 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3981$1037 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3967$1027 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3959$1019 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3947$1013 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3939$1011 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3929$1006 in module td_fused_top_tdf3_accum_2.
Marked 8 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3653$943 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3639$922 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3625$901 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3617$899 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3609$891 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3591$883 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3583$879 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3575$875 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3567$873 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3559$871 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3551$867 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3543$863 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3535$861 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3527$859 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3519$835 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3511$811 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3493$797 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3475$783 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3419$727 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3411$722 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3399$705 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3387$692 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3375$688 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3367$686 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647 in module td_fused_top_fifo_w6_d6_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879$646 in module td_fused_top_fifo_w6_d6_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614 in module td_fused_top_fifo_w4_d2_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581 in module td_fused_top_fifo_w16_d2_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548 in module td_fused_top_fifo_w12_d6_S.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478$547 in module td_fused_top_fifo_w12_d6_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1999$460 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1987$456 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1975$452 in module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:949$2711 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:939$2703 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:929$2695 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:907$2688 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:898$2686 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:886$2682 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:874$2678 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2424$2588 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2414$2580 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2404$2572 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2392$2568 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2380$2564 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1292$2537 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1282$2529 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1272$2521 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1237$2505 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1228$2503 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1216$2499 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1204$2495 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:250$54 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:242$47 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:234$40 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:226$36 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:218$29 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:208$21 in module td_fused_top_Block_entry_proc_proc505.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:196$12 in module td_fused_top_Block_entry_proc_proc505.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:188$10 in module td_fused_top_Block_entry_proc_proc505.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:599$2410 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:589$2402 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:579$2394 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:557$2385 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:548$2383 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:536$2379 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:524$2375 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Removed a total of 6 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 2274 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$2163'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 2'01
  Set init value: \outputCount_4 = 16'0000000000000000
  Set init value: \outputChanIdx_4 = 16'0000000000000000
  Set init value: \outputRow_8_0 = 16'0000000000000000
  Set init value: \outputRow_8_1 = 16'0000000000000000
  Set init value: \outputRow_8_2 = 16'0000000000000000
  Set init value: \outputRow_8_3 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1895'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1517'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1388'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \i_2 = 16'0000000000000000
  Set init value: \j_2 = 16'0000000000000000
  Set init value: \k_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1215'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1076'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \accum_in_14_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1005'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 8'00000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2926$677'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2925$676'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2924$675'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2786$644'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2785$643'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2784$642'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2655$611'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2654$610'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2653$609'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2525$578'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2524$577'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2523$576'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$498'.
  Set init value: \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_readInputs_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:784$2732'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:783$2731'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:782$2730'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:779$2727'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:778$2726'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:777$2725'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:776$2724'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:775$2723'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:774$2722'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2341$2603'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2340$2602'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2339$2601'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2338$2600'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2337$2599'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1126$2558'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1125$2557'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1124$2556'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1123$2555'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1122$2554'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1121$2553'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1120$2552'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1119$2551'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1118$2550'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1117$2549'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1116$2548'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$59'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:439$2431'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:438$2430'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:437$2429'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:434$2426'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:433$2425'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:432$2424'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:431$2423'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:430$2422'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:429$2421'.
  Set init value: \iptr = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7547$2251'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7395$2226'.
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$2163'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161$2150'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148$2149'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135$2148'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122$2147'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6002$2069'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5950$2043'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5942$2039'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5934$2037'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5926$2026'.
     1/1: $1\out_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5918$2015'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5910$2008'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5902$1997'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5894$1990'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5886$1988'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5878$1984'.
     1/1: $1\ap_phi_mux_empty_139_phi_fu_132_p4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5870$1980'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5862$1978'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5856$1965'.
     1/1: $0\outputRow_8_3[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5850$1952'.
     1/1: $0\outputRow_8_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5844$1939'.
     1/1: $0\outputRow_8_1[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5838$1926'.
     1/1: $0\outputRow_8_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5832$1924'.
     1/1: $0\outputCount_4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5826$1920'.
     1/1: $0\outputChanIdx_4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5819$1918'.
     1/2: $0\icmp_ln87_reg_917[0:0]
     2/2: $0\out_data_addr_reg_903[11:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5811$1902'.
     1/1: $0\empty_139_reg_129[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5799$1898'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5791$1896'.
     1/1: $0\ap_CS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1895'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5481$1859'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5423$1828'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5415$1813'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5407$1798'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5399$1791'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5391$1784'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5383$1769'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5375$1754'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5367$1747'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5359$1740'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5351$1734'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5343$1718'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5335$1702'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5325$1691'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5315$1680'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5307$1668'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5299$1656'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5289$1645'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5279$1634'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5271$1632'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5263$1624'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5255$1620'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5247$1616'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5239$1614'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5231$1612'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5225$1608'.
     1/1: $0\icmp_ln24_reg_449[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
     1/3: $0\select_ln32_41_reg_474[15:0]
     2/3: $0\select_ln32_40_reg_469[15:0]
     3/3: $0\empty_142_reg_463[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5210$1600'.
     1/2: $0\add_ln31_reg_444[13:0]
     2/2: $0\is_padding_reg_436[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5204$1592'.
     1/1: $0\add_ln24_reg_458[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5196$1570'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5184$1545'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5172$1524'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5160$1520'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5152$1518'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1517'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4967$1516'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4941$1509'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4898$1489'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4890$1481'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4882$1475'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4874$1469'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4866$1467'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4858$1459'.
     1/1: $1\ap_phi_mux_kk_0_0_i_phi_fu_85_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4850$1455'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4842$1451'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4834$1449'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4826$1447'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4820$1445'.
     1/1: $0\tmp_reg_132[8:5]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4814$1441'.
     1/1: $0\icmp_ln48_reg_142[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4808$1435'.
     1/1: $0\add_ln48_reg_137[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4800$1421'.
     1/1: $0\kk_0_0_i_reg_81[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4786$1408'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4774$1395'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4762$1391'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4754$1389'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1388'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4642$1372'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4623$1368'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4615$1357'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4607$1350'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4599$1339'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4591$1332'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4583$1321'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4573$1306'.
     1/2: $2\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
     2/2: $1\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4559$1300'.
     1/3: $3\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     2/3: $2\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
     3/3: $1\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4549$1285'.
     1/2: $2\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
     2/2: $1\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4541$1281'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4533$1270'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4527$1259'.
     1/1: $0\k_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4521$1246'.
     1/1: $0\j_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4515$1231'.
     1/1: $0\i_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4503$1218'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4495$1216'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1215'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4386$1208'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4345$1172'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4337$1166'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4329$1160'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4321$1156'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4313$1150'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4305$1148'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4297$1142'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4289$1138'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4281$1136'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4273$1134'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4267$1128'.
     1/1: $0\trunc_ln149_reg_122[4:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
     1/3: $0\trunc_ln149_reg_122_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln148_reg_118_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln148_reg_118[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4251$1110'.
     1/1: $0\ic_0_0_reg_69[5:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4239$1101'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4213$1083'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4201$1079'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4193$1077'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1076'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4069$1070'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4029$1059'.
     1/3: $3\ap_NS_fsm[3:0]
     2/3: $2\ap_NS_fsm[3:0]
     3/3: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4021$1055'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4013$1051'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4005$1047'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3997$1045'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3989$1041'.
     1/1: $1\accum_in_14_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3981$1037'.
     1/1: $1\accum_in_14[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3975$1035'.
     1/1: $0\add_ln57_reg_91[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3967$1027'.
     1/1: $0\sum_01_reg_55[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3959$1019'.
     1/1: $0\i_1_1_reg_44[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3947$1013'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3939$1011'.
     1/1: $0\ap_CS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3929$1006'.
     1/1: $0\accum_in_14_preg[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1005'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3779$977'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3763$973'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3653$943'.
     1/8: $8\ap_NS_fsm[7:0]
     2/8: $7\ap_NS_fsm[7:0]
     3/8: $6\ap_NS_fsm[7:0]
     4/8: $5\ap_NS_fsm[7:0]
     5/8: $4\ap_NS_fsm[7:0]
     6/8: $3\ap_NS_fsm[7:0]
     7/8: $2\ap_NS_fsm[7:0]
     8/8: $1\ap_NS_fsm[7:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3639$922'.
     1/4: $4\grp_fu_311_p0[15:0]
     2/4: $3\grp_fu_311_p0[15:0]
     3/4: $2\grp_fu_311_p0[15:0]
     4/4: $1\grp_fu_311_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3625$901'.
     1/4: $4\grp_fu_305_p0[15:0]
     2/4: $3\grp_fu_305_p0[15:0]
     3/4: $2\grp_fu_305_p0[15:0]
     4/4: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3617$899'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3609$891'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3591$883'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3583$879'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3575$875'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3567$873'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3559$871'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3551$867'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3543$863'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3535$861'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3527$859'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3519$835'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3511$811'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3493$797'.
     1/5: $5\accum_in_0_address1[4:0]
     2/5: $4\accum_in_0_address1[4:0]
     3/5: $3\accum_in_0_address1[4:0]
     4/5: $2\accum_in_0_address1[4:0]
     5/5: $1\accum_in_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3475$783'.
     1/5: $5\accum_in_0_address0[4:0]
     2/5: $4\accum_in_0_address0[4:0]
     3/5: $3\accum_in_0_address0[4:0]
     4/5: $2\accum_in_0_address0[4:0]
     5/5: $1\accum_in_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3469$777'.
     1/1: $0\trunc_ln25_reg_508[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3462$773'.
     1/2: $0\tmp_reg_504_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_504[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3455$765'.
     1/2: $0\psum_5_reg_588[15:0]
     2/2: $0\psum_4_reg_583[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3448$757'.
     1/2: $0\psum_1_reg_543[15:0]
     2/2: $0\psum_0_reg_538[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
     1/8: $0\psum_0_01_reg_264[15:0]
     2/8: $0\psum_1_02_reg_252[15:0]
     3/8: $0\psum_2_03_reg_240[15:0]
     4/8: $0\psum_3_04_reg_228[15:0]
     5/8: $0\psum_4_05_reg_216[15:0]
     6/8: $0\psum_5_06_reg_204[15:0]
     7/8: $0\psum_6_07_reg_192[15:0]
     8/8: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
     1/3: $0\psum_3_reg_568[15:0]
     2/3: $0\psum_2_reg_563[15:0]
     3/3: $0\add_ln25_reg_558[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3419$727'.
     1/1: $0\x_reg_168[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3411$722'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3399$705'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3387$692'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3375$688'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3367$686'.
     1/1: $0\ap_CS_fsm[7:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3060$2739'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3056$2738'.
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3049$2737'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2926$677'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2925$676'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2924$675'.
Creating decoders for process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879$646'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
     1/6: $0\sr_5[5:0]
     2/6: $0\sr_4[5:0]
     3/6: $0\sr_3[5:0]
     4/6: $0\sr_2[5:0]
     5/6: $0\sr_1[5:0]
     6/6: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2786$644'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2785$643'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2784$642'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2734$612'.
     1/2: $0\sr_1[3:0]
     2/2: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2655$611'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2654$610'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2653$609'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2603$579'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2525$578'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2524$577'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2523$576'.
Creating decoders for process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478$547'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
     1/6: $0\sr_5[11:0]
     2/6: $0\sr_4[11:0]
     3/6: $0\sr_3[11:0]
     4/6: $0\sr_2[11:0]
     5/6: $0\sr_1[11:0]
     6/6: $0\sr_0[11:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3152$2735'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3148$2734'.
Creating decoders for process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3141$2733'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$498'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1999$460'.
     1/1: $0\ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1987$456'.
     1/1: $0\ap_sync_reg_tdf3_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1975$452'.
     1/1: $0\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:784$2732'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:783$2731'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:782$2730'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:781$2729'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:780$2728'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:779$2727'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:778$2726'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:777$2725'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:776$2724'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:775$2723'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:774$2722'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:949$2711'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:939$2703'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:929$2695'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:907$2688'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:898$2686'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:886$2682'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:874$2678'.
     1/1: $0\iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2341$2603'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2340$2602'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2339$2601'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2338$2600'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2337$2599'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2424$2588'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2414$2580'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2404$2572'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2392$2568'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2380$2564'.
     1/1: $0\iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1126$2558'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1125$2557'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1124$2556'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1123$2555'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1122$2554'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1121$2553'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1120$2552'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1119$2551'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1118$2550'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1117$2549'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1116$2548'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1292$2537'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1282$2529'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1272$2521'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1237$2505'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1228$2503'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1216$2499'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1204$2495'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$59'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:263$55'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:250$54'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:242$47'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:234$40'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:226$36'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:218$29'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:208$21'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:196$12'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:188$10'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:439$2431'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:438$2430'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:437$2429'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:436$2428'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:435$2427'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:434$2426'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:433$2425'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:432$2424'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:431$2423'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:430$2422'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:429$2421'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:599$2410'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:589$2402'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:579$2394'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:557$2385'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:548$2383'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:536$2379'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:524$2375'.
     1/1: $0\iptr[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253'.
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7547$2251'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229': $auto$proc_dlatch.cc:427:proc_dlatch$4407
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228': $auto$proc_dlatch.cc:427:proc_dlatch$4420
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7395$2226'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_78_fu_810_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161$2150'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_3' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161$2150'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_77_fu_650_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148$2149'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_2' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148$2149'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_76_fu_490_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135$2148'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135$2148'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\tmp_75_fu_330_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122$2147'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_tvar_int_0' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122$2147'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6002$2069'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5950$2043'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5942$2039'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5934$2037'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce0' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5926$2026'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5918$2015'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5910$2008'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5902$1997'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5894$1990'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5886$1988'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_phi_mux_empty_139_phi_fu_132_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5878$1984'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5870$1980'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5862$1978'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5481$1859'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5423$1828'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5415$1813'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5407$1798'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5399$1791'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5391$1784'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5383$1769'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5375$1754'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5367$1747'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5359$1740'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5351$1734'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5343$1718'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5335$1702'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5325$1691'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5315$1680'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5307$1668'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5299$1656'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5289$1645'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5279$1634'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5271$1632'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5263$1624'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5255$1620'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5247$1616'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5239$1614'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5231$1612'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_block_state1' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4941$1509'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_NS_fsm' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4898$1489'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4890$1481'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4882$1475'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\filter_data_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4874$1469'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_ready' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4866$1467'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_phi_mux_kk_0_0_i_phi_fu_85_p4' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4858$1459'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle_pp0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4850$1455'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4842$1451'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_done' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4834$1449'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4826$1447'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4642$1372'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4623$1368'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4615$1357'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4607$1350'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4599$1339'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4591$1332'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_ready' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4583$1321'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_k_14_new_0_i_phi_fu_82_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4573$1306'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_new_0_i_phi_fu_69_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4559$1300'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_flag_0_i_phi_fu_55_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4549$1285'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4541$1281'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4533$1270'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_block_state1' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4386$1208'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4345$1172'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4337$1166'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_we0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4329$1160'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4321$1156'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4313$1150'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_ready' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4305$1148'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4297$1142'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4289$1138'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_done' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4281$1136'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4273$1134'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_block_state1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4069$1070'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4029$1059'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_ready' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4021$1055'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4013$1051'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_done' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4005$1047'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3997$1045'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_14_ap_vld' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3989$1041'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_14' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3981$1037'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_467' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3779$977'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_block_state1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3763$973'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3653$943'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_311_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3639$922'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3625$901'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_ready' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3617$899'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3609$891'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_phi_ln45_phi_fu_290_p8' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3591$883'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3583$879'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3575$875'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_done' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3567$873'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3559$871'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3551$867'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3543$863'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3535$861'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3527$859'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3519$835'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3511$811'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3493$797'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3475$783'.
No latch inferred for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879$646'.
No latch inferred for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580'.
No latch inferred for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478$547'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:781$2729'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:780$2728'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:263$55'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:250$54'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_return' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:242$47'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:234$40'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:226$36'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc505.\ap_done' from process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:218$29'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_valid1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:436$2428'.
No latch inferred for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_q1' from process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:435$2427'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_3' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5856$1965'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5850$1952'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_1' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5844$1939'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_8_0' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5838$1926'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputCount_4' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5832$1924'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputChanIdx_4' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5826$1920'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_addr_reg_903' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5819$1918'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\icmp_ln87_reg_917' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5819$1918'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\empty_139_reg_129' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5811$1902'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5799$1898'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5791$1896'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln24_reg_449' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5225$1608'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_142_reg_463' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_40_reg_469' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln32_41_reg_474' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_436' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5210$1600'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln31_reg_444' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5210$1600'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln24_reg_458' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5204$1592'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5196$1570'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5184$1545'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5172$1524'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5160$1520'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5152$1518'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [4:0]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4967$1516'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_132 [8:5]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4820$1445'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\icmp_ln48_reg_142' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4814$1441'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\add_ln48_reg_137' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4808$1435'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\kk_0_0_i_reg_81' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4800$1421'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4786$1408'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4774$1395'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_done_reg' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4762$1391'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_CS_fsm' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4754$1389'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\k_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4527$1259'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\j_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4521$1246'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\i_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4515$1231'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4503$1218'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4495$1216'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4267$1128'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln148_reg_118_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln149_reg_122_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4251$1110'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4239$1101'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4213$1083'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_done_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4201$1079'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4193$1077'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\add_ln57_reg_91' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3975$1035'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\sum_01_reg_55' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3967$1027'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\i_1_1_reg_44' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3959$1019'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_done_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3947$1013'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3939$1011'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_14_preg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3929$1006'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\trunc_ln25_reg_508' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3469$777'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_504' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3462$773'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_504_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3462$773'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_reg_583' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3455$765'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_reg_588' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3455$765'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_reg_538' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3448$757'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_reg_543' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3448$757'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\add_ln25_reg_558' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_reg_563' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_reg_568' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\x_reg_168' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3419$727'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\q_reg_276' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3411$722'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3399$705'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3387$692'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_done_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3375$688'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3367$686'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\dout_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3060$2739'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\ce_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3056$2738'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\din0_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3049$2737'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.\din1_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3049$2737'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d6_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2734$612'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2734$612'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2603$579'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2603$579'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d6_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\dout_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3152$2735'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\ce_r' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3148$2734'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din0_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3141$2733'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.\din1_buf1' using process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3141$2733'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1999$460'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1987$456'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1975$452'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:949$2711'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:939$2703'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:929$2695'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:907$2688'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:898$2686'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:886$2682'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:874$2678'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2424$2588'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2414$2580'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2404$2572'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2392$2568'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2380$2564'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1292$2537'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1282$2529'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1272$2521'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_q1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_valid1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1237$2505'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1228$2503'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1216$2499'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1204$2495'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:208$21'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:196$12'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc505.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:188$10'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:599$2410'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:589$2402'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:579$2394'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387'.
  created $dff cell `$procdff$4568' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387'.
  created $dff cell `$procdff$4569' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:557$2385'.
  created $dff cell `$procdff$4570' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:548$2383'.
  created $dff cell `$procdff$4571' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:536$2379'.
  created $dff cell `$procdff$4572' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:524$2375'.
  created $dff cell `$procdff$4573' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7599$2254'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7580$2253'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7547$2251'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7445$2229'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7404$2228'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7395$2226'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
Removing empty process `FPAddSub.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:7143$2195'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
Removing empty process `FPMult_16.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6738$2164'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$2163'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6161$2150'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6148$2149'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6135$2148'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6122$2147'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6002$2069'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5950$2043'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5950$2043'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5942$2039'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5942$2039'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5934$2037'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5934$2037'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5926$2026'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5926$2026'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5918$2015'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5918$2015'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5910$2008'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5910$2008'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5902$1997'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5902$1997'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5894$1990'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5894$1990'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5886$1988'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5886$1988'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5878$1984'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5878$1984'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5870$1980'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5870$1980'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5862$1978'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5862$1978'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5856$1965'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5856$1965'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5850$1952'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5850$1952'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5844$1939'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5844$1939'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5838$1926'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5838$1926'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5832$1924'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5832$1924'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5826$1920'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5826$1920'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5819$1918'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5819$1918'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5811$1902'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5811$1902'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5799$1898'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5799$1898'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5791$1896'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5791$1896'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1895'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5481$1859'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5423$1828'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5423$1828'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5415$1813'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5415$1813'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5407$1798'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5407$1798'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5399$1791'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5399$1791'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5391$1784'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5391$1784'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5383$1769'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5383$1769'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5375$1754'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5375$1754'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5367$1747'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5367$1747'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5359$1740'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5359$1740'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5351$1734'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5351$1734'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5343$1718'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5343$1718'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5335$1702'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5335$1702'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5325$1691'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5325$1691'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5315$1680'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5315$1680'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5307$1668'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5307$1668'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5299$1656'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5299$1656'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5289$1645'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5289$1645'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5279$1634'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5279$1634'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5271$1632'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5271$1632'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5263$1624'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5263$1624'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5255$1620'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5255$1620'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5247$1616'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5247$1616'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5239$1614'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5239$1614'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5231$1612'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5231$1612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5225$1608'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5225$1608'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5217$1602'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5210$1600'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5210$1600'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5204$1592'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5204$1592'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5196$1570'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5196$1570'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5184$1545'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5184$1545'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5172$1524'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5172$1524'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5160$1520'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5160$1520'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5152$1518'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5152$1518'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1517'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4967$1516'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4941$1509'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4898$1489'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4898$1489'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4890$1481'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4890$1481'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4882$1475'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4882$1475'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4874$1469'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4874$1469'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4866$1467'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4866$1467'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4858$1459'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4858$1459'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4850$1455'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4850$1455'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4842$1451'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4842$1451'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4834$1449'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4834$1449'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4826$1447'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4826$1447'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4820$1445'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4820$1445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4814$1441'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4814$1441'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4808$1435'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4808$1435'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4800$1421'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4800$1421'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4786$1408'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4786$1408'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4774$1395'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4774$1395'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4762$1391'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4762$1391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4754$1389'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4754$1389'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1388'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4642$1372'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4623$1368'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4623$1368'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4615$1357'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4615$1357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4607$1350'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4607$1350'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4599$1339'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4599$1339'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4591$1332'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4591$1332'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4583$1321'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4583$1321'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4573$1306'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4573$1306'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4559$1300'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4559$1300'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4549$1285'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4549$1285'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4541$1281'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4541$1281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4533$1270'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4533$1270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4527$1259'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4527$1259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4521$1246'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4521$1246'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4515$1231'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4515$1231'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4503$1218'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4503$1218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4495$1216'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4495$1216'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1215'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4386$1208'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4345$1172'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4345$1172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4337$1166'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4337$1166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4329$1160'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4329$1160'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4321$1156'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4321$1156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4313$1150'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4313$1150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4305$1148'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4305$1148'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4297$1142'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4297$1142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4289$1138'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4289$1138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4281$1136'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4281$1136'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4273$1134'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4273$1134'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4267$1128'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4267$1128'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4259$1124'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4251$1110'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4251$1110'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4239$1101'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4239$1101'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4225$1096'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4213$1083'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4213$1083'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4201$1079'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4201$1079'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4193$1077'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4193$1077'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1076'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4069$1070'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4029$1059'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4029$1059'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4021$1055'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4021$1055'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4013$1051'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4013$1051'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4005$1047'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4005$1047'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3997$1045'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3997$1045'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3989$1041'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3989$1041'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3981$1037'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3981$1037'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3975$1035'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3975$1035'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3967$1027'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3967$1027'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3959$1019'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3959$1019'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3947$1013'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3947$1013'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3939$1011'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3939$1011'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3929$1006'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3929$1006'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$1005'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3779$977'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3763$973'.
Found and cleaned up 8 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3653$943'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3653$943'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3639$922'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3639$922'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3625$901'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3625$901'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3617$899'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3617$899'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3609$891'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3609$891'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3591$883'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3591$883'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3583$879'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3583$879'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3575$875'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3575$875'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3567$873'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3567$873'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3559$871'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3559$871'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3551$867'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3551$867'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3543$863'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3543$863'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3535$861'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3535$861'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3527$859'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3527$859'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3519$835'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3519$835'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3511$811'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3511$811'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3493$797'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3493$797'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3475$783'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3475$783'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3469$777'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3469$777'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3462$773'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3462$773'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3455$765'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3455$765'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3448$757'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3448$757'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3435$749'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3427$741'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3419$727'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3419$727'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3411$722'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3411$722'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3399$705'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3399$705'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3387$692'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3387$692'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3375$688'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3375$688'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3367$686'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3367$686'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3060$2739'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3060$2739'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3056$2738'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3049$2737'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3049$2737'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2926$677'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2925$676'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2924$675'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
Removing empty process `td_fused_top_fifo_w6_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2933$647'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879$646'.
Removing empty process `td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2879$646'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
Removing empty process `td_fused_top_fifo_w6_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2865$645'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2786$644'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2785$643'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2784$642'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2793$614'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2743$613'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2734$612'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2734$612'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2655$611'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2654$610'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2653$609'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2662$581'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2612$580'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2603$579'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2603$579'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2525$578'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2524$577'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2523$576'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
Removing empty process `td_fused_top_fifo_w12_d6_S.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2532$548'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478$547'.
Removing empty process `td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2478$547'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
Removing empty process `td_fused_top_fifo_w12_d6_S_shiftReg.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2464$546'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3152$2735'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3152$2735'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3148$2734'.
Found and cleaned up 1 empty switch in `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3141$2733'.
Removing empty process `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3141$2733'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$498'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1999$460'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1999$460'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1987$456'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1987$456'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1975$452'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP49028.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1975$452'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:784$2732'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:783$2731'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:782$2730'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:781$2729'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:780$2728'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:779$2727'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:778$2726'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:777$2725'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:776$2724'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:775$2723'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:774$2722'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:949$2711'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:949$2711'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:939$2703'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:939$2703'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:929$2695'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:929$2695'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:916$2690'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:907$2688'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:907$2688'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:898$2686'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:898$2686'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:886$2682'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:886$2682'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:874$2678'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:874$2678'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2341$2603'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2340$2602'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2339$2601'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2338$2600'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2337$2599'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2424$2588'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2424$2588'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2414$2580'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2414$2580'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2404$2572'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2404$2572'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2392$2568'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2392$2568'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2380$2564'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2380$2564'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1126$2558'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1125$2557'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1124$2556'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1123$2555'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1122$2554'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1121$2553'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1120$2552'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1119$2551'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1118$2550'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1117$2549'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1116$2548'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1292$2537'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1292$2537'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1282$2529'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1282$2529'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1272$2521'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1272$2521'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1259$2514'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1246$2507'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1237$2505'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1237$2505'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1228$2503'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1228$2503'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1216$2499'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1216$2499'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1204$2495'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1204$2495'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:0$59'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:263$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:250$54'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:250$54'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:242$47'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:242$47'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:234$40'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:234$40'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:226$36'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:226$36'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:218$29'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:218$29'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:208$21'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:208$21'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:196$12'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:196$12'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:188$10'.
Removing empty process `td_fused_top_Block_entry_proc_proc505.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:188$10'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:439$2431'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:438$2430'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:437$2429'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:436$2428'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:435$2427'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:434$2426'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:433$2425'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:432$2424'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:431$2423'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:430$2422'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:429$2421'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:599$2410'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:599$2410'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:589$2402'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:589$2402'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:579$2394'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:579$2394'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:566$2387'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:557$2385'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:557$2385'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:548$2383'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:548$2383'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:536$2379'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:536$2379'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:524$2375'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:524$2375'.
Cleaned up 371 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module top.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
<suppressed ~93 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~243 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~91 debug messages>
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~81 debug messages>
Optimizing module td_fused_top_tdf3_dot_product.
<suppressed ~99 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~35 debug messages>
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~244 debug messages>
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_fifo_w6_d6_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
<suppressed ~16 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~42 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_Block_entry_proc_proc505.
<suppressed ~23 debug messages>
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
<suppressed ~43 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_16.
Optimizing module top.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\top'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~429 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~78 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~225 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~81 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~174 debug messages>
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
<suppressed ~93 debug messages>
Removed a total of 670 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6971$2193: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6971$2193: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2948.
    dead port 1/2 on $mux $procmux$2967.
    dead port 2/2 on $mux $procmux$2967.
    dead port 1/2 on $mux $procmux$2973.
    dead port 2/2 on $mux $procmux$2973.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3052.
    dead port 1/2 on $mux $procmux$3097.
    dead port 1/2 on $mux $procmux$3082.
    dead port 2/2 on $mux $procmux$3082.
    dead port 1/2 on $mux $procmux$3121.
    dead port 2/2 on $mux $procmux$3024.
    dead port 2/2 on $mux $procmux$3043.
    dead port 1/2 on $mux $procmux$3106.
    dead port 1/2 on $mux $procmux$3130.
    dead port 2/2 on $mux $procmux$3035.
    dead port 2/2 on $mux $procmux$3030.
    dead port 1/2 on $mux $procmux$3070.
    dead port 2/2 on $mux $procmux$3070.
    dead port 1/2 on $mux $procmux$3079.
    dead port 2/2 on $mux $procmux$3079.
    dead port 2/2 on $mux $procmux$3033.
    dead port 1/2 on $mux $procmux$3067.
    dead port 2/2 on $mux $procmux$3067.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3207.
    dead port 2/2 on $mux $procmux$3214.
    dead port 2/2 on $mux $procmux$3202.
    dead port 1/2 on $mux $procmux$3267.
    dead port 2/2 on $mux $procmux$3267.
    dead port 2/2 on $mux $procmux$3205.
    dead port 2/2 on $mux $procmux$3222.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3304.
    dead port 2/2 on $mux $procmux$3304.
    dead port 1/2 on $mux $procmux$3310.
    dead port 2/2 on $mux $procmux$3310.
    dead port 1/2 on $mux $procmux$3319.
    dead port 2/2 on $mux $procmux$3337.
    dead port 1/2 on $mux $procmux$3346.
    dead port 2/2 on $mux $procmux$3326.
    dead port 2/2 on $mux $procmux$3329.
    dead port 2/2 on $mux $procmux$3331.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3380.
    dead port 1/2 on $mux $procmux$3444.
    dead port 2/2 on $mux $procmux$3444.
    dead port 2/2 on $mux $procmux$3382.
    dead port 2/2 on $mux $procmux$3389.
    dead port 2/2 on $mux $procmux$3397.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3485.
    dead port 2/2 on $mux $procmux$3494.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$3800.
    dead port 2/2 on $mux $procmux$3562.
    dead port 1/2 on $mux $procmux$3807.
    dead port 2/2 on $mux $procmux$3809.
    dead port 2/2 on $mux $procmux$3572.
    dead port 2/2 on $mux $procmux$3581.
    dead port 2/2 on $mux $procmux$3815.
    dead port 2/2 on $mux $procmux$3584.
    dead port 2/2 on $mux $procmux$3586.
    dead port 1/2 on $mux $procmux$3825.
    dead port 1/2 on $mux $procmux$3828.
    dead port 1/2 on $mux $procmux$3831.
    dead port 1/2 on $mux $procmux$3683.
    dead port 2/2 on $mux $procmux$3833.
    dead port 1/2 on $mux $procmux$3840.
    dead port 1/2 on $mux $procmux$3843.
    dead port 2/2 on $mux $procmux$3845.
    dead port 1/2 on $mux $procmux$3852.
    dead port 2/2 on $mux $procmux$3854.
    dead port 2/2 on $mux $procmux$3597.
    dead port 2/2 on $mux $procmux$3860.
    dead port 2/2 on $mux $procmux$3609.
    dead port 2/2 on $mux $procmux$3622.
    dead port 1/2 on $mux $procmux$3638.
    dead port 1/2 on $mux $procmux$3641.
    dead port 1/2 on $mux $procmux$3644.
    dead port 1/2 on $mux $procmux$3650.
    dead port 1/2 on $mux $procmux$3653.
    dead port 1/2 on $mux $procmux$3659.
    dead port 1/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3671.
    dead port 1/2 on $mux $procmux$3674.
    dead port 1/2 on $mux $procmux$3680.
    dead port 1/2 on $mux $procmux$3689.
    dead port 1/2 on $mux $procmux$3786.
    dead port 1/2 on $mux $procmux$3705.
    dead port 1/2 on $mux $procmux$3708.
    dead port 1/2 on $mux $procmux$3711.
    dead port 2/2 on $mux $procmux$3713.
    dead port 1/2 on $mux $procmux$3720.
    dead port 1/2 on $mux $procmux$3723.
    dead port 2/2 on $mux $procmux$3553.
    dead port 2/2 on $mux $procmux$3725.
    dead port 1/2 on $mux $procmux$3780.
    dead port 2/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3732.
    dead port 2/2 on $mux $procmux$3734.
    dead port 2/2 on $mux $procmux$3740.
    dead port 1/2 on $mux $procmux$3795.
    dead port 1/2 on $mux $procmux$3783.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 99 multiplexer ports.
<suppressed ~390 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$2771: { $procmux$2780_CMP $procmux$2778_CMP $auto$opt_reduce.cc:134:opt_mux$4607 }
    New ctrl vector for $pmux cell $procmux$2776: { $procmux$2780_CMP $auto$opt_reduce.cc:134:opt_mux$4609 $procmux$2777_CMP }
    New ctrl vector for $pmux cell $procmux$2761: { $procmux$2780_CMP $procmux$2779_CMP $auto$opt_reduce.cc:134:opt_mux$4611 }
    New ctrl vector for $pmux cell $procmux$2756: { $procmux$2760_CMP $auto$opt_reduce.cc:134:opt_mux$4613 $procmux$2757_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$2836: { }
    New ctrl vector for $pmux cell $procmux$2786: { $procmux$2840_CMP $procmux$2839_CMP $auto$opt_reduce.cc:134:opt_mux$4615 }
    New ctrl vector for $pmux cell $procmux$2781: { $procmux$2840_CMP $auto$opt_reduce.cc:134:opt_mux$4617 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$2856: { $procmux$2900_CMP $procmux$2899_CMP $auto$opt_reduce.cc:134:opt_mux$4619 }
    New ctrl vector for $pmux cell $procmux$2871: { $procmux$2900_CMP $procmux$2899_CMP $auto$opt_reduce.cc:134:opt_mux$4621 }
    New ctrl vector for $pmux cell $procmux$2851: { $procmux$2900_CMP $auto$opt_reduce.cc:134:opt_mux$4623 }
    New ctrl vector for $pmux cell $procmux$2891: { $procmux$2900_CMP $auto$opt_reduce.cc:134:opt_mux$4625 }
    New ctrl vector for $pmux cell $procmux$2866: { $procmux$2900_CMP $procmux$2899_CMP $auto$opt_reduce.cc:134:opt_mux$4627 }
    New ctrl vector for $pmux cell $procmux$2846: { $procmux$2900_CMP $auto$opt_reduce.cc:134:opt_mux$4629 }
    New ctrl vector for $pmux cell $procmux$2861: { $procmux$2900_CMP $procmux$2899_CMP $auto$opt_reduce.cc:134:opt_mux$4631 }
    New ctrl vector for $pmux cell $procmux$2896: { }
    New ctrl vector for $pmux cell $procmux$2841: { $procmux$2900_CMP $auto$opt_reduce.cc:134:opt_mux$4633 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \top.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Performed a total of 16 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\top'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
<suppressed ~3 debug messages>
Removed a total of 36 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4429 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$3003_Y, Q = \empty_139_reg_129, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4634 ($sdff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5968$2054_Y, Q = \empty_139_reg_129).
Adding EN signal on $procdff$4426 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6092$2137_Y, Q = \outputChanIdx_4).
Adding SRST signal on $auto$ff.cc:262:slice$4636 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \add_ln95_fu_871_p2, Q = \outputChanIdx_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$4427 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5970$2055_Y, Q = \out_data_addr_reg_903).
Adding EN signal on $procdff$4428 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:6022$2082_Y, Q = \icmp_ln87_reg_917).
Adding EN signal on $procdff$4423 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_1).
Adding EN signal on $procdff$4422 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_2).
Adding EN signal on $procdff$4425 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$2979_Y, Q = \outputCount_4).
Adding SRST signal on $auto$ff.cc:262:slice$4642 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \empty_139_reg_129, Q = \outputCount_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$4424 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_0).
Adding EN signal on $procdff$4421 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_8_3).
Adding SRST signal on $procdff$4431 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding SRST signal on $procdff$4430 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$3008_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4443 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$4442 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3188_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$4438 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5457$1857_Y, Q = \add_ln24_reg_458).
Adding EN signal on $procdff$4436 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5519$1880_Y, Q = \is_padding_reg_436).
Adding EN signal on $procdff$4435 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5537$1891_Y, Q = \select_ln32_41_reg_474).
Adding SRST signal on $auto$ff.cc:262:slice$4656 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_24_fu_405_p1, Q = \select_ln32_41_reg_474, rval = 16'0000000000000000).
Adding EN signal on $procdff$4437 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5459$1858_Y, Q = \add_ln31_reg_444).
Adding SRST signal on $procdff$4441 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3180_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4659 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding EN signal on $procdff$4432 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5511$1879_Y, Q = \icmp_ln24_reg_449).
Adding EN signal on $procdff$4433 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_142_reg_463).
Adding EN signal on $procdff$4434 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:5535$1889_Y, Q = \select_ln32_40_reg_469).
Adding SRST signal on $auto$ff.cc:262:slice$4665 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln31_23_fu_384_p1, Q = \select_ln32_40_reg_469, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4440 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3175_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4667 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$3175_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$4439 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$3170_Y, Q = \kk_0_i_i_reg_178).
Adding SRST signal on $procdff$4452 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$4451 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3286_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$4447 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4925$1507_Y, Q = \add_ln48_reg_137).
Adding SRST signal on $procdff$4450 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3278_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4679 ($sdff) from module td_fused_top_tdf3_readFilters30 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4449 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3273_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$4446 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4953$1515_Y, Q = \icmp_ln48_reg_142).
Adding EN signal on $procdff$4445 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \k_21, Q = \tmp_reg_132 [8:5]).
Setting constant 0-bit at position 0 on $procdff$4444 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 1 on $procdff$4444 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 2 on $procdff$4444 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 3 on $procdff$4444 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 4 on $procdff$4444 ($dff) from module td_fused_top_tdf3_readFilters30.
Adding EN signal on $procdff$4448 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$3265_Y, Q = \kk_0_0_i_reg_81).
Adding SRST signal on $procdff$4456 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3363_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$4453 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3322_Y, Q = \k_2).
Adding EN signal on $procdff$4455 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4658$1387_Y, Q = \i_2).
Adding SRST signal on $auto$ff.cc:262:slice$4693 ($dffe) from module td_fused_top_tdf3_get_next_ijk (D = \add_ln83_fu_136_p2, Q = \i_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$4454 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$3340_Y, Q = \j_2).
Adding SRST signal on $procdff$4457 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$4467 ($dff) from module td_fused_top_tdf3_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$4466 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3468_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4465 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3460_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4701 ($sdff) from module td_fused_top_tdf3_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4464 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3455_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$4463 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3447_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$4461 ($dff) from module td_fused_top_tdf3_dot_product (D = \trunc_ln149_reg_122, Q = \trunc_ln149_reg_122_pp0_iter1_reg).
Adding EN signal on $procdff$4460 ($dff) from module td_fused_top_tdf3_dot_product (D = \icmp_ln148_reg_118, Q = \icmp_ln148_reg_118_pp0_iter1_reg).
Adding EN signal on $procdff$4459 ($dff) from module td_fused_top_tdf3_dot_product (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4398$1214_Y, Q = \icmp_ln148_reg_118).
Adding EN signal on $procdff$4458 ($dff) from module td_fused_top_tdf3_dot_product (D = \ic_0_0_reg_69 [4:0], Q = \trunc_ln149_reg_122).
Adding SRST signal on $procdff$4462 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$3439_Y, Q = \ic_0_0_reg_69, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$4711 ($sdff) from module td_fused_top_tdf3_dot_product (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4372$1207_Y, Q = \ic_0_0_reg_69).
Adding SRST signal on $procdff$4473 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$3543_Y, Q = \accum_in_14_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4472 ($dff) from module td_fused_top_tdf3_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$4471 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$3532_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4470 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$3527_Y, Q = \i_1_1_reg_44, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4718 ($sdff) from module td_fused_top_tdf3_accum_2 (D = \add_ln57_reg_91, Q = \i_1_1_reg_44).
Adding SRST signal on $procdff$4469 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$3522_Y, Q = \sum_01_reg_55, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4720 ($sdff) from module td_fused_top_tdf3_accum_2 (D = \grp_fu_68_p2, Q = \sum_01_reg_55).
Adding EN signal on $procdff$4468 ($dff) from module td_fused_top_tdf3_accum_2 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:4059$1069_Y, Q = \add_ln57_reg_91).
Adding SRST signal on $procdff$4497 ($dff) from module td_fused_top_tdf3_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 8'00000001).
Adding SRST signal on $procdff$4496 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3927_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4495 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3919_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4727 ($sdff) from module td_fused_top_tdf3_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$4494 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3914_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4731 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3914_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$4493 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3906_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4735 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3721$972_Y, Q = \q_reg_276).
Adding EN signal on $procdff$4492 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3904_Y, Q = \x_reg_168).
Adding EN signal on $procdff$4490 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_reg_563).
Adding EN signal on $procdff$4489 ($dff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:3719$971_Y, Q = \add_ln25_reg_558).
Adding EN signal on $procdff$4491 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_3_reg_568).
Adding EN signal on $procdff$4488 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_0_reg_538, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$4487 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_1_reg_543, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$4486 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_2_reg_563, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$4485 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_3_reg_568, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$4484 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_4_reg_583, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$4483 ($dff) from module td_fused_top_tdf3_accum_1 (D = \psum_5_reg_588, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$4482 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$4481 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_7_08_reg_180).
Adding EN signal on $procdff$4480 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_1_reg_543).
Adding EN signal on $procdff$4479 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_reg_538).
Adding EN signal on $procdff$4478 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_311_p2, Q = \psum_5_reg_588).
Adding EN signal on $procdff$4477 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_reg_583).
Adding EN signal on $procdff$4476 ($dff) from module td_fused_top_tdf3_accum_1 (D = \tmp_reg_504, Q = \tmp_reg_504_pp0_iter1_reg).
Adding EN signal on $procdff$4475 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3698_Y [5], Q = \tmp_reg_504).
Adding EN signal on $procdff$4474 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$3698_Y [4:0], Q = \trunc_ln25_reg_508).
Adding EN signal on $procdff$4501 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$4500 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$4504 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$3946_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4760 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4503 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$3959_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4766 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$3959_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4502 ($dff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$3967_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$4774 ($sdff) from module td_fused_top_fifo_w6_d6_S (D = $procmux$3967_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4505 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4506 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$4507 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$4508 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$4509 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$4510 ($dff) from module td_fused_top_fifo_w6_d6_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding SRST signal on $procdff$4513 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$3994_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4784 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4512 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4007_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4790 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4007_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4511 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4015_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$4798 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$4015_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4514 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4515 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$4518 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4029_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4804 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4517 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4042_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4810 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4042_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4516 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4050_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$4818 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$4050_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4519 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4520 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$4523 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4064_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4824 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$4522 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4077_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4830 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4077_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$4521 ($dff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4085_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$4838 ($sdff) from module td_fused_top_fifo_w12_d6_S (D = $procmux$4085_Y, Q = \mOutPtr).
Adding EN signal on $procdff$4524 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$4525 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$4526 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$4527 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$4528 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$4529 ($dff) from module td_fused_top_fifo_w12_d6_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$4533 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$4532 ($dff) from module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$4536 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2045$487_Y, Q = \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$4535 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2047$488_Y, Q = \ap_sync_reg_tdf3_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$4534 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP49028 (D = $or$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:2049$489_Y, Q = \ap_sync_reg_tdf3_writeOutputs_unaligned_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$4545 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4189_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4859 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4187_Y, Q = \iptr).
Adding SRST signal on $procdff$4544 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4181_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4861 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4179_Y, Q = \tptr).
Adding SRST signal on $procdff$4543 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4542 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4541 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4161_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4865 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4161_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$4540 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4167_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4869 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:860$2671_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4539 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4153_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4871 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4153_Y, Q = \count).
Adding SRST signal on $procdff$4538 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4145_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4875 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4145_Y, Q = \full_n).
Adding SRST signal on $procdff$4537 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = $procmux$4134_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4879 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4550 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4229_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4883 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4227_Y, Q = \iptr).
Adding SRST signal on $procdff$4549 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4221_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4885 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4219_Y, Q = \tptr).
Adding SRST signal on $procdff$4548 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4213_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4887 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4213_Y, Q = \count).
Adding SRST signal on $procdff$4547 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4205_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4891 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4205_Y, Q = \full_n).
Adding SRST signal on $procdff$4546 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = $procmux$4194_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4895 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4561 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4303_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4899 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4301_Y, Q = \iptr).
Adding SRST signal on $procdff$4560 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4295_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4901 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4293_Y, Q = \tptr).
Adding SRST signal on $procdff$4559 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4558 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4557 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4275_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4905 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4275_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$4556 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4281_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4909 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1251$2513_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4555 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4261_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4911 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4261_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$4554 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4267_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4915 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:1264$2520_Y, Q = \reg_q1).
Adding SRST signal on $procdff$4553 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4253_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4917 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4253_Y, Q = \count).
Adding SRST signal on $procdff$4552 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4245_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4921 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4245_Y, Q = \full_n).
Adding SRST signal on $procdff$4551 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = $procmux$4234_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4925 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$4564 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$4563 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = $procmux$4328_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$4562 ($dff) from module td_fused_top_Block_entry_proc_proc505 (D = $procmux$4323_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4573 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4394_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4934 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4392_Y, Q = \iptr).
Adding SRST signal on $procdff$4572 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4386_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4936 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4384_Y, Q = \tptr).
Adding SRST signal on $procdff$4571 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$4570 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$4569 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4366_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4940 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4366_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$4568 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4372_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4944 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer_hls.v:571$2393_Y, Q = \reg_q0).
Adding SRST signal on $procdff$4567 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4358_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$4946 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4358_Y, Q = \count).
Adding SRST signal on $procdff$4566 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4350_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4950 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4350_Y, Q = \full_n).
Adding SRST signal on $procdff$4565 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = $procmux$4339_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4954 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 (D = 1'1, Q = \empty_n).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Removed 249 unused cells and 4255 unused wires.
<suppressed ~333 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~267 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Finding identical cells in module `\top'.
Removed a total of 6 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$4929 ($sdff) from module td_fused_top_Block_entry_proc_proc505 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$4958 ($sdff) from module td_fused_top_Block_entry_proc_proc505.
Adding SRST signal on $auto$ff.cc:262:slice$4696 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$4961 ($sdff) from module td_fused_top_tdf3_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \top..
Removed 4 unused cells and 10 unused wires.
<suppressed ~13 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~14 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module top.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 12 unused wires.
<suppressed ~4 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module top.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc505..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_0_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_0_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d6_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
  Optimizing cells in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
  Optimizing cells in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
  Optimizing cells in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc505.
  Optimizing cells in module \td_fused_top_ap_hadd_0_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_0_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d6_S_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0'.
Finding identical cells in module `$paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1'.
Finding identical cells in module `$paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0'.
Finding identical cells in module `$paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc505'.
Finding identical cells in module `\td_fused_top_ap_hadd_0_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_0_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d6_S_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0..
Finding unused cells or wires in module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1..
Finding unused cells or wires in module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0..
Finding unused cells or wires in module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc505..
Finding unused cells or wires in module \td_fused_top_ap_hadd_0_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_0_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d6_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \top..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.
Optimizing module $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.
Optimizing module $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.
Optimizing module $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc505.
Optimizing module td_fused_top_ap_hadd_0_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_0_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_fifo_w12_d6_S.
Optimizing module td_fused_top_fifo_w12_d6_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w6_d6_S.
Optimizing module td_fused_top_fifo_w6_d6_S_shiftReg.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module top.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram ===

   Number of wires:                  9
   Number of wire bits:             73
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0 ===

   Number of wires:                 99
   Number of wire bits:            349
   Number of public wires:          54
   Number of public wire bits:     285
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     10
     $logic_not                      6
     $logic_or                       1
     $mux                           35
     $not                            1
     $reduce_bool                    3
     $reduce_or                      1
     $sdff                           2
     $sdffe                          7
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore      2

=== $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram ===

   Number of wires:                  9
   Number of wire bits:             77
   Number of public wires:           9
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_0_full_dsp_16      1

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hmul_0_max_dsp_16      1

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          55
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     10
     $logic_not                      6
     $logic_or                       1
     $mux                           35
     $not                            1
     $reduce_bool                    3
     $reduce_or                      1
     $sdff                           2
     $sdffe                          7
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                     11
     $logic_not                      8
     $logic_or                       1
     $mux                           34
     $not                            1
     $reduce_bool                    4
     $reduce_or                      1
     $sdff                           2
     $sdffe                          9
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore      2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            3
     $and                            4
     $eq                             1
     $logic_and                      7
     $logic_not                      4
     $logic_or                       1
     $mux                            6
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          5
     $sub                            1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore      1

=== $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram ===

   Number of wires:                  9
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            5
     FPMult_ExecuteModule            1
     FPMult_NormalizeModule          1
     FPMult_PrepModule               1
     FPMult_RoundModule              1

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            2
     $and                            1
     $mux                            1
     $or                             1
     $reduce_or                      1
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                            2

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                            1
     $or                             3
     $reduce_and                     2
     $reduce_or                      3

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== td_fused_top_Block_entry_proc_proc505 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                            4
     $not                            1
     $or                             1
     $reduce_or                      1
     $sdff                           2

=== td_fused_top_ap_hadd_0_full_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub                        1

=== td_fused_top_ap_hmul_0_max_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPMult_16                       1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028 ===

   Number of wires:                249
   Number of wire bits:           2397
   Number of public wires:         222
   Number of public wire bits:    2370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and                           22
     $not                           10
     $or                             3
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0      1
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0      1
     $reduce_or                      1
     $sdff                           3
     td_fused_top_Block_entry_proc_proc505      1
     td_fused_top_fifo_w12_d6_S      1
     td_fused_top_fifo_w16_d2_S_x0      4
     td_fused_top_fifo_w4_d2_S_x      1
     td_fused_top_fifo_w6_d6_S       1
     td_fused_top_tdf3_accum_1       1
     td_fused_top_tdf3_accum_2       1
     td_fused_top_tdf3_dot_product      1
     td_fused_top_tdf3_get_next_ijk      1
     td_fused_top_tdf3_readFilters30      1
     td_fused_top_tdf3_readInputs      1
     td_fused_top_tdf3_writeOutputs_unaligned      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             78
   Number of public wires:          14
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2
     $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             82
   Number of public wires:          14
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2
     $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore ===

   Number of wires:                 13
   Number of wire bits:             81
   Number of public wires:          13
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            1
     $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1

=== td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore ===

   Number of wires:                 14
   Number of wire bits:             84
   Number of public wires:          14
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $and                            2
     $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram      1

=== td_fused_top_fifo_w12_d6_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w12_d6_S_shiftReg      1

=== td_fused_top_fifo_w12_d6_S_shiftReg ===

   Number of wires:                 16
   Number of wire bits:            106
   Number of public wires:          11
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dffe                           6
     $eq                             4
     $logic_not                      1
     $pmux                           1

=== td_fused_top_fifo_w16_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w16_d2_S_x0_shiftReg      1

=== td_fused_top_fifo_w16_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w4_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $and                            6
     $eq                             2
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w4_d2_S_x_shiftReg      1

=== td_fused_top_fifo_w4_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_fifo_w6_d6_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            1
     $and                            6
     $eq                             3
     $logic_and                      2
     $logic_not                      3
     $mux                            6
     $ne                             1
     $not                            2
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1
     $sdffe                          3
     $sub                            1
     td_fused_top_fifo_w6_d6_S_shiftReg      1

=== td_fused_top_fifo_w6_d6_S_shiftReg ===

   Number of wires:                 16
   Number of wire bits:             58
   Number of public wires:          11
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dffe                           6
     $eq                             4
     $logic_not                      1
     $pmux                           1

=== td_fused_top_tdf3_accum_1 ===

   Number of wires:                187
   Number of wire bits:           1497
   Number of public wires:         110
   Number of public wire bits:    1207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $add                            2
     $and                           21
     $dffe                          19
     $eq                            13
     $logic_not                      1
     $mux                           44
     $not                           10
     $or                            13
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      2
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffe                          3

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                 41
   Number of wire bits:            202
   Number of public wires:          28
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $and                            3
     $dffe                           1
     $eq                             5
     $mux                            8
     $not                            2
     $or                             1
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                 76
   Number of wire bits:            306
   Number of public wires:          45
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                            1
     $and                           12
     $dffe                           4
     $eq                             4
     $mux                           12
     $not                            8
     $or                             2
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      1
     $pmux                           1
     $reduce_or                      2
     $sdff                           4
     $sdffe                          2

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 50
   Number of wire bits:            233
   Number of public wires:          30
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $add                            3
     $and                            5
     $dffe                           2
     $eq                             3
     $mux                           12
     $not                            5
     $or                             4
     $reduce_or                      1
     $sdff                           1
     $sdffce                         1

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 66
   Number of wire bits:            307
   Number of public wires:          42
   Number of public wire bits:     269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                            2
     $and                            8
     $dffe                           4
     $eq                             4
     $mux                           14
     $not                            4
     $or                             1
     $pmux                           1
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                           3
     $sdffe                          1

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                146
   Number of wire bits:           1047
   Number of public wires:          97
   Number of public wire bits:     944
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $add                            2
     $and                           13
     $dffe                           6
     $eq                             5
     $gt                             2
     $mux                           30
     $not                            8
     $or                            12
     $pmux                           1
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           2
     $sdffce                         2
     $sdffe                          2
     $sub                            1

=== td_fused_top_tdf3_writeOutputs_unaligned ===

   Number of wires:                189
   Number of wire bits:          15519
   Number of public wires:         155
   Number of public wire bits:   15484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                125
     $add                            3
     $and                           25
     $dffe                           6
     $eq                             7
     $gt                             4
     $logic_not                      1
     $mux                           28
     $not                            5
     $or                            14
     $pmux                           1
     $reduce_or                      1
     $sdff                           2
     $sdffce                         2
     $sdffe                          1
     $shl                            8
     $shr                            4
     $sub                            1
     $xor                           12

=== top ===

   Number of wires:                119
   Number of wire bits:           4313
   Number of public wires:         119
   Number of public wire bits:    4313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     td_fused_top_dataflow_in_loop_TOP_LOOP49028      3

=== design hierarchy ===

   top                               1
     td_fused_top_dataflow_in_loop_TOP_LOOP49028      3
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0      1
         td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore      2
           $paramod$06d1378780a49be520a2b3a2c4922119883641e2\dpram      1
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0      1
         td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore      2
           $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0      1
         td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore      2
           $paramod$a6bb0a4edb988afd58ba32a584a6be99c2cc4c33\dpram      1
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0      1
         td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore      1
           $paramod$d469e4afe47aade94905ad9cf27ab37f760587d2\dpram      1
       td_fused_top_Block_entry_proc_proc505      1
       td_fused_top_fifo_w12_d6_S      1
         td_fused_top_fifo_w12_d6_S_shiftReg      1
       td_fused_top_fifo_w16_d2_S_x0      4
         td_fused_top_fifo_w16_d2_S_x0_shiftReg      1
       td_fused_top_fifo_w4_d2_S_x      1
         td_fused_top_fifo_w4_d2_S_x_shiftReg      1
       td_fused_top_fifo_w6_d6_S      1
         td_fused_top_fifo_w6_d6_S_shiftReg      1
       td_fused_top_tdf3_accum_1      1
         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      2
           td_fused_top_ap_hadd_0_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf3_accum_2      1
         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      1
           td_fused_top_ap_hadd_0_full_dsp_16      1
             FPAddSub                1
               FPAddSub_AlignModule      1
               FPAddSub_AlignShift1      1
               FPAddSub_AlignShift2      1
               FPAddSub_ExceptionModule      1
               FPAddSub_ExecutionModule      1
               FPAddSub_NormalizeModule      1
               FPAddSub_NormalizeShift1      1
               FPAddSub_NormalizeShift2      1
               FPAddSub_PrealignModule      1
               FPAddSub_RoundModule      1
       td_fused_top_tdf3_dot_product      1
         $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1      1
           td_fused_top_ap_hmul_0_max_dsp_16      1
             FPMult_16               1
               FPMult_ExecuteModule      1
               FPMult_NormalizeModule      1
               FPMult_PrepModule      1
               FPMult_RoundModule      1
       td_fused_top_tdf3_get_next_ijk      1
       td_fused_top_tdf3_readFilters30      1
       td_fused_top_tdf3_readInputs      1
       td_fused_top_tdf3_writeOutputs_unaligned      1

   Number of wires:               8441
   Number of wire bits:         100793
   Number of public wires:        5711
   Number of public wire bits:   92555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4872
     $add                          177
     $and                          687
     $dff                           24
     $dffe                         216
     $eq                           315
     $gt                            18
     $logic_and                    156
     $logic_not                    225
     $logic_or                      12
     $lt                             9
     $mul                            3
     $mux                         1266
     $ne                            21
     $not                          279
     $or                           324
     $pmux                         309
     $reduce_and                    75
     $reduce_bool                   72
     $reduce_or                    210
     $sdff                          84
     $sdffce                        15
     $sdffe                        180
     $shl                           24
     $shr                           12
     $sub                           63
     $xor                           75
     dual_port_ram                  21

Warnings: 20 unique messages, 20 total
End of script. Logfile hash: aac6c7fb54, CPU: user 2.26s system 0.03s, MEM: 55.98 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 6x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
