<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Register 'color_blinking_V' is power-on initialization." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.272+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'H_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.251+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'V_SYNC_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.239+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'B_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.230+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'G_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.215+0200" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'R_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="AXI_STREAM_TO_VGA_RED_255" solutionName="Zynq" date="2016-04-30T19:15:11.198+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
