{
    "code": "module TopModule (\n    input logic clk,               // Clock input, positive edge-triggered\n    input logic areset,            // Active high asynchronous reset\n    input logic [7:0] d,           // 8-bit data input, bit[0] is LSB\n    output logic [7:0] q           // 8-bit data output, bit[0] is LSB\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}