<!DOCTYPE topic PUBLIC "-//OASIS//DTD DITA Topic//EN" "topic.dtd"><topic id="topic32950860"><title>UART_REG</title><topic id="topic34087740"><title>Memory map</title><body><table><tgroup cols="3"><thead><row><entry>Address offset</entry><entry>Register</entry><entry>Access</entry></row></thead><tbody><row><entry>0h</entry><entry></entry><entry>read-only</entry></row><row><entry>0h</entry><entry>Transmitter Holding Register</entry><entry>write-only</entry></row><row><entry>4h</entry><entry>Interrupt Enable (Mask) Register</entry><entry>read-write</entry></row><row><entry>8h</entry><entry>Interrupt Identification Register</entry><entry>read-only</entry></row><row><entry>8h</entry><entry>FIFO Control Register</entry><entry>write-only</entry></row><row><entry>Ch</entry><entry>Line Control Register</entry><entry>read-write</entry></row><row><entry>14h</entry><entry>Line Status Register</entry><entry>read-write</entry></row></tbody></tgroup></table></body></topic><topic id="topic34025640"><title>UART_REG_RBR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_RBR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle"><xref href="NOT_IMPLEMENTED">UART_REG_RBR</xref></entry></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_RBR</entry></row></tbody></tgroup></table></body></topic><topic id="topic22847900"><title>UART_REG_THR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_THR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle" outputclass="shaded"/></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_THR</entry></row></tbody></tgroup></table></body></topic><topic id="topic34141780"><title>UART_REG_IER</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_IER</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle" morerows="1"><xref href="NOT_IMPLEMENTED">UART_REG_IER</xref></entry></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_IER</entry></row></tbody></tgroup></table></body></topic><topic id="topic26094220"><title>UART_REG_IIR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_IIR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle"><xref href="NOT_IMPLEMENTED">UART_REG_IIR</xref></entry></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_IIR</entry></row></tbody></tgroup></table></body></topic><topic id="topic34853500"><title>UART_REG_FCR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_FCR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle" outputclass="shaded"/></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_FCR</entry></row></tbody></tgroup></table></body></topic><topic id="topic34186340"><title>UART_REG_LCR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_LCR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle" morerows="1"><xref href="NOT_IMPLEMENTED">UART_REG_LCR</xref></entry></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_LCR</entry></row></tbody></tgroup></table></body></topic><topic id="topic34583840"><title>UART_REG_LSR</title><body><table><tgroup cols="2"><thead><row><entry>Name</entry><entry>Address offset</entry></row></thead><tbody><row><entry>UART_REG_LSR</entry><entry>0x</entry></row></tbody></tgroup></table><table id="33148600_regFigure" frame="all" outputclass="crr.regFigure regtable"><tgroup cols="33"><colspec align="center" colname="0"/><colspec align="center" colname="1"/><colspec align="center" colname="2"/><colspec align="center" colname="3"/><colspec align="center" colname="4"/><colspec align="center" colname="5"/><colspec align="center" colname="6"/><colspec align="center" colname="7"/><colspec align="center" colname="8"/><colspec align="center" colname="9"/><colspec align="center" colname="10"/><colspec align="center" colname="11"/><colspec align="center" colname="12"/><colspec align="center" colname="13"/><colspec align="center" colname="14"/><colspec align="center" colname="15"/><colspec align="center" colname="16"/><colspec align="center" colname="17"/><colspec align="center" colname="18"/><colspec align="center" colname="19"/><colspec align="center" colname="20"/><colspec align="center" colname="21"/><colspec align="center" colname="22"/><colspec align="center" colname="23"/><colspec align="center" colname="24"/><colspec align="center" colname="25"/><colspec align="center" colname="26"/><colspec align="center" colname="27"/><colspec align="center" colname="28"/><colspec align="center" colname="29"/><colspec align="center" colname="30"/><colspec align="center" colname="31"/><colspec align="center" colname="32"/><tbody><row><entry>Bits</entry><entry>31</entry><entry>30</entry><entry>29</entry><entry>28</entry><entry>27</entry><entry>26</entry><entry>25</entry><entry>24</entry><entry>23</entry><entry>22</entry><entry>21</entry><entry>20</entry><entry>19</entry><entry>18</entry><entry>17</entry><entry>16</entry><entry>15</entry><entry>14</entry><entry>13</entry><entry>12</entry><entry>11</entry><entry>10</entry><entry>9</entry><entry>8</entry><entry>7</entry><entry>6</entry><entry>5</entry><entry>4</entry><entry>3</entry><entry>2</entry><entry>1</entry><entry>0</entry></row><row><entry>R</entry><entry namest="1" nameend="32" valign="middle" morerows="1"><xref href="NOT_IMPLEMENTED">UART_REG_LSR</xref></entry></row><row><entry>W</entry></row><row><entry>Reset</entry></row></tbody></tgroup></table><table><tgroup cols="2"><thead><row><entry>Bit range</entry><entry>Name</entry></row></thead><tbody><row><entry>31 - 0</entry><entry>UART_REG_LSR</entry></row></tbody></tgroup></table></body></topic></topic>