// Seed: 887110597
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input wand id_2,
    input wire id_3,
    output supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    output wire id_7,
    output tri1 id_8,
    input wire id_9,
    output supply0 id_10
    , id_34,
    input wor id_11,
    output supply0 id_12,
    output uwire id_13,
    output tri0 id_14,
    input wire id_15,
    output tri0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input wand id_19,
    input uwire id_20,
    input wand id_21,
    output tri0 id_22,
    output tri id_23,
    input tri0 id_24,
    output wor id_25,
    output uwire id_26,
    input tri id_27,
    input tri0 id_28,
    output wire id_29,
    output tri1 id_30,
    input uwire id_31,
    input supply1 id_32
);
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    output tri id_9,
    output supply0 id_10
    , id_18,
    output wand id_11,
    output supply0 id_12,
    output wire id_13,
    input supply0 id_14,
    input wor id_15,
    input supply1 id_16
);
  generate
    supply0 id_19;
  endgenerate
  wire id_20;
  module_0(
      id_15,
      id_11,
      id_6,
      id_0,
      id_4,
      id_6,
      id_13,
      id_9,
      id_9,
      id_16,
      id_12,
      id_5,
      id_10,
      id_19,
      id_12,
      id_0,
      id_9,
      id_12,
      id_5,
      id_14,
      id_1,
      id_5,
      id_12,
      id_12,
      id_16,
      id_4,
      id_12,
      id_0,
      id_6,
      id_12,
      id_4,
      id_1,
      id_16
  );
  assign id_9 = id_19;
  wire id_21 = !id_6;
endmodule
