Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Oct  9 09:17:39 2024
| Host         : iron-02 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.455        0.000                      0                 1050        0.051        0.000                      0                 1050        2.000        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       16.460        0.000                      0                 1008        0.182        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0_1                                                                                                                                                    4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         16.455        0.000                      0                 1008        0.182        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0                                                                                                                                                      4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.455        0.000                      0                 1008        0.051        0.000                      0                 1008  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.455        0.000                      0                 1008        0.051        0.000                      0                 1008  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         30.664        0.000                      0                   42        0.376        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         30.664        0.000                      0                   42        0.244        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       30.664        0.000                      0                   42        0.244        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       30.669        0.000                      0                   42        0.376        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.460ns  (required time - arrival time)
  Source:                 interface/password_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 6.869ns (40.895%)  route 9.928ns (59.105%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.957    -0.759    interface/clk_out1
    SLICE_X104Y124       FDRE                                         r  interface/password_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDRE (Prop_fdre_C_Q)         0.518    -0.241 r  interface/password_reg[18]/Q
                         net (fo=3, routed)           0.611     0.370    interface/password[18]
    SLICE_X101Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.044 r  interface/mixed_a__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.053    interface/mixed_a__0_carry_i_10_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.387 r  interface/mixed_a__0_carry_i_9__0/O[1]
                         net (fo=7, routed)           1.015     2.402    interface/r2_out[0]
    SLICE_X100Y121       LUT3 (Prop_lut3_I1_O)        0.303     2.705 r  interface/mixed_a__0_carry_i_3/O
                         net (fo=1, routed)           0.332     3.037    user_verifier/passw_hasher/hasher4/DI[0]
    SLICE_X100Y122       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.557 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.557    user_verifier/passw_hasher/hasher4/mixed_a__0_carry_n_0
    SLICE_X100Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.880 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry__0/O[1]
                         net (fo=10, routed)          1.329     5.209    interface/r4_out[1]
    SLICE_X99Y122        LUT4 (Prop_lut4_I3_O)        0.334     5.543 r  interface/mixed_a__0_carry_i_2__0/O
                         net (fo=2, routed)           0.368     5.910    interface/password_reg[50]_0[1]
    SLICE_X98Y122        LUT5 (Prop_lut5_I0_O)        0.326     6.236 r  interface/mixed_a__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.236    user_verifier/passw_hasher/hasher6/valid0_carry_i_150_0[2]
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.616 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    user_verifier/passw_hasher/hasher6/mixed_a__0_carry_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.931 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.638     7.569    user_verifier/passw_hasher/hasher7/r6_out[5]
    SLICE_X98Y125        LUT6 (Prop_lut6_I5_O)        0.307     7.876 f  user_verifier/passw_hasher/hasher7/valid0_carry_i_137/O
                         net (fo=4, routed)           0.824     8.700    user_verifier/passw_hasher/hasher4/valid0_carry_i_74
    SLICE_X96Y125        LUT4 (Prop_lut4_I3_O)        0.146     8.846 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_120/O
                         net (fo=2, routed)           1.191    10.037    user_verifier/passw_hasher/hasher4/password_reg[4]_1
    SLICE_X94Y122        LUT4 (Prop_lut4_I0_O)        0.356    10.393 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_81/O
                         net (fo=2, routed)           0.783    11.176    user_verifier/passw_hasher/hasher4/valid0_carry_i_81_n_0
    SLICE_X94Y121        LUT4 (Prop_lut4_I3_O)        0.374    11.550 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_45/O
                         net (fo=2, routed)           1.340    12.890    interface/valid0_carry_i_4_0
    SLICE_X94Y118        LUT6 (Prop_lut6_I0_O)        0.348    13.238 r  interface/valid0_carry_i_18/O
                         net (fo=1, routed)           1.008    14.246    user_verifier/usern_cam/valid0_carry_0
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.124    14.370 r  user_verifier/usern_cam/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    14.370    user_verifier/usern_cam_n_7
    SLICE_X107Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.902 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.902    user_verifier/valid0_carry_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.016    user_verifier/valid0_carry__0_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.244 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.481    15.724    user_verifier/usern_cam/CO[0]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.313    16.037 r  user_verifier/usern_cam/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.037    interface/valid
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    interface/clk_out1
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.127    32.468    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.029    32.497    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.497    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 16.460    

Slack (MET) :             18.568ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 2.783ns (19.078%)  route 11.805ns (80.922%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.920    13.921    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.625    32.635    
                         clock uncertainty           -0.127    32.508    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.489    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.489    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 18.568    

Slack (MET) :             18.589ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 2.783ns (19.099%)  route 11.789ns (80.901%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.925    13.905    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.127    32.513    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.494    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.494    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 18.589    

Slack (MET) :             18.597ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 2.783ns (19.157%)  route 11.745ns (80.843%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.881    13.861    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.127    32.510    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.458    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                 18.597    

Slack (MET) :             18.653ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 2.783ns (19.220%)  route 11.696ns (80.780%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.906    13.813    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.127    32.513    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.466    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.466    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 18.653    

Slack (MET) :             18.655ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 2.783ns (19.188%)  route 11.721ns (80.812%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.857    13.837    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.127    32.510    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.492    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.492    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                 18.655    

Slack (MET) :             18.662ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.473ns  (logic 2.783ns (19.229%)  route 11.690ns (80.771%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.899    13.806    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.127    32.512    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.468    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.468    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 18.662    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 2.783ns (19.270%)  route 11.659ns (80.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.774    13.775    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.127    32.512    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.494    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         32.494    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.723ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.417ns  (logic 2.783ns (19.303%)  route 11.634ns (80.697%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.649    12.866    interface/x_dff/q_reg[2]_0
    SLICE_X102Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.761    13.751    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.127    32.513    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.474    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.474    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 18.723    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.401ns  (logic 2.783ns (19.324%)  route 11.618ns (80.676%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.622    12.839    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.963 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           0.772    13.735    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.127    32.512    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.482    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.482    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                 18.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.340%)  route 0.109ns (43.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X106Y112       FDRE                                         r  interface/usr_box/value_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[63]/Q
                         net (fo=4, routed)           0.109    -0.267    interface/username_tmp[63]
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.055    -0.449    interface/username_reg[63]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X109Y111       FDRE                                         r  interface/usr_box/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[22]/Q
                         net (fo=4, routed)           0.131    -0.244    interface/username_tmp[22]
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/clk_out1
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)         0.070    -0.430    interface/username_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    U3/inst/encg/pix_clk
    SLICE_X112Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.271    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X113Y134       LUT5 (Prop_lut5_I1_O)        0.045    -0.226 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.091    -0.413    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.707    -0.524    U3/inst/encb/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.247    U3/inst/encb/c0_q
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.075    -0.436    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 interface/vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/vga_control/clk_out1
    SLICE_X104Y138       FDRE                                         r  interface/vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/vga_control/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.086    -0.293    interface/vga_control/vcounter_reg[9]_0[1]
    SLICE_X105Y138       LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  interface/vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    interface/vga_control/plusOp__0[6]
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/vga_control/clk_out1
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X105Y138       FDRE (Hold_fdre_C_D)         0.092    -0.438    interface/vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X110Y113       FDRE                                         r  interface/usr_box/value_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[44]/Q
                         net (fo=4, routed)           0.172    -0.204    interface/username_tmp[44]
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.986    -0.754    interface/clk_out1
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.085    -0.398    interface/username_reg[44]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.464%)  route 0.144ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    interface/usr_box/clk_out1
    SLICE_X109Y113       FDRE                                         r  interface/usr_box/value_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  interface/usr_box/value_reg[38]/Q
                         net (fo=4, routed)           0.144    -0.233    interface/username_tmp[38]
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/C
                         clock pessimism              0.251    -0.502    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.072    -0.430    interface/username_reg[38]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.871%)  route 0.154ns (52.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X110Y112       FDRE                                         r  interface/usr_box/value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[46]/Q
                         net (fo=4, routed)           0.154    -0.221    interface/username_tmp[46]
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.063    -0.419    interface/username_reg[46]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/encg/pix_clk
    SLICE_X109Y134       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.233    U3/inst/encg/n1d[2]
    SLICE_X110Y134       LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    U3/inst/encg/q_m_1
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.091    -0.390    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.035%)  route 0.135ns (48.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/usr_box/clk_out1
    SLICE_X110Y109       FDRE                                         r  interface/usr_box/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/usr_box/value_reg[1]/Q
                         net (fo=13, routed)          0.135    -0.238    interface/username_tmp[1]
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.993    -0.747    interface/clk_out1
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.055    -0.446    interface/username_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[29].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[30].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[31].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[34].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[36].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 interface/password_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 6.869ns (40.895%)  route 9.928ns (59.105%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.957    -0.759    interface/clk_out1
    SLICE_X104Y124       FDRE                                         r  interface/password_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDRE (Prop_fdre_C_Q)         0.518    -0.241 r  interface/password_reg[18]/Q
                         net (fo=3, routed)           0.611     0.370    interface/password[18]
    SLICE_X101Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.044 r  interface/mixed_a__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.053    interface/mixed_a__0_carry_i_10_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.387 r  interface/mixed_a__0_carry_i_9__0/O[1]
                         net (fo=7, routed)           1.015     2.402    interface/r2_out[0]
    SLICE_X100Y121       LUT3 (Prop_lut3_I1_O)        0.303     2.705 r  interface/mixed_a__0_carry_i_3/O
                         net (fo=1, routed)           0.332     3.037    user_verifier/passw_hasher/hasher4/DI[0]
    SLICE_X100Y122       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.557 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.557    user_verifier/passw_hasher/hasher4/mixed_a__0_carry_n_0
    SLICE_X100Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.880 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry__0/O[1]
                         net (fo=10, routed)          1.329     5.209    interface/r4_out[1]
    SLICE_X99Y122        LUT4 (Prop_lut4_I3_O)        0.334     5.543 r  interface/mixed_a__0_carry_i_2__0/O
                         net (fo=2, routed)           0.368     5.910    interface/password_reg[50]_0[1]
    SLICE_X98Y122        LUT5 (Prop_lut5_I0_O)        0.326     6.236 r  interface/mixed_a__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.236    user_verifier/passw_hasher/hasher6/valid0_carry_i_150_0[2]
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.616 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    user_verifier/passw_hasher/hasher6/mixed_a__0_carry_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.931 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.638     7.569    user_verifier/passw_hasher/hasher7/r6_out[5]
    SLICE_X98Y125        LUT6 (Prop_lut6_I5_O)        0.307     7.876 f  user_verifier/passw_hasher/hasher7/valid0_carry_i_137/O
                         net (fo=4, routed)           0.824     8.700    user_verifier/passw_hasher/hasher4/valid0_carry_i_74
    SLICE_X96Y125        LUT4 (Prop_lut4_I3_O)        0.146     8.846 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_120/O
                         net (fo=2, routed)           1.191    10.037    user_verifier/passw_hasher/hasher4/password_reg[4]_1
    SLICE_X94Y122        LUT4 (Prop_lut4_I0_O)        0.356    10.393 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_81/O
                         net (fo=2, routed)           0.783    11.176    user_verifier/passw_hasher/hasher4/valid0_carry_i_81_n_0
    SLICE_X94Y121        LUT4 (Prop_lut4_I3_O)        0.374    11.550 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_45/O
                         net (fo=2, routed)           1.340    12.890    interface/valid0_carry_i_4_0
    SLICE_X94Y118        LUT6 (Prop_lut6_I0_O)        0.348    13.238 r  interface/valid0_carry_i_18/O
                         net (fo=1, routed)           1.008    14.246    user_verifier/usern_cam/valid0_carry_0
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.124    14.370 r  user_verifier/usern_cam/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    14.370    user_verifier/usern_cam_n_7
    SLICE_X107Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.902 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.902    user_verifier/valid0_carry_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.016    user_verifier/valid0_carry__0_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.244 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.481    15.724    user_verifier/usern_cam/CO[0]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.313    16.037 r  user_verifier/usern_cam/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.037    interface/valid
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    interface/clk_out1
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.029    32.493    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.493    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.563ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 2.783ns (19.078%)  route 11.805ns (80.922%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.920    13.921    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.625    32.635    
                         clock uncertainty           -0.131    32.504    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.485    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.485    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 18.563    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 2.783ns (19.099%)  route 11.789ns (80.901%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.925    13.905    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.490    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.592ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 2.783ns (19.157%)  route 11.745ns (80.843%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.881    13.861    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.454    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.454    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                 18.592    

Slack (MET) :             18.648ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 2.783ns (19.220%)  route 11.696ns (80.780%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.906    13.813    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.462    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.462    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 18.648    

Slack (MET) :             18.650ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 2.783ns (19.188%)  route 11.721ns (80.812%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.857    13.837    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.488    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.488    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                 18.650    

Slack (MET) :             18.657ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.473ns  (logic 2.783ns (19.229%)  route 11.690ns (80.771%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.899    13.806    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.464    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.464    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 18.657    

Slack (MET) :             18.714ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 2.783ns (19.270%)  route 11.659ns (80.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.774    13.775    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.490    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 18.714    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.417ns  (logic 2.783ns (19.303%)  route 11.634ns (80.697%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.649    12.866    interface/x_dff/q_reg[2]_0
    SLICE_X102Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.761    13.751    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.470    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.743ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.401ns  (logic 2.783ns (19.324%)  route 11.618ns (80.676%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.622    12.839    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.963 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           0.772    13.735    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.478    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                 18.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.340%)  route 0.109ns (43.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X106Y112       FDRE                                         r  interface/usr_box/value_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[63]/Q
                         net (fo=4, routed)           0.109    -0.267    interface/username_tmp[63]
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.055    -0.449    interface/username_reg[63]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X109Y111       FDRE                                         r  interface/usr_box/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[22]/Q
                         net (fo=4, routed)           0.131    -0.244    interface/username_tmp[22]
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/clk_out1
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/C
                         clock pessimism              0.251    -0.500    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)         0.070    -0.430    interface/username_reg[22]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    U3/inst/encg/pix_clk
    SLICE_X112Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.271    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X113Y134       LUT5 (Prop_lut5_I1_O)        0.045    -0.226 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.504    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.091    -0.413    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.707    -0.524    U3/inst/encb/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.247    U3/inst/encb/c0_q
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.075    -0.436    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 interface/vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/vga_control/clk_out1
    SLICE_X104Y138       FDRE                                         r  interface/vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/vga_control/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.086    -0.293    interface/vga_control/vcounter_reg[9]_0[1]
    SLICE_X105Y138       LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  interface/vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    interface/vga_control/plusOp__0[6]
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/vga_control/clk_out1
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X105Y138       FDRE (Hold_fdre_C_D)         0.092    -0.438    interface/vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X110Y113       FDRE                                         r  interface/usr_box/value_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[44]/Q
                         net (fo=4, routed)           0.172    -0.204    interface/username_tmp[44]
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.986    -0.754    interface/clk_out1
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.085    -0.398    interface/username_reg[44]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.464%)  route 0.144ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    interface/usr_box/clk_out1
    SLICE_X109Y113       FDRE                                         r  interface/usr_box/value_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  interface/usr_box/value_reg[38]/Q
                         net (fo=4, routed)           0.144    -0.233    interface/username_tmp[38]
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/C
                         clock pessimism              0.251    -0.502    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.072    -0.430    interface/username_reg[38]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.871%)  route 0.154ns (52.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X110Y112       FDRE                                         r  interface/usr_box/value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[46]/Q
                         net (fo=4, routed)           0.154    -0.221    interface/username_tmp[46]
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.063    -0.419    interface/username_reg[46]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/encg/pix_clk
    SLICE_X109Y134       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.233    U3/inst/encg/n1d[2]
    SLICE_X110Y134       LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    U3/inst/encg/q_m_1
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.091    -0.390    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.035%)  route 0.135ns (48.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/usr_box/clk_out1
    SLICE_X110Y109       FDRE                                         r  interface/usr_box/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/usr_box/value_reg[1]/Q
                         net (fo=13, routed)          0.135    -0.238    interface/username_tmp[1]
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.993    -0.747    interface/clk_out1
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/C
                         clock pessimism              0.246    -0.501    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.055    -0.446    interface/username_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y132   U3/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[29].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[30].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[31].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[34].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y133   U3/inst/srldly_0/srl[36].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[16].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 interface/password_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 6.869ns (40.895%)  route 9.928ns (59.105%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.957    -0.759    interface/clk_out1
    SLICE_X104Y124       FDRE                                         r  interface/password_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDRE (Prop_fdre_C_Q)         0.518    -0.241 r  interface/password_reg[18]/Q
                         net (fo=3, routed)           0.611     0.370    interface/password[18]
    SLICE_X101Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.044 r  interface/mixed_a__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.053    interface/mixed_a__0_carry_i_10_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.387 r  interface/mixed_a__0_carry_i_9__0/O[1]
                         net (fo=7, routed)           1.015     2.402    interface/r2_out[0]
    SLICE_X100Y121       LUT3 (Prop_lut3_I1_O)        0.303     2.705 r  interface/mixed_a__0_carry_i_3/O
                         net (fo=1, routed)           0.332     3.037    user_verifier/passw_hasher/hasher4/DI[0]
    SLICE_X100Y122       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.557 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.557    user_verifier/passw_hasher/hasher4/mixed_a__0_carry_n_0
    SLICE_X100Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.880 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry__0/O[1]
                         net (fo=10, routed)          1.329     5.209    interface/r4_out[1]
    SLICE_X99Y122        LUT4 (Prop_lut4_I3_O)        0.334     5.543 r  interface/mixed_a__0_carry_i_2__0/O
                         net (fo=2, routed)           0.368     5.910    interface/password_reg[50]_0[1]
    SLICE_X98Y122        LUT5 (Prop_lut5_I0_O)        0.326     6.236 r  interface/mixed_a__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.236    user_verifier/passw_hasher/hasher6/valid0_carry_i_150_0[2]
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.616 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    user_verifier/passw_hasher/hasher6/mixed_a__0_carry_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.931 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.638     7.569    user_verifier/passw_hasher/hasher7/r6_out[5]
    SLICE_X98Y125        LUT6 (Prop_lut6_I5_O)        0.307     7.876 f  user_verifier/passw_hasher/hasher7/valid0_carry_i_137/O
                         net (fo=4, routed)           0.824     8.700    user_verifier/passw_hasher/hasher4/valid0_carry_i_74
    SLICE_X96Y125        LUT4 (Prop_lut4_I3_O)        0.146     8.846 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_120/O
                         net (fo=2, routed)           1.191    10.037    user_verifier/passw_hasher/hasher4/password_reg[4]_1
    SLICE_X94Y122        LUT4 (Prop_lut4_I0_O)        0.356    10.393 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_81/O
                         net (fo=2, routed)           0.783    11.176    user_verifier/passw_hasher/hasher4/valid0_carry_i_81_n_0
    SLICE_X94Y121        LUT4 (Prop_lut4_I3_O)        0.374    11.550 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_45/O
                         net (fo=2, routed)           1.340    12.890    interface/valid0_carry_i_4_0
    SLICE_X94Y118        LUT6 (Prop_lut6_I0_O)        0.348    13.238 r  interface/valid0_carry_i_18/O
                         net (fo=1, routed)           1.008    14.246    user_verifier/usern_cam/valid0_carry_0
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.124    14.370 r  user_verifier/usern_cam/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    14.370    user_verifier/usern_cam_n_7
    SLICE_X107Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.902 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.902    user_verifier/valid0_carry_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.016    user_verifier/valid0_carry__0_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.244 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.481    15.724    user_verifier/usern_cam/CO[0]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.313    16.037 r  user_verifier/usern_cam/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.037    interface/valid
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    interface/clk_out1
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.029    32.493    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.493    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.563ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 2.783ns (19.078%)  route 11.805ns (80.922%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.920    13.921    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.625    32.635    
                         clock uncertainty           -0.131    32.504    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.485    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.485    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 18.563    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 2.783ns (19.099%)  route 11.789ns (80.901%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.925    13.905    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.490    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.592ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 2.783ns (19.157%)  route 11.745ns (80.843%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.881    13.861    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.454    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.454    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                 18.592    

Slack (MET) :             18.648ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 2.783ns (19.220%)  route 11.696ns (80.780%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.906    13.813    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.462    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.462    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 18.648    

Slack (MET) :             18.650ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 2.783ns (19.188%)  route 11.721ns (80.812%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.857    13.837    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.488    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.488    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                 18.650    

Slack (MET) :             18.657ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.473ns  (logic 2.783ns (19.229%)  route 11.690ns (80.771%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.899    13.806    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.464    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.464    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 18.657    

Slack (MET) :             18.714ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 2.783ns (19.270%)  route 11.659ns (80.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.774    13.775    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.490    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 18.714    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.417ns  (logic 2.783ns (19.303%)  route 11.634ns (80.697%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.649    12.866    interface/x_dff/q_reg[2]_0
    SLICE_X102Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.761    13.751    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.470    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.743ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.401ns  (logic 2.783ns (19.324%)  route 11.618ns (80.676%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.622    12.839    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.963 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           0.772    13.735    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.478    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                 18.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.340%)  route 0.109ns (43.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X106Y112       FDRE                                         r  interface/usr_box/value_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[63]/Q
                         net (fo=4, routed)           0.109    -0.267    interface/username_tmp[63]
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.131    -0.373    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.055    -0.318    interface/username_reg[63]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X109Y111       FDRE                                         r  interface/usr_box/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[22]/Q
                         net (fo=4, routed)           0.131    -0.244    interface/username_tmp[22]
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/clk_out1
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.131    -0.369    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)         0.070    -0.299    interface/username_reg[22]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    U3/inst/encg/pix_clk
    SLICE_X112Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.271    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X113Y134       LUT5 (Prop_lut5_I1_O)        0.045    -0.226 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.131    -0.373    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.091    -0.282    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.707    -0.524    U3/inst/encb/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.247    U3/inst/encb/c0_q
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.131    -0.380    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.075    -0.305    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 interface/vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/vga_control/clk_out1
    SLICE_X104Y138       FDRE                                         r  interface/vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/vga_control/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.086    -0.293    interface/vga_control/vcounter_reg[9]_0[1]
    SLICE_X105Y138       LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  interface/vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    interface/vga_control/plusOp__0[6]
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/vga_control/clk_out1
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X105Y138       FDRE (Hold_fdre_C_D)         0.092    -0.307    interface/vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X110Y113       FDRE                                         r  interface/usr_box/value_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[44]/Q
                         net (fo=4, routed)           0.172    -0.204    interface/username_tmp[44]
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.986    -0.754    interface/clk_out1
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.131    -0.352    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.085    -0.267    interface/username_reg[44]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.464%)  route 0.144ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    interface/usr_box/clk_out1
    SLICE_X109Y113       FDRE                                         r  interface/usr_box/value_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  interface/usr_box/value_reg[38]/Q
                         net (fo=4, routed)           0.144    -0.233    interface/username_tmp[38]
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/C
                         clock pessimism              0.251    -0.502    
                         clock uncertainty            0.131    -0.371    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.072    -0.299    interface/username_reg[38]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.871%)  route 0.154ns (52.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X110Y112       FDRE                                         r  interface/usr_box/value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[46]/Q
                         net (fo=4, routed)           0.154    -0.221    interface/username_tmp[46]
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.131    -0.351    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.063    -0.288    interface/username_reg[46]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/encg/pix_clk
    SLICE_X109Y134       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.233    U3/inst/encg/n1d[2]
    SLICE_X110Y134       LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    U3/inst/encg/q_m_1
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.091    -0.259    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.035%)  route 0.135ns (48.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/usr_box/clk_out1
    SLICE_X110Y109       FDRE                                         r  interface/usr_box/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/usr_box/value_reg[1]/Q
                         net (fo=13, routed)          0.135    -0.238    interface/username_tmp[1]
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.993    -0.747    interface/clk_out1
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.131    -0.370    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.055    -0.315    interface/username_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 interface/password_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 6.869ns (40.895%)  route 9.928ns (59.105%))
  Logic Levels:           19  (CARRY4=9 LUT3=1 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.957    -0.759    interface/clk_out1
    SLICE_X104Y124       FDRE                                         r  interface/password_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       FDRE (Prop_fdre_C_Q)         0.518    -0.241 r  interface/password_reg[18]/Q
                         net (fo=3, routed)           0.611     0.370    interface/password[18]
    SLICE_X101Y124       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.044 r  interface/mixed_a__0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.009     1.053    interface/mixed_a__0_carry_i_10_n_0
    SLICE_X101Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.387 r  interface/mixed_a__0_carry_i_9__0/O[1]
                         net (fo=7, routed)           1.015     2.402    interface/r2_out[0]
    SLICE_X100Y121       LUT3 (Prop_lut3_I1_O)        0.303     2.705 r  interface/mixed_a__0_carry_i_3/O
                         net (fo=1, routed)           0.332     3.037    user_verifier/passw_hasher/hasher4/DI[0]
    SLICE_X100Y122       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.557 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.557    user_verifier/passw_hasher/hasher4/mixed_a__0_carry_n_0
    SLICE_X100Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.880 r  user_verifier/passw_hasher/hasher4/mixed_a__0_carry__0/O[1]
                         net (fo=10, routed)          1.329     5.209    interface/r4_out[1]
    SLICE_X99Y122        LUT4 (Prop_lut4_I3_O)        0.334     5.543 r  interface/mixed_a__0_carry_i_2__0/O
                         net (fo=2, routed)           0.368     5.910    interface/password_reg[50]_0[1]
    SLICE_X98Y122        LUT5 (Prop_lut5_I0_O)        0.326     6.236 r  interface/mixed_a__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.236    user_verifier/passw_hasher/hasher6/valid0_carry_i_150_0[2]
    SLICE_X98Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.616 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.616    user_verifier/passw_hasher/hasher6/mixed_a__0_carry_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.931 r  user_verifier/passw_hasher/hasher6/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.638     7.569    user_verifier/passw_hasher/hasher7/r6_out[5]
    SLICE_X98Y125        LUT6 (Prop_lut6_I5_O)        0.307     7.876 f  user_verifier/passw_hasher/hasher7/valid0_carry_i_137/O
                         net (fo=4, routed)           0.824     8.700    user_verifier/passw_hasher/hasher4/valid0_carry_i_74
    SLICE_X96Y125        LUT4 (Prop_lut4_I3_O)        0.146     8.846 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_120/O
                         net (fo=2, routed)           1.191    10.037    user_verifier/passw_hasher/hasher4/password_reg[4]_1
    SLICE_X94Y122        LUT4 (Prop_lut4_I0_O)        0.356    10.393 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_81/O
                         net (fo=2, routed)           0.783    11.176    user_verifier/passw_hasher/hasher4/valid0_carry_i_81_n_0
    SLICE_X94Y121        LUT4 (Prop_lut4_I3_O)        0.374    11.550 f  user_verifier/passw_hasher/hasher4/valid0_carry_i_45/O
                         net (fo=2, routed)           1.340    12.890    interface/valid0_carry_i_4_0
    SLICE_X94Y118        LUT6 (Prop_lut6_I0_O)        0.348    13.238 r  interface/valid0_carry_i_18/O
                         net (fo=1, routed)           1.008    14.246    user_verifier/usern_cam/valid0_carry_0
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.124    14.370 r  user_verifier/usern_cam/valid0_carry_i_4/O
                         net (fo=1, routed)           0.000    14.370    user_verifier/usern_cam_n_7
    SLICE_X107Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.902 r  user_verifier/valid0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.902    user_verifier/valid0_carry_n_0
    SLICE_X107Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  user_verifier/valid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.016    user_verifier/valid0_carry__0_n_0
    SLICE_X107Y120       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.244 r  user_verifier/valid0_carry__1/CO[2]
                         net (fo=1, routed)           0.481    15.724    user_verifier/usern_cam/CO[0]
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.313    16.037 r  user_verifier/usern_cam/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.037    interface/valid
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.846    32.011    interface/clk_out1
    SLICE_X109Y120       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.029    32.493    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.493    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.563ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 2.783ns (19.078%)  route 11.805ns (80.922%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.920    13.921    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.625    32.635    
                         clock uncertainty           -0.131    32.504    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.485    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.485    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                 18.563    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 2.783ns (19.099%)  route 11.789ns (80.901%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.925    13.905    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.490    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.592ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.528ns  (logic 2.783ns (19.157%)  route 11.745ns (80.843%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.881    13.861    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    32.454    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         32.454    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                 18.592    

Slack (MET) :             18.648ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 2.783ns (19.220%)  route 11.696ns (80.780%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.906    13.813    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.462    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         32.462    
                         arrival time                         -13.813    
  -------------------------------------------------------------------
                         slack                                 18.648    

Slack (MET) :             18.650ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 2.783ns (19.188%)  route 11.721ns (80.812%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 32.012 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.639    12.856    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I4_O)        0.124    12.980 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           0.857    13.837    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.847    32.012    U3/inst/srldly_0/pix_clk
    SLICE_X108Y131       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.625    32.637    
                         clock uncertainty           -0.131    32.506    
    SLICE_X108Y131       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.488    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         32.488    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                 18.650    

Slack (MET) :             18.657ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.473ns  (logic 2.783ns (19.229%)  route 11.690ns (80.771%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.567    12.784    interface/y_dff/TMDS_Clk_p
    SLICE_X103Y132       LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  interface/y_dff/U3_i_4/O
                         net (fo=4, routed)           0.899    13.806    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.464    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         32.464    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 18.657    

Slack (MET) :             18.714ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.442ns  (logic 2.783ns (19.270%)  route 11.659ns (80.730%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.660    12.877    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I2_O)        0.124    13.001 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           0.774    13.775    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.490    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         32.490    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                 18.714    

Slack (MET) :             18.719ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.417ns  (logic 2.783ns (19.303%)  route 11.634ns (80.697%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 32.015 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.649    12.866    interface/x_dff/q_reg[2]_0
    SLICE_X102Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           0.761    13.751    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.850    32.015    U3/inst/srldly_0/pix_clk
    SLICE_X108Y133       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.625    32.640    
                         clock uncertainty           -0.131    32.509    
    SLICE_X108Y133       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.470    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.470    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 18.719    

Slack (MET) :             18.743ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.401ns  (logic 2.783ns (19.324%)  route 11.618ns (80.676%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.050    -0.666    interface/x_dff/clk_out1
    SLICE_X107Y135       FDRE                                         r  interface/x_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y135       FDRE (Prop_fdre_C_Q)         0.456    -0.210 r  interface/x_dff/q_reg[5]/Q
                         net (fo=62, routed)          3.547     3.336    interface/usr_box/Q[2]
    SLICE_X113Y112       LUT6 (Prop_lut6_I2_O)        0.124     3.460 r  interface/usr_box/g0_b1_i_19/O
                         net (fo=1, routed)           0.000     3.460    interface/usr_box/g0_b1_i_19_n_0
    SLICE_X113Y112       MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  interface/usr_box/g0_b1_i_7__0/O
                         net (fo=5, routed)           1.603     5.280    interface/usr_box/g0_b1_i_7__0_n_0
    SLICE_X105Y119       LUT4 (Prop_lut4_I0_O)        0.327     5.607 r  interface/usr_box/g0_b1_i_14__0/O
                         net (fo=1, routed)           0.267     5.874    interface/usr_box/g0_b1_i_14__0_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I4_O)        0.332     6.206 f  interface/usr_box/g0_b1_i_5__0/O
                         net (fo=3, routed)           0.483     6.689    interface/usr_box/g0_b1_i_5__0_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     6.807 f  interface/usr_box/g0_b1_i_2__0/O
                         net (fo=56, routed)          2.194     9.002    interface/y_dff/sel[1]
    SLICE_X107Y129       LUT6 (Prop_lut6_I4_O)        0.326     9.328 r  interface/y_dff/g1_b0/O
                         net (fo=1, routed)           0.808    10.136    interface/y_dff/g1_b0_n_0
    SLICE_X107Y130       LUT5 (Prop_lut5_I4_O)        0.124    10.260 r  interface/y_dff/U3_i_123/O
                         net (fo=1, routed)           0.000    10.260    interface/y_dff/U3_i_123_n_0
    SLICE_X107Y130       MUXF7 (Prop_muxf7_I0_O)      0.212    10.472 r  interface/y_dff/U3_i_75/O
                         net (fo=1, routed)           0.851    11.322    interface/x_dff/rom_data[0]
    SLICE_X102Y131       LUT5 (Prop_lut5_I4_O)        0.299    11.621 r  interface/x_dff/U3_i_29/O
                         net (fo=1, routed)           0.472    12.093    interface/x_dff/U3_i_29_n_0
    SLICE_X102Y130       LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  interface/x_dff/U3_i_10/O
                         net (fo=6, routed)           0.622    12.839    interface/y_dff/TMDS_Clk_p
    SLICE_X102Y132       LUT6 (Prop_lut6_I1_O)        0.124    12.963 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           0.772    13.735    U3/inst/srldly_0/data_i[13]
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/srldly_0/pix_clk
    SLICE_X108Y132       SRL16E                                       r  U3/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.625    32.639    
                         clock uncertainty           -0.131    32.508    
    SLICE_X108Y132       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.478    U3/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         32.478    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                 18.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.340%)  route 0.109ns (43.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X106Y112       FDRE                                         r  interface/usr_box/value_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[63]/Q
                         net (fo=4, routed)           0.109    -0.267    interface/username_tmp[63]
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X107Y112       FDRE                                         r  interface/username_reg[63]/C
                         clock pessimism              0.249    -0.504    
                         clock uncertainty            0.131    -0.373    
    SLICE_X107Y112       FDRE (Hold_fdre_C_D)         0.055    -0.318    interface/username_reg[63]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.830%)  route 0.131ns (48.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X109Y111       FDRE                                         r  interface/usr_box/value_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[22]/Q
                         net (fo=4, routed)           0.131    -0.244    interface/username_tmp[22]
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.989    -0.751    interface/clk_out1
    SLICE_X107Y111       FDRE                                         r  interface/username_reg[22]/C
                         clock pessimism              0.251    -0.500    
                         clock uncertainty            0.131    -0.369    
    SLICE_X107Y111       FDRE (Hold_fdre_C_D)         0.070    -0.299    interface/username_reg[22]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    U3/inst/encg/pix_clk
    SLICE_X112Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.271    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X113Y134       LUT5 (Prop_lut5_I1_O)        0.045    -0.226 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.226    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.248    -0.504    
                         clock uncertainty            0.131    -0.373    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.091    -0.282    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U3/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.707    -0.524    U3/inst/encb/pix_clk
    SLICE_X108Y128       FDRE                                         r  U3/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  U3/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113    -0.247    U3/inst/encb/c0_q
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X109Y128       FDRE                                         r  U3/inst/encb/c0_reg_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.131    -0.380    
    SLICE_X109Y128       FDRE (Hold_fdre_C_D)         0.075    -0.305    U3/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 interface/vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/vga_control/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.790%)  route 0.086ns (29.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/vga_control/clk_out1
    SLICE_X104Y138       FDRE                                         r  interface/vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/vga_control/vcounter_reg[2]/Q
                         net (fo=9, routed)           0.086    -0.293    interface/vga_control/vcounter_reg[9]_0[1]
    SLICE_X105Y138       LUT6 (Prop_lut6_I3_O)        0.045    -0.248 r  interface/vga_control/vcounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    interface/vga_control/plusOp__0[6]
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/vga_control/clk_out1
    SLICE_X105Y138       FDRE                                         r  interface/vga_control/vcounter_reg[6]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X105Y138       FDRE (Hold_fdre_C_D)         0.092    -0.307    interface/vga_control/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.045%)  route 0.172ns (54.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.714    -0.517    interface/usr_box/clk_out1
    SLICE_X110Y113       FDRE                                         r  interface/usr_box/value_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  interface/usr_box/value_reg[44]/Q
                         net (fo=4, routed)           0.172    -0.204    interface/username_tmp[44]
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.986    -0.754    interface/clk_out1
    SLICE_X108Y113       FDRE                                         r  interface/username_reg[44]/C
                         clock pessimism              0.271    -0.483    
                         clock uncertainty            0.131    -0.352    
    SLICE_X108Y113       FDRE (Hold_fdre_C_D)         0.085    -0.267    interface/username_reg[44]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.464%)  route 0.144ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    interface/usr_box/clk_out1
    SLICE_X109Y113       FDRE                                         r  interface/usr_box/value_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  interface/usr_box/value_reg[38]/Q
                         net (fo=4, routed)           0.144    -0.233    interface/username_tmp[38]
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X109Y112       FDRE                                         r  interface/username_reg[38]/C
                         clock pessimism              0.251    -0.502    
                         clock uncertainty            0.131    -0.371    
    SLICE_X109Y112       FDRE (Hold_fdre_C_D)         0.072    -0.299    interface/username_reg[38]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.871%)  route 0.154ns (52.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.715    -0.516    interface/usr_box/clk_out1
    SLICE_X110Y112       FDRE                                         r  interface/usr_box/value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  interface/usr_box/value_reg[46]/Q
                         net (fo=4, routed)           0.154    -0.221    interface/username_tmp[46]
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.987    -0.753    interface/clk_out1
    SLICE_X108Y112       FDRE                                         r  interface/username_reg[46]/C
                         clock pessimism              0.271    -0.482    
                         clock uncertainty            0.131    -0.351    
    SLICE_X108Y112       FDRE (Hold_fdre_C_D)         0.063    -0.288    interface/username_reg[46]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 U3/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/encg/pix_clk
    SLICE_X109Y134       FDRE                                         r  U3/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  U3/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.144    -0.233    U3/inst/encg/n1d[2]
    SLICE_X110Y134       LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.188    U3/inst/encg/q_m_1
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X110Y134       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X110Y134       FDRE (Hold_fdre_C_D)         0.091    -0.259    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.035%)  route 0.135ns (48.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.717    -0.514    interface/usr_box/clk_out1
    SLICE_X110Y109       FDRE                                         r  interface/usr_box/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  interface/usr_box/value_reg[1]/Q
                         net (fo=13, routed)          0.135    -0.238    interface/username_tmp[1]
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.993    -0.747    interface/clk_out1
    SLICE_X111Y109       FDRE                                         r  interface/username_reg[1]/C
                         clock pessimism              0.246    -0.501    
                         clock uncertainty            0.131    -0.370    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.055    -0.315    interface/username_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.749ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.083%)  route 1.519ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.519     1.307    U3/inst/encr/AR[0]
    SLICE_X111Y124       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X111Y124       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 30.749    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.474     1.261    U3/inst/encb/AR[0]
    SLICE_X113Y125       FDCE                                         f  U3/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[8]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 30.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.749ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.083%)  route 1.519ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.519     1.307    U3/inst/encr/AR[0]
    SLICE_X111Y124       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X111Y124       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 30.749    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.474     1.261    U3/inst/encb/AR[0]
    SLICE_X113Y125       FDCE                                         f  U3/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[8]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 30.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.664ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.102    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.102    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.664    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.706ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.144    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.144    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.706    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.744    

Slack (MET) :             30.749ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.083%)  route 1.519ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.519     1.307    U3/inst/encr/AR[0]
    SLICE_X111Y124       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X111Y124       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 30.749    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.474     1.261    U3/inst/encb/AR[0]
    SLICE_X113Y125       FDCE                                         f  U3/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[8]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.405    32.056    U3/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.056    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 30.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.481    
                         clock uncertainty            0.131    -0.350    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.669ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.669    

Slack (MET) :             30.669ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.669    

Slack (MET) :             30.711ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.711    

Slack (MET) :             30.711ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.711    

Slack (MET) :             30.711ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.711    

Slack (MET) :             30.711ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.456ns (21.654%)  route 1.650ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.650     1.438    U3/inst/encr/AR[0]
    SLICE_X112Y123       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X112Y123       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.438    
  -------------------------------------------------------------------
                         slack                                 30.711    

Slack (MET) :             30.749ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.127    32.465    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.060    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.749    

Slack (MET) :             30.749ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.456ns (23.033%)  route 1.524ns (76.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.524     1.311    U3/inst/encr/AR[0]
    SLICE_X110Y124       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X110Y124       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.127    32.465    
    SLICE_X110Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.060    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                 30.749    

Slack (MET) :             30.753ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.456ns (23.083%)  route 1.519ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.519     1.307    U3/inst/encr/AR[0]
    SLICE_X111Y124       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encr/pix_clk
    SLICE_X111Y124       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.127    32.465    
    SLICE_X111Y124       FDCE (Recov_fdce_C_CLR)     -0.405    32.060    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 30.753    

Slack (MET) :             30.799ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.048    -0.668    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.456    -0.212 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.474     1.261    U3/inst/encb/AR[0]
    SLICE_X113Y125       FDCE                                         f  U3/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[8]/C
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.127    32.465    
    SLICE_X113Y125       FDCE (Recov_fdce_C_CLR)     -0.405    32.060    U3/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.060    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                 30.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.966%)  route 0.180ns (56.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.180    -0.197    U3/inst/encg/AR[0]
    SLICE_X113Y134       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X113Y134       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X113Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.749%)  route 0.253ns (64.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.713    -0.518    U3/inst/pix_clk
    SLICE_X106Y134       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y134       FDPE (Prop_fdpe_C_Q)         0.141    -0.377 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.253    -0.124    U3/inst/encg/AR[0]
    SLICE_X111Y134       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.988    -0.752    U3/inst/encg/pix_clk
    SLICE_X111Y134       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X111Y134       FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.449    





