<ul><li>Next Gen Ncore scope<br/><ul><li>Will also use SFI</li><li>Retain support for ACE</li></ul></li><li>Intro<ul><li>?SSMU<ul><li>mapping from axi to chi</li></ul></li><li>CHI pure subset of CHI-E</li><li>CCIX<ul><li>later</li><li>for accelerators</li></ul></li></ul></li><li>difference between ace and chi<ul><li>single request channel</li><li>write data out</li><li>read data in</li><li>snoop request</li><li>target id and source id<ul><li>distributed system</li></ul></li><li>transaction id<ul><li>weakly order model</li></ul></li><li>order, mem attributes</li><li>LPID<ul><li>used for clusters of processors</li></ul></li><li>size instead of len,size</li><li>New transactions</li><li>Added new state, dirty partial</li><li>Interleaved data possible</li><li>only one barrier transaction</li><li>DVM transactions changed<ul><li>small from what we currently have</li></ul></li></ul></li><li>Move to 3.0; Sonata<ul><li>Modules as adapters</li></ul></li><li>Protocol Layering<ul><li>network layer for routing<ul><li>Use target Id for mapping instead of address</li><li>Reduce logic on address to target ID</li></ul></li><li>Transport<ul><li>Flow control, QoS</li></ul></li><li>Transaction Layer<ul><li>read/write, ID, etc</li></ul></li><li>Coherency Layer<ul><li>Actually operation</li></ul></li><li>FlexNoc talks up to PHY layer</li><li>Symphony might be smarter, i .e. switches</li><li>SFI - Network Level (also DL and PHY in FN)</li></ul></li><li>Symphony after 3.0 is complete<ul><li>Design for this goal</li></ul></li><li>Ready by Q3 - Sonata with FlexNoc</li><li>How does CHI-E know the target?<ul><li>It doesn't its in its own land</li></ul></li><li>PCI-E ordering</li><li>Stashing?<ul><li>store something directly in cpu cache</li></ul></li><li>Atomics in CMI last level cache<ul><li>far atomics?<ul><li>non cacheable data</li><li>used for large number of counters keeping tracks of network analytics</li></ul></li><li>DCE will see non-coherent traffic?</li></ul></li><li>Rings vs mesh topology</li><li>Think about DMI in layers - as in architecture</li><li>Faster frequency target to Ncore</li></ul>