
---------- Begin Simulation Statistics ----------
final_tick                               5442582529200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204983                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025236                       # Number of bytes of host memory used
host_op_rate                                   227983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.88                       # Real time elapsed on the host
host_tick_rate                              118342145                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000024                       # Number of instructions simulated
sim_ops                                       1112244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000577                       # Number of seconds simulated
sim_ticks                                   577348000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          22                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               26                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         26                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    25                       # Number of integer alu accesses
system.cpu.num_int_insts                           25                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                            17                       # number of memory refs
system.cpu.num_store_insts                         11                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     34.62%     34.62% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     34.62% # Class of executed instruction
system.cpu.op_class::MemRead                        6     23.08%     57.69% # Class of executed instruction
system.cpu.op_class::MemWrite                      11     42.31%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         26                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            329808                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           335337                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1112218                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.443341                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.443341                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    1018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        11512                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           153133                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    76                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.068872                       # Inst execution rate
system.switch_cpus.iew.exec_refs               676915                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             350863                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          235611                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        376255                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       518088                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2032258                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        326052                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        21613                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1542750                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          10472                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           327                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7864                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1917885                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1458893                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.467208                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            896052                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.010773                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1464840                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2250756                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          969491                       # number of integer regfile writes
system.switch_cpus.ipc                       0.692837                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.692837                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        866182     55.37%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            10      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       338743     21.65%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       359432     22.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1564369                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              945221                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.604219                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          379475     40.15%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     40.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273034     28.89%     69.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        292712     30.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2509588                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5593674                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1458893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2952032                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2032182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1564369                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       919848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77395                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1004469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1442326                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.084615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.581665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       918574     63.69%     63.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        74975      5.20%     68.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        94767      6.57%     75.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       116184      8.06%     83.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       237822     16.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1442326                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.083850                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads           32                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       376255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       518088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2745337                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1443344                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        29620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           15                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       511972                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           511987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           15                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       511972                       # number of overall hits
system.cpu.dcache.overall_hits::total          511987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        57678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        57678                       # number of overall misses
system.cpu.dcache.overall_misses::total         57680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4232020799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4232020799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4232020799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4232020799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           17                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       569650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       569667                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           17                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       569650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       569667                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101252                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73373.223742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73370.679594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73373.223742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73370.679594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       134457                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       353269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2636                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1997                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.007967                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   176.899850                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14676                       # number of writebacks
system.cpu.dcache.writebacks::total             14676                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        42748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        42748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        42748                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        42748                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        14930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        14930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1047661599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1047661599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1047661599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1047661599                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.026209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.026209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70171.573945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70171.573945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70171.573945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70171.573945                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14676                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       219232                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          219237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        53917                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         53918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3905120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3905120000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       273149                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       273155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.166667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.197390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72428.362112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72427.018806                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        39946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        13971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    968574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    968574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.051148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69327.464033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69327.464033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data           10                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       292740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         292750                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3762                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    326900799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    326900799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       296501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       296512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012685                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012688                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86918.585217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86895.480861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2802                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     79087599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79087599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82468.820647                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82468.820647                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.714833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              349921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.843077                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5442005183600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.100389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   252.614444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000392                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.986775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987167                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4572268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4572268                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       193397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           193418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       193397                       # number of overall hits
system.cpu.icache.overall_hits::total          193418                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           14                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           14                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1155999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1155999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1155999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1155999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       193411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       193433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       193411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       193433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045455                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045455                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82571.357143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77066.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82571.357143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77066.600000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          352                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   117.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       832399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       832399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       832399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       832399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75672.636364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75672.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75672.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75672.636364                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       193397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          193418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           14                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1155999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1155999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       193411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       193433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82571.357143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77066.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       832399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       832399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75672.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75672.636364                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.987188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5442005181600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    10.987189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.021459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.023438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1547476                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1547476                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5442005191600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    577337600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data         3859                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3859                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         3859                       # number of overall hits
system.l2.overall_hits::total                    3859                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11071                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11085                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11071                       # number of overall misses
system.l2.overall_misses::total                 11085                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       823200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1005663200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1006486400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       823200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1005663200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1006486400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        14930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14944                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        14930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14944                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.741527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.741527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74836.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90837.611779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90797.149301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74836.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90837.611779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90797.149301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2787                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2447                       # number of writebacks
system.l2.writebacks::total                      2447                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11081                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13884                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       769000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    951360600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    952129600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    249188881                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       769000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    951360600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1201318481                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.741460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.741460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.929069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69909.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85940.433604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85924.519448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88900.778095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69909.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85940.433604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86525.387568                       # average overall mshr miss latency
system.l2.replacements                           5495                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7045                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7045                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7045                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7631                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7631                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7631                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7631                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    249188881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    249188881                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88900.778095                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88900.778095                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 889                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     77368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.925965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.926042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87126.126126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87028.121485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     73007600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     73007600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.925965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82215.765766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82215.765766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               12                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       823200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       823200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           11                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74836.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        68600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       769000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       769000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69909.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69909.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        10183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10184                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    928295200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    928295200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        13971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.728867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91161.268781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91152.317361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        10182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    878353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    878353000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.728795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86265.272049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86265.272049                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    9717                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                9945                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  167                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2099                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5434.745513                       # Cycle average of tags in use
system.l2.tags.total_refs                       13214                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9355                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.412507                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5442006035000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5420.291345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.454168                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.661657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.663421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6058                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001953                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989746                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    491399                       # Number of tag accesses
system.l2.tags.data_accesses                   491399                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      4894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      5606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        22.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     22136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000114329378                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39066                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13884                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2447                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27768                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4894                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27768                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4894                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.505376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.770026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    748.195546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           278     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.487455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.356162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.275697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              170     60.93%     60.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.72%     61.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     15.41%     77.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      2.51%     79.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28     10.04%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      2.15%     91.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      4.30%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.72%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      2.51%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.36%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1777152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               313216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3078.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    542.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     577170600                       # Total gap between requests
system.mem_ctrls.avgGap                      35342.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       358784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1416704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       312256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 621434559.399183869362                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2438737.122151631396                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2453812951.634023189545                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 540845382.680809497833                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         5606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           22                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        22140                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4894                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    300828174                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       680572                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1027546412                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8441813458                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     53661.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30935.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     46411.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1724931.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       358784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1416960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1777536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       313216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       313216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         2803                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        11070                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          13887                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2447                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2447                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       221703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       443407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    621434559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2438737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2454256358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3078794765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       221703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2438737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2660440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    542508158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       542508158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    542508158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       221703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       443407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    621434559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2438737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2454256358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3621302923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                27764                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                4879                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          410                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               861453870                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             104170528                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1329055158                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                31027.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47869.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22699                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2587                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   284.161743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   217.687784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.874489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          242      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3572     48.63%     51.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1500     20.42%     72.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          722      9.83%     82.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          424      5.77%     87.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          295      4.02%     91.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          174      2.37%     94.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          111      1.51%     95.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          305      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1776896                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             312256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3077.686248                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              540.845383                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   21.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               18.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    39856235.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    19641427.344000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   93493326.528000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  12836297.376000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47701036.992000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 301481559.456000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2801190.672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  517811073.696000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   896.878613                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      4232092                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    553865508                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    37654291.584000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    18554570.496000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   90263484.864000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  11986649.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 47701036.992000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 302213064.384000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2143164.912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  510516262.704000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   884.243580                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2967876                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    555129724                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2447                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3048                       # Transaction distribution
system.membus.trans_dist::ReadExReq               889                       # Transaction distribution
system.membus.trans_dist::ReadExResp              889                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12998                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        33269                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  33269                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2090752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2090752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13887                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            45153973                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          127530745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          265881                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201973                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10476                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        92281                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           92271                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.989164                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed            2800                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       885738                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        10470                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1199140                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.927513                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.545864                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       829989     69.22%     69.22% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        62557      5.22%     74.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        83059      6.93%     81.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        10597      0.88%     82.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       212938     17.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1199140                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1112218                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              507668                       # Number of memory references committed
system.switch_cpus.commit.loads                211167                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             114901                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1000989                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          1216                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       604550     54.36%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       211167     18.99%     73.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       296501     26.66%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1112218                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       212938                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            65270                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1060462                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            244897                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         61222                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          10472                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        78419                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2198061                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         65434                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         8926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2315059                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              265881                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95071                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1422869                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           20956                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            193411                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             9                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1442326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.776655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.998254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1014458     70.33%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            10324      0.72%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            38923      2.70%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            25936      1.80%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            58458      4.05%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            10249      0.71%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            79198      5.49%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             1968      0.14%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           202812     14.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1442326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.184212                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.603955                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads                  93                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          165066                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         221554                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           4391                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    577348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          10472                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           113932                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          837896                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            256179                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        223822                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2067580                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         35725                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2527                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          44646                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         135871                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        37359                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1828828                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3551322                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          3063723                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps        973210                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           855518                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            306851                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2984158                       # The number of ROB reads
system.switch_cpus.rob.writes                 4239846                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1112218                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             13984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7631                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3048                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            12                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           24                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        44540                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 44564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3789824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3791360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            9554                       # Total snoops (count)
system.tol2bus.snoopTraffic                    313216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24498                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  24498    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24498                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5442582529200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           35328400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29860000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               5449782261600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234187                       # Simulator instruction rate (inst/s)
host_mem_usage                               17025236                       # Number of bytes of host memory used
host_op_rate                                   256092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.97                       # Real time elapsed on the host
host_tick_rate                              153279986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000024                       # Number of instructions simulated
sim_ops                                      12028933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007200                       # Number of seconds simulated
sim_ticks                                  7199732400                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       318917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        637793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           3399264                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3445827                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10916689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.799933                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.799933                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1607205                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   260                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.823483                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6790738                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2809682                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2098958                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4132619                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4151108                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18782179                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3981056                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       180505                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14822140                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          2681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          88820                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          3801                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        62443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        38521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17794151                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              13810035                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.486506                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8656960                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.767253                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               13858092                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20806004                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9518437                       # number of integer regfile writes
system.switch_cpus.ipc                       0.555576                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.555576                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8035176     53.56%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           65      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            38      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     53.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4088909     27.25%     80.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2878453     19.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       15002641                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8449524                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.563202                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3055137     36.16%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             12      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3029620     35.86%     72.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2364755     27.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       23452165                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57068871                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13810035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     26647200                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18781915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          15002641                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7865241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       617732                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      8701562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17996329                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.833650                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.373085                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11993079     66.64%     66.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1860829     10.34%     76.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1146032      6.37%     83.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1135812      6.31%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1860573     10.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17996329                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.833511                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        14715                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         5708                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4132619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4151108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        26303151                       # number of misc regfile reads
system.switch_cpus.numCycles                 17999331                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       392203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       784432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            857                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4725124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4725124                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4725124                       # number of overall hits
system.cpu.dcache.overall_hits::total         4725124                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       867423                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         867423                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       867423                       # number of overall misses
system.cpu.dcache.overall_misses::total        867423                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  53188085769                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53188085769                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  53188085769                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53188085769                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5592547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5592547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5592547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5592547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.155103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.155103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.155103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.155103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61317.357009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61317.357009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61317.357009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61317.357009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5040108                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2235623                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            205319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14074                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.547694                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.847733                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       392188                       # number of writebacks
system.cpu.dcache.writebacks::total            392188                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       475229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       475229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       475229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       475229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       392194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       392194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       392194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       392194                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21996561586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21996561586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21996561586                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21996561586                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.070128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.070128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.070128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.070128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56085.920708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56085.920708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56085.920708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56085.920708                       # average overall mshr miss latency
system.cpu.dcache.replacements                 392188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2359995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2359995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       818419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        818419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  49183858400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49183858400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3178414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3178414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.257493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.257493                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60096.183495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60096.183495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       436791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       436791                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       381628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       381628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21154370800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21154370800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.120069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.120069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55431.914849                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55431.914849                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2365129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2365129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        49004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        49004                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4004227369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4004227369                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2414133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2414133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81712.255510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81712.255510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        38438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        38438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10566                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    842190786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    842190786                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.004377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79707.626917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79707.626917                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5294310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            392444                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.490613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          45132564                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         45132564                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1890148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1890148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1890148                       # number of overall hits
system.cpu.icache.overall_hits::total         1890148                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3113999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3113999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3113999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3113999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1890192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1890192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1890192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1890192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70772.704545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70772.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70772.704545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70772.704545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1619                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   134.916667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2514399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2514399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2514399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2514399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73952.911765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73952.911765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73952.911765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73952.911765                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1890148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1890148                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3113999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3113999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1890192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1890192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70772.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70772.704545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2514399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2514399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73952.911765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73952.911765                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            38.154170                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2083612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45295.913043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            1                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    37.154170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.001953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.072567                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.074520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15121570                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15121570                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7199732400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       170582                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170582                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       170582                       # number of overall hits
system.l2.overall_hits::total                  170582                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       221612                       # number of demand (read+write) misses
system.l2.demand_misses::total                 221646                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       221612                       # number of overall misses
system.l2.overall_misses::total                221646                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2485200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20378994597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20381479797                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2485200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20378994597                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20381479797                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       392194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               392228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       392194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              392228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.565057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565095                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.565057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565095                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73094.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91957.992333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91955.098657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73094.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91957.992333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91955.098657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1411                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        41                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.414634                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    157269                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               45101                       # number of writebacks
system.l2.writebacks::total                     45101                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        60174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60174                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        60174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60174                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       161438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            161472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       158128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       161438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           319600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2318400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  16816730399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16819048799                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  16985237009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2318400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  16816730399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33804285808                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.411628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.411628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68188.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 104168.351931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104160.775856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107414.480731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68188.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 104168.351931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105770.606408                       # average overall mshr miss latency
system.l2.replacements                         318917                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56389                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       335799                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           335799                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       335799                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       335799                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       158128                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         158128                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  16985237009                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  16985237009                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107414.480731                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107414.480731                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1363                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    818727200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     818727200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.871001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88963.077257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88963.077257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    773595600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    773595600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.871001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84059.067695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84059.067695                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2485200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2485200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73094.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73094.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2318400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2318400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68188.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68188.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       169219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            169219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       212409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          212409                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19560267397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19560267397                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       381628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        381628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.556587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.556587                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92087.752388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92087.752388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        60174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        60174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       152235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       152235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16043134799                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16043134799                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.398909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.398909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 105384.010241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105384.010241                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  674427                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              698266                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                13387                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                152658                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8090.038501                       # Cycle average of tags in use
system.l2.tags.total_refs                      728289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    557707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.305863                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8077.460948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.577553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.986018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987554                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         5110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001099                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13100239                       # Number of tag accesses
system.l2.tags.data_accesses                 13100239                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     90200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    314542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    322807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000127455410                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              788044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      318876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45101                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637752                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90202                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    335                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637752                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90202                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   37167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   36018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   34700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   36512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  34699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  25537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  23902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  13216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   9171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   7954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   5241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   4502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      3                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     120.579186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     87.023530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.585640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            505      9.56%      9.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1432     27.10%     36.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           945     17.88%     54.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          587     11.11%     65.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          493      9.33%     74.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          349      6.60%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          263      4.98%     86.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          203      3.84%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          117      2.21%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           94      1.78%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           74      1.40%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           57      1.08%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           39      0.74%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           39      0.74%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           22      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           13      0.25%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.13%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           12      0.23%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            9      0.17%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            5      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            6      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            3      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            3      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            3      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            3      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.065279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.956278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.121788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3681     69.65%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              108      2.04%     71.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              737     13.95%     85.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      2.40%     88.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              307      5.81%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               53      1.00%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      2.21%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.55%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               49      0.93%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.28%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               28      0.53%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.09%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.23%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   21440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40816128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5772928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5669.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    801.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7199850602                       # Total gap between requests
system.mem_ctrls.avgGap                      19781.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     20130304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     20659392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      5772160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2795979472.792627811432                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 604466.910464616725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2869466648.510436534882                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 801718686.100055694580                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       314542                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           68                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       323142                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        90202                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  21957628013                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2039168                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  20000793943                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 178776135251                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     69808.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29987.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     61894.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1981953.12                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     20129664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     20680832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40814848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5772928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5772928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       157263                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       161569                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         318866                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2795890581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       604467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2872444537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5668939584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       604467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       604467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    801825357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       801825357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    801825357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2795890581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       604467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2872444537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6470764941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               637407                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               90190                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        42721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        35634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        39193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        40454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        37640                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        38202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        45800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        38214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        41046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        39416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        39988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        37416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        43440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        39024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        38964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        40255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         5520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6111                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31225252430                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2391551064                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41960461124                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                48987.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           65829.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              566746                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              52509                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           58.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       108342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   429.783907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.338473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.535297                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3386      3.13%      3.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        43788     40.42%     43.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        14893     13.75%     57.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         7987      7.37%     64.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5529      5.10%     69.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4080      3.77%     73.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2858      2.64%     76.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2274      2.10%     78.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        23547     21.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       108342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40794048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            5772160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5666.050588                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              801.718686                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   37.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               33.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    554563219.392001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    273721516.992001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2103705743.327998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  223345469.088001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 595618353.791997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3749074685.663995                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 44050243.440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  7544079231.695987                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1047.827726                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     71279284                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    240240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6888213116                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    586886489.280001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    289686352.032001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2114944003.871998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  235515276.192000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 595618353.791997                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 3749242084.895994                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 43909475.904000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  7615802035.967998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1057.789597                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     70379642                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    240240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6889112758                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             309662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45101                       # Transaction distribution
system.membus.trans_dist::CleanEvict           273816                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9203                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9203                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         309673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       956658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 956658                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46587648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46587648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            318876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  318876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              318876                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1170034040                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2903963325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             40.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2657986                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2164849                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        88794                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       897218                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          897168                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.994427                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           19548                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      7580079                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        88780                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     15949297                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.684462                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.374021                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     12160163     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       834342      5.23%     81.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       815010      5.11%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       106801      0.67%     87.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2032981     12.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     15949297                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10916689                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4962423                       # Number of memory references committed
system.switch_cpus.commit.loads               2548290                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1289590                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9774755                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9603                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5954182     54.54%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           63      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv           21      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     54.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2548290     23.34%     77.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      2414133     22.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10916689                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2032981                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           643962                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      14472634                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2120596                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        670317                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          88820                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       771095                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            17                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       20186643                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        547987                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        73848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               21389334                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2657986                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       916716                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              17833447                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          177668                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          117                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1890193                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            28                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     17996329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.300553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.663167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         14038608     78.01%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            85580      0.48%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           309837      1.72%     80.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           220059      1.22%     81.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           802298      4.46%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            83125      0.46%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           607741      3.38%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            24155      0.13%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1824926     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     17996329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.147671                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.188340                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               21127                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1584306                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           40                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1737008                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         194797                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7199732400                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          88820                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1145114                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        12289589                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        21797                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2272776                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       2178233                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       19084225                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        301983                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         16783                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         421734                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents        1046143                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       637671                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     17660190                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            32346641                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         27497048                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      10151872                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7508287                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              68                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3585824                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 32413071                       # The number of ROB reads
system.switch_cpus.rob.writes                39044262                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10916689                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            381656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       335799                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          273816                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           236315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10566                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10566                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       381628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           68                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1176570                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1176638                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    100400128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              100404480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          555232                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5772928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           947461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 946604     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    857      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             947461                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7199732400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          941277786                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             68000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         784376000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
