<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.1 (64-bit)                              -->
<!--                                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                   -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.   -->

<Project Product="Vivado" Version="7" Minor="63" Path="C:/Users/zworrall/Documents/hmc_big/qick_tprocv2_216_standard/myproj/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="e0ff8bc6afd545819ad5cd7ae394d96e"/>
    <Option Name="Part" Val="xczu49dr-ffvf1760-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2023.1"/>
    <Option Name="SimulatorVersionModelSim" Val="2022.3"/>
    <Option Name="SimulatorVersionQuesta" Val="2022.3"/>
    <Option Name="SimulatorVersionXcelium" Val="22.09.001"/>
    <Option Name="SimulatorVersionVCS" Val="T-2022.06-SP1"/>
    <Option Name="SimulatorVersionRiviera" Val="2022.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="13.1"/>
    <Option Name="SimulatorGccVersionXsim" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="BoardPart" Val="xilinx.com:zcu216:part0:2.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../GitHub/hmc-qick/firmware/ip"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zcu216"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="8"/>
    <Option Name="WTModelSimExportSim" Val="8"/>
    <Option Name="WTQuestaExportSim" Val="8"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="8"/>
    <Option Name="WTRivieraExportSim" Val="8"/>
    <Option Name="WTActivehdlExportSim" Val="8"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/d_1/d_1.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_dma_avg_0/d_1_axi_dma_avg_0.xci">
          <Proxy FileSetName="d_1_axi_dma_avg_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_dma_buf_0/d_1_axi_dma_buf_0.xci">
          <Proxy FileSetName="d_1_axi_dma_buf_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_4_0/d_1_axis_broadcaster_4_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_dma_tproc_0/d_1_axi_dma_tproc_0.xci">
          <Proxy FileSetName="d_1_axi_dma_tproc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_2_0/d_1_axis_broadcaster_2_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_1_0/d_1_axis_broadcaster_1_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_6_0/d_1_axis_broadcaster_6_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_intc_0_0/d_1_axi_intc_0_0.xci">
          <Proxy FileSetName="d_1_axi_intc_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_100_0/d_1_rst_100_0.xci">
          <Proxy FileSetName="d_1_rst_100_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_core_0/d_1_rst_core_0.xci">
          <Proxy FileSetName="d_1_rst_core_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_adc2_0/d_1_rst_adc2_0.xci">
          <Proxy FileSetName="d_1_rst_adc2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_dac0_0/d_1_rst_dac0_0.xci">
          <Proxy FileSetName="d_1_rst_dac0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_dac2_0/d_1_rst_dac2_0.xci">
          <Proxy FileSetName="d_1_rst_dac2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_dma_gen_0/d_1_axi_dma_gen_0.xci">
          <Proxy FileSetName="d_1_axi_dma_gen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_dma_mr_0/d_1_axi_dma_mr_0.xci">
          <Proxy FileSetName="d_1_axi_dma_mr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_0_0/d_1_axis_broadcaster_0_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_3_0/d_1_axis_broadcaster_3_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_5_0/d_1_axis_broadcaster_5_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_9_0/d_1_axis_broadcaster_9_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_0_0/d_1_axis_clk_cnvrt_avg_0_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_2_0/d_1_axis_clk_cnvrt_avg_2_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_7_0/d_1_axis_broadcaster_7_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_3_0/d_1_axis_clk_cnvrt_avg_3_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_5_0/d_1_axis_clk_cnvrt_avg_5_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_7_0/d_1_axis_clk_cnvrt_avg_7_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_8_0/d_1_axis_clk_cnvrt_avg_8_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_9_0/d_1_axis_clk_cnvrt_avg_9_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_4_0/d_1_axis_register_slice_4_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_6_0/d_1_axis_register_slice_6_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_7_0/d_1_axis_register_slice_7_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_switch_avg_0/d_1_axis_switch_avg_0.xci">
          <Proxy FileSetName="d_1_axis_switch_avg_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_switch_buf_0/d_1_axis_switch_buf_0.xci">
          <Proxy FileSetName="d_1_axis_switch_buf_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_5_0/d_1_axis_register_slice_5_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_broadcaster_8_0/d_1_axis_broadcaster_8_0.xci">
          <Proxy FileSetName="d_1_axis_broadcaster_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_4_0/d_1_axis_clk_cnvrt_avg_4_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_1_0/d_1_axis_clk_cnvrt_avg_1_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clk_cnvrt_avg_6_0/d_1_axis_clk_cnvrt_avg_6_0.xci">
          <Proxy FileSetName="d_1_axis_clk_cnvrt_avg_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_buffer_ddr_v1_0_0/d_1_axis_buffer_ddr_v1_0_0.xci">
          <Proxy FileSetName="d_1_axis_buffer_ddr_v1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_switch_mr_0/d_1_axis_switch_mr_0.xci">
          <Proxy FileSetName="d_1_axis_switch_mr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_7_0/d_1_axis_avg_buffer_7_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_cdcsync_v1_2_0/d_1_axis_cdcsync_v1_2_0.xci">
          <Proxy FileSetName="d_1_axis_cdcsync_v1_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_2_0/d_1_axis_avg_buffer_2_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_0_0/d_1_axis_register_slice_0_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_2_0/d_1_axis_register_slice_2_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_ddr4_0_0/d_1_ddr4_0_0.xci">
          <Proxy FileSetName="d_1_ddr4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_8_0/d_1_axis_avg_buffer_8_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_switch_gen_0/d_1_axis_switch_gen_0.xci">
          <Proxy FileSetName="d_1_axis_switch_gen_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_1_0/d_1_axis_avg_buffer_1_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_dyn_readout_v1_0_0/d_1_axis_dyn_readout_v1_0_0.xci">
          <Proxy FileSetName="d_1_axis_dyn_readout_v1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_cdcsync_v1_0_0/d_1_axis_cdcsync_v1_0_0.xci">
          <Proxy FileSetName="d_1_axis_cdcsync_v1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_3_0/d_1_axis_avg_buffer_3_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_clk_core_0/d_1_clk_core_0.xci">
          <Proxy FileSetName="d_1_clk_core_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_xbar_0/d_1_xbar_0.xci">
          <Proxy FileSetName="d_1_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_clock_converter_0_0/d_1_axis_clock_converter_0_0.xci">
          <Proxy FileSetName="d_1_axis_clock_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_usp_rf_data_converter_0_0/d_1_usp_rf_data_converter_0_0.xci">
          <Proxy FileSetName="d_1_usp_rf_data_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_zynq_ultra_ps_e_0_0/d_1_zynq_ultra_ps_e_0_0.xci">
          <Proxy FileSetName="d_1_zynq_ultra_ps_e_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_rst_ddr4_0/d_1_rst_ddr4_0.xci">
          <Proxy FileSetName="d_1_rst_ddr4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_dwidth_converter_0_0/d_1_axis_dwidth_converter_0_0.xci">
          <Proxy FileSetName="d_1_axis_dwidth_converter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_switch_ddr_0/d_1_axis_switch_ddr_0.xci">
          <Proxy FileSetName="d_1_axis_switch_ddr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_clk104_gpio_0/d_1_clk104_gpio_0.xci">
          <Proxy FileSetName="d_1_clk104_gpio_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_4_0/d_1_axis_avg_buffer_4_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_5_0/d_1_axis_avg_buffer_5_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_6_0/d_1_axis_avg_buffer_6_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_avg_buffer_9_0/d_1_axis_avg_buffer_9_0.xci">
          <Proxy FileSetName="d_1_axis_avg_buffer_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_dyn_readout_v1_1_0/d_1_axis_dyn_readout_v1_1_0.xci">
          <Proxy FileSetName="d_1_axis_dyn_readout_v1_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_pfb_readout_v4_0_0/d_1_axis_pfb_readout_v4_0_0.xci">
          <Proxy FileSetName="d_1_axis_pfb_readout_v4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_1_0/d_1_axis_register_slice_1_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_register_slice_3_0/d_1_axis_register_slice_3_0.xci">
          <Proxy FileSetName="d_1_axis_register_slice_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_sg_int4_v2_0_0/d_1_axis_sg_int4_v2_0_0.xci">
          <Proxy FileSetName="d_1_axis_sg_int4_v2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_sg_int4_v2_2_0/d_1_axis_sg_int4_v2_2_0.xci">
          <Proxy FileSetName="d_1_axis_sg_int4_v2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_sg_mixmux8_v1_0_0/d_1_axis_sg_mixmux8_v1_0_0.xci">
          <Proxy FileSetName="d_1_axis_sg_mixmux8_v1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_signal_gen_v6_1_0/d_1_axis_signal_gen_v6_1_0.xci">
          <Proxy FileSetName="d_1_axis_signal_gen_v6_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_signal_gen_v6_2_0/d_1_axis_signal_gen_v6_2_0.xci">
          <Proxy FileSetName="d_1_axis_signal_gen_v6_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_signal_gen_v6_3_0/d_1_axis_signal_gen_v6_3_0.xci">
          <Proxy FileSetName="d_1_axis_signal_gen_v6_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_signal_gen_v6_0_0/d_1_axis_signal_gen_v6_0_0.xci">
          <Proxy FileSetName="d_1_axis_signal_gen_v6_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_tmux_v1_0_0/d_1_axis_tmux_v1_0_0.xci">
          <Proxy FileSetName="d_1_axis_tmux_v1_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_mr_buffer_et_0_0/d_1_mr_buffer_et_0_0.xci">
          <Proxy FileSetName="d_1_mr_buffer_et_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axis_sg_int4_v2_9_0/d_1_axis_sg_int4_v2_9_0.xci">
          <Proxy FileSetName="d_1_axis_sg_int4_v2_9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_qick_processor_0_0/d_1_qick_processor_0_0.xci">
          <Proxy FileSetName="d_1_qick_processor_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_11_0/d_1_sg_translator_11_0.xci">
          <Proxy FileSetName="d_1_sg_translator_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_1_0/d_1_sg_translator_1_0.xci">
          <Proxy FileSetName="d_1_sg_translator_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_6_0/d_1_sg_translator_6_0.xci">
          <Proxy FileSetName="d_1_sg_translator_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_7_0/d_1_sg_translator_7_0.xci">
          <Proxy FileSetName="d_1_sg_translator_7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_5_0/d_1_sg_translator_5_0.xci">
          <Proxy FileSetName="d_1_sg_translator_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_12_0/d_1_sg_translator_12_0.xci">
          <Proxy FileSetName="d_1_sg_translator_12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_17_0/d_1_sg_translator_17_0.xci">
          <Proxy FileSetName="d_1_sg_translator_17_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_14_0/d_1_sg_translator_14_0.xci">
          <Proxy FileSetName="d_1_sg_translator_14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_8_0/d_1_sg_translator_8_0.xci">
          <Proxy FileSetName="d_1_sg_translator_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_axi_pvp_gen_v7_0_0/d_1_axi_pvp_gen_v7_0_0.xci">
          <Proxy FileSetName="d_1_axi_pvp_gen_v7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_3_0/d_1_sg_translator_3_0.xci">
          <Proxy FileSetName="d_1_sg_translator_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_4_0/d_1_sg_translator_4_0.xci">
          <Proxy FileSetName="d_1_sg_translator_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_15_0/d_1_sg_translator_15_0.xci">
          <Proxy FileSetName="d_1_sg_translator_15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_13_0/d_1_sg_translator_13_0.xci">
          <Proxy FileSetName="d_1_sg_translator_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_2_0/d_1_sg_translator_2_0.xci">
          <Proxy FileSetName="d_1_sg_translator_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="d_1.bd" FileRelPathName="ip/d_1_sg_translator_9_0/d_1_sg_translator_9_0.xci">
          <Proxy FileSetName="d_1_sg_translator_9_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/hdl/d_1_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_dyn_readout_v1_0_0/src/fir.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_dyn_readout_v1_1_0/src/fir.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_pfb_readout_v4_0_0/src/pfb/fir/coef/fir_7.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_0_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_10_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_1_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_2_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_3_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_4_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_5_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_6_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_7_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_8_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/d_1/ip/d_1_axis_sg_int4_v2_9_0/src/fir_0/fir_0.coe">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="d_1_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/pvp_diagram.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/pvp_diagram.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="d_1_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PSRCDIR/utils_1/imports/synth_1/d_1_wrapper.dcp">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedInSteps" Val="synth_1"/>
          <Attr Name="AutoDcp" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_intc_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_intc_0_0" RelGenDir="$PGENDIR/d_1_axi_intc_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_intc_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_100_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_100_0" RelGenDir="$PGENDIR/d_1_rst_100_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_100_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_adc2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_adc2_0" RelGenDir="$PGENDIR/d_1_rst_adc2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_adc2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_core_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_core_0" RelGenDir="$PGENDIR/d_1_rst_core_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_core_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_dac0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_dac0_0" RelGenDir="$PGENDIR/d_1_rst_dac0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_dac0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_dac2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_dac2_0" RelGenDir="$PGENDIR/d_1_rst_dac2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_dac2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_dma_avg_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_dma_avg_0" RelGenDir="$PGENDIR/d_1_axi_dma_avg_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_dma_avg_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_dma_buf_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_dma_buf_0" RelGenDir="$PGENDIR/d_1_axi_dma_buf_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_dma_buf_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_dma_gen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_dma_gen_0" RelGenDir="$PGENDIR/d_1_axi_dma_gen_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_dma_gen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_dma_mr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_dma_mr_0" RelGenDir="$PGENDIR/d_1_axi_dma_mr_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_dma_mr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_dma_tproc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_dma_tproc_0" RelGenDir="$PGENDIR/d_1_axi_dma_tproc_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_dma_tproc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_0_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_1_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_2_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_3_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_4_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_5_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_5_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_6_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_6_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_7_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_7_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_8_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_8_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_broadcaster_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_broadcaster_9_0" RelGenDir="$PGENDIR/d_1_axis_broadcaster_9_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_broadcaster_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_0_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_1_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_2_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_3_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_4_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_5_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_5_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_6_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_6_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_7_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_7_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_8_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_8_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clk_cnvrt_avg_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clk_cnvrt_avg_9_0" RelGenDir="$PGENDIR/d_1_axis_clk_cnvrt_avg_9_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clk_cnvrt_avg_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_4_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_5_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_5_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_6_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_6_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_7_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_7_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_switch_avg_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_switch_avg_0" RelGenDir="$PGENDIR/d_1_axis_switch_avg_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_switch_avg_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_switch_buf_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_switch_buf_0" RelGenDir="$PGENDIR/d_1_axis_switch_buf_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_switch_buf_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_switch_ddr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_switch_ddr_0" RelGenDir="$PGENDIR/d_1_axis_switch_ddr_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_switch_ddr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_switch_gen_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_switch_gen_0" RelGenDir="$PGENDIR/d_1_axis_switch_gen_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_switch_gen_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_switch_mr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_switch_mr_0" RelGenDir="$PGENDIR/d_1_axis_switch_mr_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_switch_mr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_clk_core_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_clk_core_0" RelGenDir="$PGENDIR/d_1_clk_core_0">
      <Config>
        <Option Name="TopModule" Val="d_1_clk_core_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_xbar_0" RelGenDir="$PGENDIR/d_1_xbar_0">
      <Config>
        <Option Name="TopModule" Val="d_1_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_usp_rf_data_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_usp_rf_data_converter_0_0" RelGenDir="$PGENDIR/d_1_usp_rf_data_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_usp_rf_data_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_zynq_ultra_ps_e_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_zynq_ultra_ps_e_0_0" RelGenDir="$PGENDIR/d_1_zynq_ultra_ps_e_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_zynq_ultra_ps_e_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_clock_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_clock_converter_0_0" RelGenDir="$PGENDIR/d_1_axis_clock_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_clock_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_rst_ddr4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_rst_ddr4_0" RelGenDir="$PGENDIR/d_1_rst_ddr4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_rst_ddr4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_dwidth_converter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_dwidth_converter_0_0" RelGenDir="$PGENDIR/d_1_axis_dwidth_converter_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_dwidth_converter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_ddr4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_ddr4_0_0" RelGenDir="$PGENDIR/d_1_ddr4_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_ddr4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_clk104_gpio_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_clk104_gpio_0" RelGenDir="$PGENDIR/d_1_clk104_gpio_0">
      <Config>
        <Option Name="TopModule" Val="d_1_clk104_gpio_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_cdcsync_v1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_cdcsync_v1_0_0" RelGenDir="$PGENDIR/d_1_axis_cdcsync_v1_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_cdcsync_v1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_cdcsync_v1_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_cdcsync_v1_2_0" RelGenDir="$PGENDIR/d_1_axis_cdcsync_v1_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_cdcsync_v1_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_0_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_1_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_2_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_register_slice_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_register_slice_3_0" RelGenDir="$PGENDIR/d_1_axis_register_slice_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_register_slice_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_sg_mixmux8_v1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_sg_mixmux8_v1_0_0" RelGenDir="$PGENDIR/d_1_axis_sg_mixmux8_v1_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_sg_mixmux8_v1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_signal_gen_v6_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_signal_gen_v6_0_0" RelGenDir="$PGENDIR/d_1_axis_signal_gen_v6_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_signal_gen_v6_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_signal_gen_v6_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_signal_gen_v6_1_0" RelGenDir="$PGENDIR/d_1_axis_signal_gen_v6_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_signal_gen_v6_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_signal_gen_v6_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_signal_gen_v6_2_0" RelGenDir="$PGENDIR/d_1_axis_signal_gen_v6_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_signal_gen_v6_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_signal_gen_v6_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_signal_gen_v6_3_0" RelGenDir="$PGENDIR/d_1_axis_signal_gen_v6_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_signal_gen_v6_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_tmux_v1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_tmux_v1_0_0" RelGenDir="$PGENDIR/d_1_axis_tmux_v1_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_tmux_v1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_mr_buffer_et_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_mr_buffer_et_0_0" RelGenDir="$PGENDIR/d_1_mr_buffer_et_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_mr_buffer_et_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_1_0" RelGenDir="$PGENDIR/d_1_sg_translator_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_2_0" RelGenDir="$PGENDIR/d_1_sg_translator_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_3_0" RelGenDir="$PGENDIR/d_1_sg_translator_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_5_0" RelGenDir="$PGENDIR/d_1_sg_translator_5_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_6_0" RelGenDir="$PGENDIR/d_1_sg_translator_6_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_7_0" RelGenDir="$PGENDIR/d_1_sg_translator_7_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_8_0" RelGenDir="$PGENDIR/d_1_sg_translator_8_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_9_0" RelGenDir="$PGENDIR/d_1_sg_translator_9_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_11_0" RelGenDir="$PGENDIR/d_1_sg_translator_11_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_12_0" RelGenDir="$PGENDIR/d_1_sg_translator_12_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_4_0" RelGenDir="$PGENDIR/d_1_sg_translator_4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_13_0" RelGenDir="$PGENDIR/d_1_sg_translator_13_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_14_0" RelGenDir="$PGENDIR/d_1_sg_translator_14_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_15_0" RelGenDir="$PGENDIR/d_1_sg_translator_15_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_sg_translator_17_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_sg_translator_17_0" RelGenDir="$PGENDIR/d_1_sg_translator_17_0">
      <Config>
        <Option Name="TopModule" Val="d_1_sg_translator_17_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_dyn_readout_v1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_dyn_readout_v1_0_0" RelGenDir="$PGENDIR/d_1_axis_dyn_readout_v1_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_dyn_readout_v1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_dyn_readout_v1_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_dyn_readout_v1_1_0" RelGenDir="$PGENDIR/d_1_axis_dyn_readout_v1_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_dyn_readout_v1_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_pfb_readout_v4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_pfb_readout_v4_0_0" RelGenDir="$PGENDIR/d_1_axis_pfb_readout_v4_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_pfb_readout_v4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_sg_int4_v2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_sg_int4_v2_0_0" RelGenDir="$PGENDIR/d_1_axis_sg_int4_v2_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_sg_int4_v2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_sg_int4_v2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_sg_int4_v2_2_0" RelGenDir="$PGENDIR/d_1_axis_sg_int4_v2_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_sg_int4_v2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_sg_int4_v2_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_sg_int4_v2_9_0" RelGenDir="$PGENDIR/d_1_axis_sg_int4_v2_9_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_sg_int4_v2_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_buffer_ddr_v1_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_buffer_ddr_v1_0_0" RelGenDir="$PGENDIR/d_1_axis_buffer_ddr_v1_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_buffer_ddr_v1_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_1_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_1_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_2_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_2_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_3_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_3_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_4_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_4_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_5_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_5_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_6_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_6_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_7_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_7_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_8_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_8_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axis_avg_buffer_9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axis_avg_buffer_9_0" RelGenDir="$PGENDIR/d_1_axis_avg_buffer_9_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axis_avg_buffer_9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_qick_processor_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_qick_processor_0_0" RelGenDir="$PGENDIR/d_1_qick_processor_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_qick_processor_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="d_1_axi_pvp_gen_v7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/d_1_axi_pvp_gen_v7_0_0" RelGenDir="$PGENDIR/d_1_axi_pvp_gen_v7_0_0">
      <Config>
        <Option Name="TopModule" Val="d_1_axi_pvp_gen_v7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="20">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/d_1_wrapper.dcp" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="Directive">7</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_intc_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_intc_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_intc_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_intc_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_intc_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_intc_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_100_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_100_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_100_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_100_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_100_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_100_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_adc2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_adc2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_adc2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_adc2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_adc2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_adc2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_core_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_core_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_core_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_core_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_core_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_core_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_dac0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_dac0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_dac0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_dac0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_dac0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_dac0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_dac2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_dac2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_dac2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_dac2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_dac2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_dac2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_avg_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_dma_avg_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_avg_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_dma_avg_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_avg_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_avg_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_buf_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_dma_buf_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_buf_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_dma_buf_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_buf_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_buf_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_gen_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_dma_gen_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_gen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_dma_gen_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_gen_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_gen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_mr_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_dma_mr_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_mr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_dma_mr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_mr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_mr_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_tproc_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_dma_tproc_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_tproc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_dma_tproc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_tproc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_tproc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_5_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_5_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_6_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_6_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_7_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_7_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_8_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_8_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_9_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_broadcaster_9_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_broadcaster_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_5_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_5_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_6_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_6_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_7_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_7_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_8_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_8_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_9_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clk_cnvrt_avg_9_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clk_cnvrt_avg_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_5_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_5_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_6_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_6_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_7_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_7_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_avg_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_switch_avg_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_avg_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_switch_avg_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_avg_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_avg_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_buf_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_switch_buf_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_buf_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_switch_buf_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_buf_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_buf_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_ddr_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_switch_ddr_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_ddr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_switch_ddr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_ddr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_ddr_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_gen_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_switch_gen_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_gen_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_switch_gen_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_gen_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_gen_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_mr_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_switch_mr_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_mr_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_switch_mr_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_mr_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_mr_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_clk_core_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_clk_core_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_clk_core_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_clk_core_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_clk_core_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_clk_core_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_xbar_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_xbar_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_usp_rf_data_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_usp_rf_data_converter_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_usp_rf_data_converter_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_usp_rf_data_converter_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_usp_rf_data_converter_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_usp_rf_data_converter_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_zynq_ultra_ps_e_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_zynq_ultra_ps_e_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_zynq_ultra_ps_e_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_zynq_ultra_ps_e_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_zynq_ultra_ps_e_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clock_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_clock_converter_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clock_converter_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_clock_converter_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clock_converter_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clock_converter_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_ddr4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_rst_ddr4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_ddr4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_rst_ddr4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_ddr4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_ddr4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dwidth_converter_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_dwidth_converter_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dwidth_converter_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_dwidth_converter_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dwidth_converter_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dwidth_converter_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_ddr4_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_ddr4_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_ddr4_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_ddr4_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_ddr4_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_ddr4_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_clk104_gpio_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_clk104_gpio_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_clk104_gpio_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_clk104_gpio_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_clk104_gpio_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_clk104_gpio_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_cdcsync_v1_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_cdcsync_v1_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_cdcsync_v1_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_cdcsync_v1_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_cdcsync_v1_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_cdcsync_v1_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_cdcsync_v1_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_cdcsync_v1_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_register_slice_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_register_slice_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_mixmux8_v1_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_sg_mixmux8_v1_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_mixmux8_v1_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_sg_mixmux8_v1_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_mixmux8_v1_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_mixmux8_v1_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_signal_gen_v6_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_signal_gen_v6_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_signal_gen_v6_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_signal_gen_v6_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_signal_gen_v6_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_signal_gen_v6_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_signal_gen_v6_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_signal_gen_v6_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_tmux_v1_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_tmux_v1_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_tmux_v1_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_tmux_v1_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_tmux_v1_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_tmux_v1_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_mr_buffer_et_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_mr_buffer_et_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_mr_buffer_et_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_mr_buffer_et_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_mr_buffer_et_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_mr_buffer_et_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_5_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_5_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_6_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_6_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_7_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_7_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_8_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_8_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_9_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_9_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_11_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_11_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_11_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_11_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_11_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_12_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_12_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_12_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_12_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_12_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_13_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_13_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_13_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_13_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_13_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_14_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_14_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_14_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_14_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_14_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_15_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_15_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_15_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_15_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_15_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_17_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_sg_translator_17_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_17_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_sg_translator_17_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_17_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_17_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dyn_readout_v1_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_dyn_readout_v1_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dyn_readout_v1_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_dyn_readout_v1_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dyn_readout_v1_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_dyn_readout_v1_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dyn_readout_v1_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_dyn_readout_v1_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_pfb_readout_v4_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_pfb_readout_v4_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_pfb_readout_v4_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_pfb_readout_v4_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_pfb_readout_v4_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_pfb_readout_v4_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_sg_int4_v2_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_sg_int4_v2_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_sg_int4_v2_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_sg_int4_v2_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_9_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_sg_int4_v2_9_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_sg_int4_v2_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_buffer_ddr_v1_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_buffer_ddr_v1_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_buffer_ddr_v1_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_buffer_ddr_v1_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_buffer_ddr_v1_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_buffer_ddr_v1_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_1_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_1_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_2_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_2_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_3_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_3_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_4_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_4_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_5_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_5_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_5_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_5_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_6_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_6_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_6_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_6_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_7_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_7_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_7_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_7_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_8_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_8_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_8_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_8_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_9_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axis_avg_buffer_9_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axis_avg_buffer_9_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_9_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_qick_processor_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_qick_processor_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_qick_processor_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_qick_processor_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_qick_processor_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_qick_processor_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_pvp_gen_v7_0_0_synth_1" Type="Ft3:Synth" SrcSet="d_1_axi_pvp_gen_v7_0_0" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_pvp_gen_v7_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/d_1_axi_pvp_gen_v7_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_pvp_gen_v7_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_pvp_gen_v7_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="constrs_1" Description="To compensate for optimistic delay estimation, add extra delay cost to long distance and high fanout connections. (high setting, most pessimistic)" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" LaunchOptions="-jobs 10 " AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_NetDelay_high" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_intc_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_intc_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_intc_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_intc_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_intc_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_100_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_100_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_100_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_100_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_100_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_adc2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_adc2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_adc2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_adc2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_adc2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_core_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_core_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_core_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_core_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_core_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_dac0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_dac0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_dac0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_dac0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_dac0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_dac2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_dac2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_dac2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_dac2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_dac2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_avg_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_avg_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_dma_avg_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_avg_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_avg_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_buf_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_buf_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_dma_buf_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_buf_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_buf_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_gen_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_gen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_dma_gen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_gen_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_gen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_mr_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_mr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_dma_mr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_mr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_mr_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_dma_tproc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_dma_tproc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_dma_tproc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_tproc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_dma_tproc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_broadcaster_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_broadcaster_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_broadcaster_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_broadcaster_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clk_cnvrt_avg_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clk_cnvrt_avg_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clk_cnvrt_avg_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clk_cnvrt_avg_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_avg_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_avg_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_switch_avg_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_avg_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_avg_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_buf_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_buf_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_switch_buf_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_buf_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_buf_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_ddr_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_ddr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_switch_ddr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_ddr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_ddr_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_gen_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_gen_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_switch_gen_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_gen_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_gen_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_switch_mr_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_switch_mr_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_switch_mr_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_mr_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_switch_mr_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_clk_core_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_clk_core_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_clk_core_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_clk_core_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_clk_core_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_xbar_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_usp_rf_data_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_usp_rf_data_converter_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_usp_rf_data_converter_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_usp_rf_data_converter_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_usp_rf_data_converter_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_zynq_ultra_ps_e_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_zynq_ultra_ps_e_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_zynq_ultra_ps_e_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_zynq_ultra_ps_e_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_clock_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_clock_converter_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_clock_converter_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_clock_converter_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_clock_converter_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_rst_ddr4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_rst_ddr4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_rst_ddr4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_rst_ddr4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_rst_ddr4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dwidth_converter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dwidth_converter_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_dwidth_converter_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dwidth_converter_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dwidth_converter_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_ddr4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_ddr4_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_ddr4_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_ddr4_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_ddr4_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_clk104_gpio_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_clk104_gpio_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_clk104_gpio_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_clk104_gpio_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_clk104_gpio_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_cdcsync_v1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_cdcsync_v1_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_cdcsync_v1_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_cdcsync_v1_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_cdcsync_v1_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_cdcsync_v1_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_cdcsync_v1_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_register_slice_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_register_slice_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_register_slice_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_register_slice_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_mixmux8_v1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_mixmux8_v1_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_sg_mixmux8_v1_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_mixmux8_v1_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_mixmux8_v1_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_signal_gen_v6_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_signal_gen_v6_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_signal_gen_v6_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_signal_gen_v6_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_signal_gen_v6_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_signal_gen_v6_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_signal_gen_v6_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_tmux_v1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_tmux_v1_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_tmux_v1_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_tmux_v1_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_tmux_v1_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_mr_buffer_et_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_mr_buffer_et_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_mr_buffer_et_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_mr_buffer_et_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_mr_buffer_et_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_11_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_11_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_11_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_12_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_12_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_12_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_13_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_13_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_13_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_14_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_14_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_14_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_15_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_15_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_15_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_sg_translator_17_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_sg_translator_17_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_sg_translator_17_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_17_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_sg_translator_17_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dyn_readout_v1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dyn_readout_v1_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_dyn_readout_v1_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_dyn_readout_v1_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_dyn_readout_v1_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_dyn_readout_v1_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_dyn_readout_v1_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_pfb_readout_v4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_pfb_readout_v4_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_pfb_readout_v4_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_pfb_readout_v4_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_pfb_readout_v4_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_sg_int4_v2_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_sg_int4_v2_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_sg_int4_v2_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_sg_int4_v2_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_sg_int4_v2_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_sg_int4_v2_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_buffer_ddr_v1_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_buffer_ddr_v1_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_buffer_ddr_v1_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_buffer_ddr_v1_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_buffer_ddr_v1_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_5_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_6_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_7_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_8_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axis_avg_buffer_9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axis_avg_buffer_9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axis_avg_buffer_9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_9_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axis_avg_buffer_9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_qick_processor_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_qick_processor_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_qick_processor_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_qick_processor_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_qick_processor_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="d_1_axi_pvp_gen_v7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu49dr-ffvf1760-2-e" ConstrsSet="d_1_axi_pvp_gen_v7_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="d_1_axi_pvp_gen_v7_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/d_1_axi_pvp_gen_v7_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/d_1_axi_pvp_gen_v7_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2023"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="10"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="3"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="4"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="5"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="9"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
