
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035131                       # Number of seconds simulated
sim_ticks                                 35130770484                       # Number of ticks simulated
final_tick                               563047027143                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60257                       # Simulator instruction rate (inst/s)
host_op_rate                                    76081                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1924422                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882360                       # Number of bytes of host memory used
host_seconds                                 18255.23                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       421376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               423040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       344320                       # Number of bytes written to this memory
system.physmem.bytes_written::total            344320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3305                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2690                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2690                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        47366                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     11994499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12041865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        47366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              47366                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9801094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9801094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9801094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        47366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     11994499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21842960                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84246453                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31074132                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25276425                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2073406                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13050715                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12232538                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3186285                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        91621                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     34332162                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              169714103                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31074132                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15418823                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35632635                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10649928                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        4979027                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16776635                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        822446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83485316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.504212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.303889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47852681     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1908089      2.29%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2487356      2.98%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3773448      4.52%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3665036      4.39%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2797102      3.35%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1651344      1.98%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2493976      2.99%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         16856284     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83485316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368848                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.014496                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         35478878                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4864322                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34332231                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        268671                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8541208                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5268730                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           313                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      202959598                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1342                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8541208                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         37348202                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          995827                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1130601                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          32687831                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2781642                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      197060620                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           691                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1199668                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        877090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    274562402                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     917706406                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    917706406                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        103813293                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        41851                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        23526                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7888202                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18253994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9686374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       187213                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2833758                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          183183138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         147588108                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       275739                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59574608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    181005115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83485316                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.900515                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28769582     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18415788     22.06%     56.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11802110     14.14%     70.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8157934      9.77%     80.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7641076      9.15%     89.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4058624      4.86%     94.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2993086      3.59%     98.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       898570      1.08%     99.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       748546      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83485316                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          726408     68.97%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         149575     14.20%     83.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        177250     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     122793031     83.20%     83.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2084900      1.41%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14558314      9.86%     94.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8135194      5.51%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      147588108                       # Type of FU issued
system.switch_cpus.iq.rate                   1.751861                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1053239                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007136                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    379990502                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    242798208                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    143427536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      148641347                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       500453                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      6986060                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          839                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2463925                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8541208                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          572542                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         97640                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    183222800                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1185067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18253994                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9686374                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22989                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          74131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          839                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1267630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1172773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2440403                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     144737596                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13704669                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2850504                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21646687                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20271796                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7942018                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.718026                       # Inst execution rate
system.switch_cpus.iew.wb_sent              143465495                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             143427536                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          92146010                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         258761614                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.702476                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356104                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     60318550                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2107551                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     74944108                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.639948                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.158158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28630023     38.20%     38.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     21641421     28.88%     67.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      7993556     10.67%     77.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4575826      6.11%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3802486      5.07%     88.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1826856      2.44%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1894301      2.53%     93.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       798730      1.07%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3780909      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     74944108                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3780909                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            254386172                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           374991730                       # The number of ROB writes
system.switch_cpus.timesIdled                   30483                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  761137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.842465                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.842465                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.186994                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.186994                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        651327229                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       198076338                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       187542723                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           3305                       # number of replacements
system.l2.tagsinuse                      32767.973605                       # Cycle average of tags in use
system.l2.total_refs                           743090                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36073                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.599617                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         13042.242001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.990745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1654.512549                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               5.634115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           18052.594195                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.398018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.050492                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.550921                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        48937                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   48937                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27893                       # number of Writeback hits
system.l2.Writeback_hits::total                 27893                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         48937                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48937                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        48937                       # number of overall hits
system.l2.overall_hits::total                   48937                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3287                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3300                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3292                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3305                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3292                       # number of overall misses
system.l2.overall_misses::total                  3305                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       852366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    182397637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       183250003                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       314730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        314730                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       852366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    182712367                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        183564733                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       852366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    182712367                       # number of overall miss cycles
system.l2.overall_miss_latency::total       183564733                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52237                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27893                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27893                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52242                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52242                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.062940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.063174                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.063030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063263                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.063030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063263                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65566.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 55490.610587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55530.303939                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        62946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        62946                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65566.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 55501.934083                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55541.522844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65566.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 55501.934083                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55541.522844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2690                       # number of writebacks
system.l2.writebacks::total                      2690                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3287                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3300                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3305                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       774780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    162604955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    163379735                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       284532                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       284532                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       774780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    162889487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163664267                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       774780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    162889487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    163664267                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.062940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.063174                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.063030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.063030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063263                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49469.107089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49509.010606                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 56906.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56906.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 49480.403098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49520.201815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59598.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 49480.403098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49520.201815                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.990742                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016784235                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2049968.215726                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.990742                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020818                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794857                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16776618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16776618                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16776618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16776618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16776618                       # number of overall hits
system.cpu.icache.overall_hits::total        16776618                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1169967                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1169967                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1169967                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1169967                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1169967                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1169967                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16776635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16776635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16776635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16776635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16776635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16776635                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68821.588235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68821.588235                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68821.588235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68821.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68821.588235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68821.588235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       901046                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       901046                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       901046                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       901046                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       901046                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       901046                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69311.230769                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69311.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 69311.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69311.230769                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52229                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                173618416                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52485                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3307.962580                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.273460                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.726540                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911224                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088776                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10426161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10426161                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7184789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7184789                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17628                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17628                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17610950                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17610950                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17610950                       # number of overall hits
system.cpu.dcache.overall_hits::total        17610950                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       131570                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131570                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3313                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       134883                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         134883                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       134883                       # number of overall misses
system.cpu.dcache.overall_misses::total        134883                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3349981154                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3349981154                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    208479519                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    208479519                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3558460673                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3558460673                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3558460673                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3558460673                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10557731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10557731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17745833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17745833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17745833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17745833                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012462                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012462                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000461                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000461                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007601                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007601                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25461.588158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25461.588158                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62927.714760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62927.714760                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26381.832203                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26381.832203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26381.832203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26381.832203                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       334843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 33484.300000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        27893                       # number of writebacks
system.cpu.dcache.writebacks::total             27893                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79346                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         3308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3308                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        82654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82654                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        82654                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82654                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52224                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    590824117                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    590824117                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       319730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       319730                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    591143847                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    591143847                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    591143847                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    591143847                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002943                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002943                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11313.268172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11313.268172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        63946                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        63946                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11318.306822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11318.306822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11318.306822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11318.306822                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
