
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chao33' on host 'ece-rschsrv01.ece.gatech.edu' (Linux_x86_64 version 3.10.0-1160.2.2.el7.x86_64) on Wed Mar 24 18:45:46 EDT 2021
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/nethome/chao33/GNN_Acc_local/HLS'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/chao33/GNN_Acc_local/HLS/project_1'.
INFO: [HLS 200-1510] Running: set_top GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files GIN_compute.cc 
INFO: [HLS 200-10] Adding design file 'GIN_compute.cc' to the project
INFO: [HLS 200-1510] Running: add_files main.cc 
INFO: [HLS 200-10] Adding design file 'main.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 173.790 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cc' ... 
WARNING: [HLS 207-5301] unused parameter 'Accum': /tools/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/etc/dsp_dp_builtins.h:67:13
WARNING: [HLS 207-5301] unused parameter 'Accum': /tools/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/etc/dsp_dp_builtins.h:84:15
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cc' ... 
WARNING: [HLS 207-5301] unused parameter 'Accum': /tools/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/etc/dsp_dp_builtins.h:67:13
WARNING: [HLS 207-5301] unused parameter 'Accum': /tools/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/etc/dsp_dp_builtins.h:84:15
WARNING: [HLS 207-5301] unused parameter 'num_of_nodes': GIN_compute.cc:43:87
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.59 seconds. CPU system time: 2.22 seconds. Elapsed time: 27.18 seconds; current allocated memory: 175.460 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cc:199:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding(int, int*, int)' (GIN_compute.cc:160:0)
INFO: [HLS 214-178] Inlining function 'load_misc_weights(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300])' into 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cc:308:20)
WARNING: [HLS 214-167] The program may have out of bound array access (GIN_compute.cc:346:22)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph(int*, int*, int*, int*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600][300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300][600], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [300], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (GIN_compute.cc:375:0)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 32 in loop 'VITIS_LOOP_341_1'(GIN_compute.cc:341:23) has been inferred on port 'gmem' (GIN_compute.cc:341:23)
INFO: [HLS 214-115] Multiple burst reads of length 300 and bit width 32 in loop 'VITIS_LOOP_347_3'(GIN_compute.cc:347:21) has been inferred on port 'gmem' (GIN_compute.cc:347:21)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on port 'gmem' (GIN_compute.cc:409:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_319_1'(GIN_compute.cc:319:20) has been inferred on port 'gmem' (GIN_compute.cc:319:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_323_2'(GIN_compute.cc:323:23) has been inferred on port 'gmem' (GIN_compute.cc:323:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_327_3'(GIN_compute.cc:327:23) has been inferred on port 'gmem' (GIN_compute.cc:327:23)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'global_graph_prediction(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*) (.1)' (GIN_compute.cc:308:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.04 seconds. CPU system time: 0.97 seconds. Elapsed time: 9.34 seconds; current allocated memory: 178.753 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 178.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.58 seconds; current allocated memory: 193.229 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:947: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 214.352 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_1' (GIN_compute.cc:150) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_3' (GIN_compute.cc:167) in function 'compute_edge_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_2' (GIN_compute.cc:235) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_241_4' (GIN_compute.cc:241) in function 'load_mlp_weights_one_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_2' (GIN_compute.cc:51) in function 'message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_2' (GIN_compute.cc:80) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_5' (GIN_compute.cc:102) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_8' (GIN_compute.cc:120) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_1' (GIN_compute.cc:190) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_206_3' (GIN_compute.cc:206) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_2' (GIN_compute.cc:309) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_2' (GIN_compute.cc:287) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_319_1' (GIN_compute.cc:319) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_323_2' (GIN_compute.cc:323) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_327_3' (GIN_compute.cc:327) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_1' (GIN_compute.cc:341) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_3' (GIN_compute.cc:347) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_353_5' (GIN_compute.cc:353) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_356_6' (GIN_compute.cc:356) in function 'GIN_compute_one_graph' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'ed_feature_table_1' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'ed_feature_table_1' in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'message_passing'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'node_embedding.V' in function 'compute_node_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'edge_embedding.V' in function 'compute_edge_embedding'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mlp_out.V' in function 'MLP'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mlp_out.V' in function 'MLP'.
INFO: [XFORM 203-102] Automatically partitioning small array 'graph_pred_bias.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'graph_pred_bias.V' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (GIN_compute.cc:79:22) in function 'MLP'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (GIN_compute.cc:341:31) in function 'GIN_compute_one_graph'... converting 10 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i32P0A.i2' into 'compute_edge_embedding' (GIN_compute.cc:152).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.86 seconds; current allocated memory: 258.365 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_1' (GIN_compute.cc:47:30) in function 'message_passing'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_233_1' (GIN_compute.cc:233:28) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_239_3' (GIN_compute.cc:239:31) in function 'load_mlp_weights_one_layer' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_286_1' (GIN_compute.cc:286:31) in function 'global_mean_pooling' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_204_2' (GIN_compute.cc:204:35) in function 'compute_node_embedding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_203_1' (GIN_compute.cc:203:31) in function 'compute_node_embedding'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_165_2' (GIN_compute.cc:165:35) in function 'compute_edge_embedding' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_164_1' (GIN_compute.cc:164:31) in function 'compute_edge_embedding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_1' (GIN_compute.cc:79:30) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_4' (GIN_compute.cc:100:35) in function 'MLP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_3' (GIN_compute.cc:99:30) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_118_7' (GIN_compute.cc:118:35) in function 'MLP' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_117_6' (GIN_compute.cc:117:31) in function 'MLP'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_352_4' (GIN_compute.cc:352:31) in function 'GIN_compute_one_graph' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_bias.V' (GIN_compute.cc:234:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_1_weights.V' (GIN_compute.cc:236:44)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_bias.V' (GIN_compute.cc:240:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_2_weights.V' (GIN_compute.cc:242:44)
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cc:320:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr' (GIN_compute.cc:324:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cc:328:22)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cc:291:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V' (GIN_compute.cc:81:29)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V' (GIN_compute.cc:108:38)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_out.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V' (GIN_compute.cc:128:45)
INFO: [HLS 200-472] Inferring partial write operation for 'eps_1' (GIN_compute.cc:342:16)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_pred_weights.V' (GIN_compute.cc:348:34)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding_table.V' (GIN_compute.cc:354:33)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_embedding_table.V' (GIN_compute.cc:357:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 352.325 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_319_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_319_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_323_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_323_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_327_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 353.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 353.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 353.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 354.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_151_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_151_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_167_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 354.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 354.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 355.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 355.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_241_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 355.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 356.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=empty_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln119) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1_VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_79_1_VITIS_LOOP_80_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4_VITIS_LOOP_103_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4_VITIS_LOOP_103_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_120_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 356.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 358.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 358.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 358.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_288_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 358.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 358.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_309_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 358.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 359.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_341_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_353_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_356_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_356_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 359.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 360.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 362.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_19s_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 364.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_5ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 366.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_20s_10ns_9ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 368.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mlp_weights_one_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mlp_weights_one_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 370.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_10ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_19s_10ns_9ns_19_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_20s_11ns_9ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_10ns_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_19ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_10ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_11ns_20_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_11ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 373.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 378.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 379.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 380.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'graph_pred_bias_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'node_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_table_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_embedding_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_out_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 384.600 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_8ns_10ns_16_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'GIN_compute_one_graph_compute_node_embedding_nd_feature_table_1_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_3ns_5ns_7_1_1_Multiplier_1'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_7ns_10ns_15_1_1_Multiplier_2'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32ns_10ns_41_1_1_Multiplier_3'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_31ns_10ns_40_1_1_Multiplier_4'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_31ns_19ns_49_1_1_Multiplier_6'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_message_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_32s_32s_54_1_1_Multiplier_7'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_eps_1_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_pred_weights_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_table_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_embedding_table_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_attr_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_node_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.32 seconds. CPU system time: 1.34 seconds. Elapsed time: 19.05 seconds; current allocated memory: 398.185 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 67.37 seconds. CPU system time: 5.38 seconds. Elapsed time: 82.22 seconds; current allocated memory: 399.929 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2465.559 ; gain = 2.023 ; free physical = 153887 ; free virtual = 233018
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'GIN_compute_one_graph_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.570 ; gain = 43.012 ; free physical = 153871 ; free virtual = 233002
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GIN_compute_one_graph_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GIN_compute_one_graph_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 18:47:59 2021...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2465.559 ; gain = 0.000 ; free physical = 154358 ; free virtual = 233488
Wrote  : </nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : </nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2529.719 ; gain = 0.000 ; free physical = 154002 ; free virtual = 233133
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2609.750 ; gain = 80.031 ; free physical = 154114 ; free virtual = 233283
[Wed Mar 24 18:49:05 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Mar 24 18:49:05 2021] Launched synth_1...
Run output will be captured here: /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Mar 24 18:49:05 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.535 ; gain = 2.023 ; free physical = 152864 ; free virtual = 232258
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2468.535 ; gain = 0.000 ; free physical = 152870 ; free virtual = 232264
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45430
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3330.754 ; gain = 173.484 ; free physical = 151288 ; free virtual = 230682
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14970-ece-rschsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14970-ece-rschsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3376.672 ; gain = 219.402 ; free physical = 151395 ; free virtual = 230789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3392.508 ; gain = 235.238 ; free physical = 151384 ; free virtual = 230780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3392.508 ; gain = 235.238 ; free physical = 151384 ; free virtual = 230780
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.508 ; gain = 0.000 ; free physical = 151376 ; free virtual = 230771
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/GIN_compute_one_graph.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3507.066 ; gain = 11.867 ; free physical = 151242 ; free virtual = 230638
Finished Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/GIN_compute_one_graph.xdc]
Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3507.066 ; gain = 0.000 ; free physical = 151242 ; free virtual = 230638
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3507.070 ; gain = 0.004 ; free physical = 151232 ; free virtual = 230627
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3507.070 ; gain = 349.801 ; free physical = 151360 ; free virtual = 230755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3507.070 ; gain = 349.801 ; free physical = 151360 ; free virtual = 230755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 3507.070 ; gain = 349.801 ; free physical = 151360 ; free virtual = 230756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3507.070 ; gain = 349.801 ; free physical = 151357 ; free virtual = 230752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3507.070 ; gain = 349.801 ; free physical = 151345 ; free virtual = 230743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3865.508 ; gain = 708.238 ; free physical = 150807 ; free virtual = 230207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3865.508 ; gain = 708.238 ; free physical = 150806 ; free virtual = 230206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:02:17 . Memory (MB): peak = 3884.531 ; gain = 727.262 ; free physical = 150803 ; free virtual = 230203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.473 ; gain = 733.203 ; free physical = 150806 ; free virtual = 230205
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:02:06 . Memory (MB): peak = 3890.473 ; gain = 618.641 ; free physical = 150845 ; free virtual = 230245
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:02:21 . Memory (MB): peak = 3890.477 ; gain = 733.203 ; free physical = 150844 ; free virtual = 230244
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3890.477 ; gain = 0.000 ; free physical = 150840 ; free virtual = 230240
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3958.887 ; gain = 0.000 ; free physical = 150810 ; free virtual = 230210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:03:15 . Memory (MB): peak = 3958.887 ; gain = 1490.352 ; free physical = 150964 ; free virtual = 230353
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 19:05:44 2021...
[Wed Mar 24 19:05:56 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:11:42 ; elapsed = 00:16:51 . Memory (MB): peak = 2609.750 ; gain = 0.000 ; free physical = 153113 ; free virtual = 232498
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3419.125 ; gain = 0.000 ; free physical = 151691 ; free virtual = 231194
INFO: [Netlist 29-17] Analyzing 969 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/GIN_compute_one_graph.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3519.715 ; gain = 22.781 ; free physical = 151432 ; free virtual = 230964
Finished Parsing XDC File [/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/GIN_compute_one_graph.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.688 ; gain = 0.000 ; free physical = 151424 ; free virtual = 230958
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:48 ; elapsed = 00:01:28 . Memory (MB): peak = 3522.688 ; gain = 912.938 ; free physical = 151424 ; free virtual = 230958
Running report: report_utilization -file ./report/GIN_compute_one_graph_utilization_synth.rpt
Contents of report file './report/GIN_compute_one_graph_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 24 19:07:24 2021
| Host         : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file ./report/GIN_compute_one_graph_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu280fsvh2892-2L
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 13798 |     0 |   1303680 |  1.06 |
|   LUT as Logic             | 13583 |     0 |   1303680 |  1.04 |
|   LUT as Memory            |   215 |     0 |    600960 |  0.04 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |   183 |     0 |           |       |
| CLB Registers              |  6964 |     0 |   2607360 |  0.27 |
|   Register as Flip Flop    |  6964 |     0 |   2607360 |  0.27 |
|   Register as Latch        |     0 |     0 |   2607360 |  0.00 |
| CARRY8                     |   404 |     0 |    162960 |  0.25 |
| F7 Muxes                   |   368 |     0 |    651840 |  0.06 |
| F8 Muxes                   |   141 |     0 |    325920 |  0.04 |
| F9 Muxes                   |     0 |     0 |    162960 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 13    |          Yes |         Set |            - |
| 6951  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 1693 |     0 |      2016 | 83.98 |
|   RAMB36/FIFO*    | 1691 |     0 |      2016 | 83.88 |
|     RAMB36E2 only | 1691 |       |           |       |
|   RAMB18          |    4 |     0 |      4032 |  0.10 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   24 |     0 |      9024 |  0.27 |
|   DSP48E2 only |   24 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       624 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1008 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |        24 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |         6 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6951 |            Register |
| LUT6     | 5316 |                 CLB |
| LUT3     | 3463 |                 CLB |
| LUT5     | 2603 |                 CLB |
| LUT4     | 2179 |                 CLB |
| LUT2     | 2151 |                 CLB |
| RAMB36E2 | 1691 |            BLOCKRAM |
| CARRY8   |  404 |                 CLB |
| MUXF7    |  368 |                 CLB |
| LUT1     |  299 |                 CLB |
| SRL16E   |  182 |                 CLB |
| MUXF8    |  141 |                 CLB |
| RAMS32   |   32 |                 CLB |
| DSP48E2  |   24 |          Arithmetic |
| FDSE     |   13 |            Register |
| RAMB18E2 |    4 |            BLOCKRAM |
| SRLC32E  |    1 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/GIN_compute_one_graph_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:03:18 ; elapsed = 00:03:05 . Memory (MB): peak = 5107.477 ; gain = 1584.789 ; free physical = 150062 ; free virtual = 229611
Contents of report file './report/GIN_compute_one_graph_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Mar 24 19:10:29 2021
| Host              : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/GIN_compute_one_graph_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.523        0.000                      0                82598        0.063        0.000                      0                82598        4.458        0.000                       0                 10572  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.523        0.000                      0                82598        0.063        0.000                      0                82598        4.458        0.000                       0                 10572  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_30/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_234/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.876ns (62.787%)  route 2.297ns (37.213%))
  Logic Levels:           24  (CARRY8=9 LUT2=3 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_30/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_CASDOUTB[0])
                                                      1.137     1.137 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_30/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     1.165    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_30_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     1.375 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_31/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     1.403    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_31_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     1.613 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_32/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     1.641    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_32_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     1.851 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_33/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     1.879    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_33_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.089 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_34/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     2.117    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_34_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.327 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_35/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     2.355    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_35_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_CASDOUTB[0])
                                                      0.210     2.565 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_36/CASDOUTB[0]
                         net (fo=1, unplaced)         0.028     2.593    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_36_n_72
                         RAMB36E2 (Prop_RAMB36E2_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     2.710 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_37/DOUTBDOUT[0]
                         net (fo=1, unplaced)         0.206     2.916    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_74
                         LUT6 (Prop_LUT6_I0_O)        0.145     3.061 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_141/O
                         net (fo=1, unplaced)         0.032     3.093    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_141_n_5
                         MUXF7 (Prop_MUXF7_I0_O)      0.069     3.162 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_79/O
                         net (fo=1, unplaced)         0.000     3.162    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_79_n_5
                         MUXF8 (Prop_MUXF8_I0_O)      0.030     3.192 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_40/O
                         net (fo=1, unplaced)         0.185     3.377    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_40_n_5
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.415 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_8/O
                         net (fo=5, unplaced)         0.203     3.618    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/edge_embedding_V_q0[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     3.656 r  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry_i_16/O
                         net (fo=1, unplaced)         0.020     3.676    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__0_0[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.199     3.875 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.902 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     3.907    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__0_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     3.929 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__1/CO[7]
                         net (fo=1, unplaced)         0.005     3.934    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__1_n_5
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     4.050 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__2/O[7]
                         net (fo=61, unplaced)        0.212     4.262    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/_inferred__2/i__carry_0[0]
                         LUT2 (Prop_LUT2_I1_O)        0.070     4.332 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/i__carry_i_8__0/O
                         net (fo=1, unplaced)         0.242     4.574    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_6_i_87_0[0]
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.719    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry_n_5
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     4.741 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.746    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry__0_n_5
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     4.822 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry__1/O[1]
                         net (fo=1, unplaced)         0.183     5.005    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_1_fu_380_p3[17]
                         LUT6 (Prop_LUT6_I5_O)        0.037     5.042 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_6_i_94/O
                         net (fo=1, unplaced)         0.023     5.065    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_221_0[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     5.262 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_6_i_55/CO[7]
                         net (fo=1, unplaced)         0.005     5.267    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_6_i_55_n_5
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.103     5.370 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_157_i_38/O[6]
                         net (fo=1, unplaced)         0.138     5.508    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/add_ln703_fu_392_p2[30]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.546 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_234_i_29/O
                         net (fo=37, unplaced)        0.627     6.173    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/grp_message_passing_fu_101_message_V_d1[30]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_234/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.000    10.000    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_234/CLKARDCLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[3])
                                                     -0.268     9.697    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_234
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/gnn_node_embedding_fixed_read_reg_1286_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_6_reg_1420_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gnn_node_embedding_fixed_read_reg_1286_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/gnn_node_embedding_fixed_read_reg_1286_reg[19]/Q
                         net (fo=1, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/gnn_node_embedding_fixed_read_reg_1286[19]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/gmem_addr_6_reg_1420_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/sext_ln354_fu_1166_p1[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_6_reg_1420_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_6_reg_1420_reg[17]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/gmem_addr_6_reg_1420_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Mar 24 19:10:45 2021] Launched impl_1...
Run output will be captured here: /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5147.496 ; gain = 40.020 ; free physical = 150015 ; free virtual = 229575
[Wed Mar 24 19:10:45 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2469.484 ; gain = 0.000 ; free physical = 149786 ; free virtual = 229347
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3170.008 ; gain = 0.000 ; free physical = 149323 ; free virtual = 228849
INFO: [Netlist 29-17] Analyzing 969 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3779.230 ; gain = 0.000 ; free physical = 148809 ; free virtual = 228335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:01:47 . Memory (MB): peak = 3779.230 ; gain = 1309.750 ; free physical = 148808 ; free virtual = 228334
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3918.539 ; gain = 133.379 ; free physical = 148773 ; free virtual = 228300

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a3ab7bc8

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3918.539 ; gain = 0.000 ; free physical = 148761 ; free virtual = 228288

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2366 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b331cdf3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148755 ; free virtual = 228281
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fa431fc0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148757 ; free virtual = 228283
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4ec245c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148758 ; free virtual = 228284
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 4ec245c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148757 ; free virtual = 228284
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4ec245c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148758 ; free virtual = 228285
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4ec245c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148758 ; free virtual = 228284
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4016.531 ; gain = 0.000 ; free physical = 148751 ; free virtual = 228278
Ending Logic Optimization Task | Checksum: f75ddfe0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4016.531 ; gain = 24.016 ; free physical = 148751 ; free virtual = 228278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1695 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1676 newly gated: 0 Total Ports: 3390
Ending PowerOpt Patch Enables Task | Checksum: 19a9f2407

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147618 ; free virtual = 227148
Ending Power Optimization Task | Checksum: 19a9f2407

Time (s): cpu = 00:04:20 ; elapsed = 00:03:07 . Memory (MB): peak = 5769.969 ; gain = 1753.438 ; free physical = 147726 ; free virtual = 227256

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1099f926c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:15 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147708 ; free virtual = 227238
Ending Final Cleanup Task | Checksum: 1099f926c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:19 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147707 ; free virtual = 227237

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147707 ; free virtual = 227238
Ending Netlist Obfuscation Task | Checksum: 1099f926c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147707 ; free virtual = 227238
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:54 ; elapsed = 00:03:44 . Memory (MB): peak = 5769.969 ; gain = 1987.773 ; free physical = 147707 ; free virtual = 227238
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:27 ; elapsed = 00:00:28 . Memory (MB): peak = 5769.969 ; gain = 0.000 ; free physical = 147530 ; free virtual = 227092
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:49 ; elapsed = 00:01:23 . Memory (MB): peak = 6089.164 ; gain = 319.195 ; free physical = 146799 ; free virtual = 226362
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146883 ; free virtual = 226446
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e719945c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146869 ; free virtual = 226432
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146848 ; free virtual = 226410

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bda2a22f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146804 ; free virtual = 226366

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e802ae1d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:40 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146602 ; free virtual = 226165

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e802ae1d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146599 ; free virtual = 226162
Phase 1 Placer Initialization | Checksum: e802ae1d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146583 ; free virtual = 226146

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a5f88e34

Time (s): cpu = 00:02:04 ; elapsed = 00:01:11 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146659 ; free virtual = 226222

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1828edcdd

Time (s): cpu = 00:02:09 ; elapsed = 00:01:16 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146669 ; free virtual = 226233

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: ea80f333

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146664 ; free virtual = 226228

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: ea80f333

Time (s): cpu = 00:02:16 ; elapsed = 00:01:22 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146565 ; free virtual = 226129

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1f04a82f0

Time (s): cpu = 00:02:31 ; elapsed = 00:01:36 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146530 ; free virtual = 226094

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1d8653c71

Time (s): cpu = 00:02:45 ; elapsed = 00:01:40 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146511 ; free virtual = 226075

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 1d8653c71

Time (s): cpu = 00:02:46 ; elapsed = 00:01:41 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146510 ; free virtual = 226074
Phase 2.1.1 Partition Driven Placement | Checksum: 1d8653c71

Time (s): cpu = 00:02:47 ; elapsed = 00:01:42 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146530 ; free virtual = 226094
Phase 2.1 Floorplanning | Checksum: 16836c02c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:42 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146528 ; free virtual = 226092

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16836c02c

Time (s): cpu = 00:02:48 ; elapsed = 00:01:43 . Memory (MB): peak = 6089.164 ; gain = 0.000 ; free physical = 146533 ; free virtual = 226097

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     9    54    26   100     3     0     0     0     0     0     0     0     0  Total:   192
SLR(matching) [1-2]       0     1    11     7    84    23    47    47    51    11    28     0     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     6     0    62    26    95     0     2     1     0     0     0     0     0     0  Total:   192
SLR(matching) [1-2]       0     4    13     3    75    31    34    67    45     3    35     0     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     1     6    61    51    65     2     1     1     3     0     1     0     0     0  Total:   192
SLR(matching) [1-2]       0     3    15     8    66    25    71    39    44     4    35     0     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     0     6    59    24    45    40     2     1     0     7     8     0     0     0  Total:   192
SLR(matching) [1-2]       0     5    13     6    59    21    81    42    45     3    35     0     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     0     6    57    23    31    19    37     7     0     3     7     2     0     0  Total:   192
SLR(matching) [1-2]       0     4    15     7    58    18    88    35    46     4    35     0     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     0     5    60    22    33    21    50     0     1     0     0     0     0     0  Total:   192
SLR(matching) [1-2]       0     4    15     6    61    28    78    35    43     4    35     1     0     0     0     0  Total:   310
SLR(matching) [0-1]       0     0     0     5    57    26    37    58     6     0     1     1     1     0     0     0  Total:   192
SLR(matching) [1-2]       0     5    14     6    59    30    77    36    44     3    36     0     0     0     0     0  Total:   310

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 54 LUTNM shape to break, 3047 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 39, two critical 15, total 54, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1450 nets or cells. Created 54 new cells, deleted 1396 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 217 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 149 nets.  Re-placed 2554 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 149 nets or cells. Created 0 new cell, deleted 202 existing cells and moved 2554 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.29 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147897 ; free virtual = 227466
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_504_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[28] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_520_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[30] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_520_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[29] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_520_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_472_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[27] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_520_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_20__0 could not be replicated
INFO: [Physopt 32-304] The driver of net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_16__0_n_5 is placed on a site containing routed nets. phys_opt_design does not optimize such nets. Hence the net could not be optimized.
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_22__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_23__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_15__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_51[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_456_i_30 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[31] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_532_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_21__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_401_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_15__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_21__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_22__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_15__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_21__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_22__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/grp_message_passing_fu_101_message_V_d1[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_221_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_22__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_23__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_417_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_51[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_456_i_31 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_21__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_15__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_23__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_369_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_51[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_456_i_32 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_51[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_456_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_23__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_385_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_488_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_18__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_21__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_321_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_321_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_22__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[21] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/grp_message_passing_fu_101_message_V_d1[31] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_273_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_15__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[22] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[19] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_19__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_23__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_33 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_32 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[25] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[20] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[24] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[18] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[23] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_27 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_30 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_16__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_337_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/mlp_in_V_d1[26] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_305_i_24__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_31 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_34 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_4[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_205_i_29 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_11[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_102_i_42 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_4[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_205_i_32 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_433_i_20__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_433_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_32 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_34 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_11[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_102_i_41 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_35 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_433_i_17__0_n_5 could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_433_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_4[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_205_i_30 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_157_i_28 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_19[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_bram_102_i_34 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147875 ; free virtual = 227444

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           54  |           1396  |                  1450  |           0  |           1  |  00:00:05  |
|  Equivalent Driver Rewiring                       |            0  |            202  |                   149  |           0  |           1  |  00:03:31  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           54  |           1598  |                  1599  |           0  |          11  |  00:03:37  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13323ef00

Time (s): cpu = 00:09:56 ; elapsed = 00:07:34 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147844 ; free virtual = 227413
SLR(matching) [0-1]       0     0     0     0    46    45    44    44     0     0     0     0     0     0     0     0  Total:   179
SLR(matching) [1-2]       0     5     7     5    53    37    70    51    21    26    24    12     0     0     0     0  Total:   311
Phase 2.3 Global Placement Core | Checksum: 129cb6c69

Time (s): cpu = 00:10:30 ; elapsed = 00:07:57 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147812 ; free virtual = 227380
Phase 2 Global Placement | Checksum: 129cb6c69

Time (s): cpu = 00:10:30 ; elapsed = 00:07:58 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147868 ; free virtual = 227436

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 38ab4aa7

Time (s): cpu = 00:10:42 ; elapsed = 00:08:05 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147889 ; free virtual = 227457

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0    46    41    45    45     2     0     0     0     0     0     0     0  Total:   179
SLR(matching) [1-2]       0     5     6     4    51    44    69    49    21    25    23    14     0     0     0     0  Total:   311
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1894da28d

Time (s): cpu = 00:10:55 ; elapsed = 00:08:11 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147750 ; free virtual = 227319

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18472d7a0

Time (s): cpu = 00:11:03 ; elapsed = 00:08:17 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147771 ; free virtual = 227341

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 15d7d1143

Time (s): cpu = 00:11:06 ; elapsed = 00:08:21 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147783 ; free virtual = 227353

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12dc6045c

Time (s): cpu = 00:11:22 ; elapsed = 00:08:29 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147783 ; free virtual = 227353

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0    62    38    75    88     7     3     1     0     0     0     0     0  Total:   274
SLR(matching) [1-2]       0    12    10     5    62    47    56    61    21    28    21    14     0     0     0     0  Total:   337
Phase 3.6.1 splitSLRCrossingNets | Checksum: 13f4da676

Time (s): cpu = 00:11:41 ; elapsed = 00:08:47 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 147720 ; free virtual = 227290
Phase 3.6 Small Shape DP | Checksum: 12025f7ef

Time (s): cpu = 00:12:07 ; elapsed = 00:08:57 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148201 ; free virtual = 227771

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 108b4d17f

Time (s): cpu = 00:12:10 ; elapsed = 00:09:01 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148220 ; free virtual = 227789

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 83b8b7bb

Time (s): cpu = 00:13:45 ; elapsed = 00:09:28 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148202 ; free virtual = 227772
Phase 3 Detail Placement | Checksum: 83b8b7bb

Time (s): cpu = 00:13:47 ; elapsed = 00:09:29 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148192 ; free virtual = 227762

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10909a171

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.327 | TNS=-16553.922 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd6c0fe0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148134 ; free virtual = 227705
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cbdd0162

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148139 ; free virtual = 227710
Phase 4.1.1.1 BUFG Insertion | Checksum: 10909a171

Time (s): cpu = 00:15:28 ; elapsed = 00:10:01 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148153 ; free virtual = 227724

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 10909a171

Time (s): cpu = 00:15:29 ; elapsed = 00:10:02 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148155 ; free virtual = 227726
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.664. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-2.664. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1cf0a5788

Time (s): cpu = 00:17:08 ; elapsed = 00:11:33 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148187 ; free virtual = 227758

Time (s): cpu = 00:17:08 ; elapsed = 00:11:33 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148195 ; free virtual = 227767
Phase 4.1 Post Commit Optimization | Checksum: 1cf0a5788

Time (s): cpu = 00:17:09 ; elapsed = 00:11:34 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148197 ; free virtual = 227769

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf0a5788

Time (s): cpu = 00:17:33 ; elapsed = 00:11:57 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148231 ; free virtual = 227803

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                2x2|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                4x4|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cf0a5788

Time (s): cpu = 00:17:34 ; elapsed = 00:11:58 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148242 ; free virtual = 227814
Phase 4.3 Placer Reporting | Checksum: 1cf0a5788

Time (s): cpu = 00:17:36 ; elapsed = 00:11:59 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148237 ; free virtual = 227809

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148237 ; free virtual = 227809

Time (s): cpu = 00:17:36 ; elapsed = 00:11:59 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148237 ; free virtual = 227809
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2091103cc

Time (s): cpu = 00:17:37 ; elapsed = 00:12:00 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148242 ; free virtual = 227814
Ending Placer Task | Checksum: 1e0f31bda

Time (s): cpu = 00:17:37 ; elapsed = 00:12:00 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148243 ; free virtual = 227815
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:53 ; elapsed = 00:12:11 . Memory (MB): peak = 8271.633 ; gain = 2182.469 ; free physical = 148741 ; free virtual = 228313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148508 ; free virtual = 228170
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148624 ; free virtual = 228215
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.99 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148568 ; free virtual = 228160
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.49 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148618 ; free virtual = 228210
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148614 ; free virtual = 228206

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.664 | TNS=-12910.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 2722b7ea6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148296 ; free virtual = 227915
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.664 | TNS=-12910.942 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2722b7ea6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148303 ; free virtual = 227923

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.664 | TNS=-12910.942 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_457_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_93_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_131_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.653 | TNS=-12892.923 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_128_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_7_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.632 | TNS=-12858.524 |
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_6_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.630 | TNS=-12855.248 |
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_5_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.625 | TNS=-12847.061 |
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.610 | TNS=-12822.489 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_71_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__3[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__0_i_8_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.610 | TNS=-12822.489 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.586 | TNS=-12821.780 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.572 | TNS=-12821.429 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.557 | TNS=-12820.808 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0_n_5. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.469 | TNS=-12820.341 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.445 | TNS=-12820.724 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_replica
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_18__0_n_5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-12821.297 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5_repN.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_replica
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_16__0_n_5_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.429 | TNS=-12821.918 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_1
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/P[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<39>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<39>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_11.  Re-placed instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_7
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.404 | TNS=-12730.193 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_172_n_152. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_70. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/add_ln703_fu_392_p2[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_6_i_53_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_mux_sel_reg_271_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_1_fu_380_p3[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/_inferred__2/i__carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_mux_sel_reg_453_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ram_reg_mux_sel__29[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/msg_V_fu_360_p2_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[2].  Re-placed instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_6
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.378 | TNS=-12822.278 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_6
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_34_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_70_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_128_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.373 | TNS=-12673.891 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_5_8_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_8
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39_n_5.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.366 | TNS=-12659.147 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_8
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_0[0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry_i_16_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/ram_reg_mux_sel_reg_453_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-12637.716 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_7_8_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39_n_5.  Re-placed instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39_comp_1
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_39_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.361 | TNS=-12632.802 |
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_11.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_7
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_11. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-12598.403 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_128_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-12598.245 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/add_ln703_fu_392_p2[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_6_i_55_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-12598.010 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-12596.975 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_22[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_22[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-12595.016 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/add_ln703_fu_392_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.348 | TNS=-12594.934 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ap_enable_reg_pp2_iter1_reg_10[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.346 | TNS=-12590.664 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/add_ln703_fu_392_p2[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_message_passing_fu_101/ap_enable_reg_pp1_iter5_reg_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-12590.593 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_5_8_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_128_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_1
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/P[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_8_comp
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-12590.593 |
Phase 3 Critical Path Optimization | Checksum: 2722b7ea6

Time (s): cpu = 00:03:47 ; elapsed = 00:01:58 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148214 ; free virtual = 227835

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-12590.593 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_5_8_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_93_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_128_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_1
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/P[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_8_comp
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_5_8_n_136. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ret_V_fu_973_p2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_128_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_1
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/P[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<37>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10.  Did not re-place instance bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_8_comp
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_mux_sel__29_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<8>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-12590.593 |
Phase 4 Critical Path Optimization | Checksum: 2722b7ea6

Time (s): cpu = 00:04:01 ; elapsed = 00:02:04 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148220 ; free virtual = 227841
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148269 ; free virtual = 227890
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.340 | TNS=-12590.593 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.324  |        320.349  |           33  |              0  |                    27  |           0  |           2  |  00:01:37  |
|  Total          |          0.324  |        320.349  |           33  |              0  |                    27  |           0  |           3  |  00:01:37  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148221 ; free virtual = 227841
Ending Physical Synthesis Task | Checksum: 1c1208f64

Time (s): cpu = 00:04:02 ; elapsed = 00:02:04 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148230 ; free virtual = 227851
INFO: [Common 17-83] Releasing license: Implementation
410 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:04 ; elapsed = 00:02:19 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148397 ; free virtual = 228018
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148269 ; free virtual = 227979
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148335 ; free virtual = 227976
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 61a0e947 ConstDB: 0 ShapeSum: aaf83c39 RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147910 ; free virtual = 227550
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: fe60d6f8

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147867 ; free virtual = 227508
Post Restoration Checksum: NetGraph: cb05556f NumContArr: 335b8189 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fe60d6f8

Time (s): cpu = 00:01:27 ; elapsed = 00:00:38 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147728 ; free virtual = 227369

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fe60d6f8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:38 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147728 ; free virtual = 227369

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: fe60d6f8

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147733 ; free virtual = 227374

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c47e7394

Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147717 ; free virtual = 227358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.258 | TNS=-10761.306| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18946c0f5

Time (s): cpu = 00:02:56 ; elapsed = 00:01:12 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147687 ; free virtual = 227328

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40064
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32725
  Number of Partially Routed Nets     = 7339
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18946c0f5

Time (s): cpu = 00:03:06 ; elapsed = 00:01:17 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147684 ; free virtual = 227325
Phase 3 Initial Routing | Checksum: 1d179853f

Time (s): cpu = 00:06:18 ; elapsed = 00:02:23 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147492 ; free virtual = 227134

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2419
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_5_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.562 | TNS=-14650.646| WHS=0.037  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 186590834

Time (s): cpu = 00:10:59 ; elapsed = 00:04:37 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147482 ; free virtual = 227097

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.543 | TNS=-14537.557| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10934f76e

Time (s): cpu = 00:11:44 ; elapsed = 00:05:15 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147441 ; free virtual = 227058

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.538 | TNS=-14509.911| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: c1d6949d

Time (s): cpu = 00:12:09 ; elapsed = 00:05:35 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147456 ; free virtual = 227073

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.531 | TNS=-14473.571| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1ccd26d69

Time (s): cpu = 00:12:34 ; elapsed = 00:05:56 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147462 ; free virtual = 227079

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.531 | TNS=-14473.483| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18619e4ce

Time (s): cpu = 00:12:45 ; elapsed = 00:06:06 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147460 ; free virtual = 227078
Phase 4 Rip-up And Reroute | Checksum: 18619e4ce

Time (s): cpu = 00:12:46 ; elapsed = 00:06:06 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147460 ; free virtual = 227078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d504ade0

Time (s): cpu = 00:13:16 ; elapsed = 00:06:20 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147461 ; free virtual = 227078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.531 | TNS=-14473.483| WHS=0.037  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13ee2fda0

Time (s): cpu = 00:13:29 ; elapsed = 00:06:23 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147420 ; free virtual = 227037

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ee2fda0

Time (s): cpu = 00:13:29 ; elapsed = 00:06:24 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147414 ; free virtual = 227031
Phase 5 Delay and Skew Optimization | Checksum: 13ee2fda0

Time (s): cpu = 00:13:30 ; elapsed = 00:06:24 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147414 ; free virtual = 227031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13045e269

Time (s): cpu = 00:13:49 ; elapsed = 00:06:34 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147450 ; free virtual = 227068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.517 | TNS=-14387.885| WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13045e269

Time (s): cpu = 00:13:49 ; elapsed = 00:06:34 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147449 ; free virtual = 227066
Phase 6 Post Hold Fix | Checksum: 13045e269

Time (s): cpu = 00:13:50 ; elapsed = 00:06:35 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147450 ; free virtual = 227068

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35963 %
  Global Horizontal Routing Utilization  = 1.61746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.7887%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.981%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.6923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.7692%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 132bd8fbd

Time (s): cpu = 00:13:59 ; elapsed = 00:06:38 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147455 ; free virtual = 227073

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 132bd8fbd

Time (s): cpu = 00:14:00 ; elapsed = 00:06:39 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147445 ; free virtual = 227063

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 132bd8fbd

Time (s): cpu = 00:14:12 ; elapsed = 00:06:45 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147429 ; free virtual = 227047

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.517 | TNS=-14387.885| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 132bd8fbd

Time (s): cpu = 00:14:13 ; elapsed = 00:06:46 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147431 ; free virtual = 227049
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3.7e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.517 | TNS=-14392.936 | WHS=0.037 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 132bd8fbd

Time (s): cpu = 00:15:46 ; elapsed = 00:07:33 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147311 ; free virtual = 226930
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.517 | TNS=-14392.936 | WHS=0.037 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[26].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.517 | TNS=-14392.936 | WHS=0.037 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1812dbee5

Time (s): cpu = 00:16:18 ; elapsed = 00:07:48 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147253 ; free virtual = 226871
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147142 ; free virtual = 226761
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.517 | TNS=-14392.936 | WHS=0.037 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: e6fc1e1d

Time (s): cpu = 00:16:20 ; elapsed = 00:07:51 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147270 ; free virtual = 226888
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:21 ; elapsed = 00:07:51 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147564 ; free virtual = 227183
INFO: [Common 17-83] Releasing license: Implementation
439 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:59 ; elapsed = 00:08:08 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 147566 ; free virtual = 227185
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148441 ; free virtual = 228182
INFO: [Common 17-1381] The checkpoint '/nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 148647 ; free virtual = 228293
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:03 ; elapsed = 00:00:15 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 150554 ; free virtual = 230200
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:16 ; elapsed = 00:00:22 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 150597 ; free virtual = 230245
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
451 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 150506 ; free virtual = 230165
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 8271.633 ; gain = 0.000 ; free physical = 150508 ; free virtual = 230168
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 19:43:48 2021...
[Wed Mar 24 19:44:04 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:33:19 . Memory (MB): peak = 5147.496 ; gain = 0.000 ; free physical = 154878 ; free virtual = 234538
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.90 . Memory (MB): peak = 5147.496 ; gain = 0.000 ; free physical = 154761 ; free virtual = 234422
INFO: [Netlist 29-17] Analyzing 969 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5491.535 ; gain = 85.270 ; free physical = 154381 ; free virtual = 234042
Restored from archive | CPU: 8.330000 secs | Memory: 102.798866 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5491.535 ; gain = 85.270 ; free physical = 154381 ; free virtual = 234042
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5491.535 ; gain = 0.000 ; free physical = 154390 ; free virtual = 234050
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 5491.535 ; gain = 344.039 ; free physical = 154391 ; free virtual = 234051
Running report: report_route_status -file ./report/GIN_compute_one_graph_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5640.711 ; gain = 149.176 ; free physical = 154330 ; free virtual = 233991
Contents of report file './report/GIN_compute_one_graph_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       65375 :
       # of nets not needing routing.......... :       25311 :
           # of internally routed nets........ :       22042 :
           # of nets with no loads............ :        3099 :
           # of implicitly routed ports....... :         170 :
       # of routable nets..................... :       40064 :
           # of fully routed nets............. :       40064 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/GIN_compute_one_graph_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 5662.543 ; gain = 21.832 ; free physical = 154225 ; free virtual = 233886
Contents of report file './report/GIN_compute_one_graph_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Mar 24 19:45:01 2021
| Host              : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/GIN_compute_one_graph_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.517ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 2.895ns (23.708%)  route 9.316ns (76.292%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.740    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1_n_5
    SLICE_X103Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.807 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__2/O[2]
                         net (fo=10, routed)          2.823    10.630    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[26]
    SLR Crossing[1->0]   
    SLICE_X150Y100       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037    10.667 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_35/O
                         net (fo=16, routed)          1.620    12.287    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_5[0]
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y16        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228     9.770    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 -2.517    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.164ns  (logic 2.897ns (23.816%)  route 9.267ns (76.184%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.740    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1_n_5
    SLICE_X103Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.796 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__2/O[0]
                         net (fo=10, routed)          3.074    10.870    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[24]
    SLR Crossing[1->0]   
    SLICE_X160Y97        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    10.920 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_28/O
                         net (fo=16, routed)          1.320    12.240    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[6]
    RAMB36_X13Y17        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y17        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y17        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.244     9.754    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                 -2.486    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.128ns  (logic 4.245ns (35.002%)  route 7.883ns (64.998%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ap_clk
    RAMB36_X1Y124        RAMB36E2                                     r  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y124        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     1.087 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/DOUTBDOUT[0]
                         net (fo=1, routed)           1.618     2.705    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9_n_136
    SLICE_X77Y545        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.742 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36/O
                         net (fo=4, routed)           0.678     3.420    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36_n_5
    SLICE_X110Y533       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.543 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_7_replica/O
                         net (fo=1, routed)           1.693     5.236    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/B[9]
    SLR Crossing[2->1]   
    DSP48E2_X16Y172      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.387 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X16Y172      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.460 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X16Y172      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     6.069 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<39>
    DSP48E2_X16Y172      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     6.115 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     6.115    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<39>
    DSP48E2_X16Y172      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.686 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.686    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y172      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.808 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.822    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/PCIN[47]
    DSP48E2_X16Y173      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.368 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y173      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.477 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.447     7.924    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2_n_106
    SLICE_X122Y416       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.022 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3/O
                         net (fo=1, routed)           0.022     8.044    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5
    SLICE_X122Y416       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.203 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry/CO[7]
                         net (fo=1, routed)           0.026     8.229    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_n_5
    SLICE_X122Y417       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     8.332 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__0/O[6]
                         net (fo=1, routed)           0.888     9.220    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/p__3[9]
    SLICE_X133Y350       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     9.309 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100/O
                         net (fo=1, routed)           0.016     9.325    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100_n_5
    SLICE_X133Y350       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.515 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60/CO[7]
                         net (fo=1, routed)           0.026     9.541    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60_n_5
    SLICE_X133Y351       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.556 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1/CO[7]
                         net (fo=1, routed)           0.026     9.582    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1_n_5
    SLICE_X133Y352       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     9.685 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_41__1/O[6]
                         net (fo=11, routed)          0.925    10.610    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ret_V_fu_973_p2[11]
    SLICE_X161Y312       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090    10.700 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_1/O
                         net (fo=1, routed)           1.504    12.204    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_1
    RAMB36_X13Y52        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y52        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y52        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     9.722    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 -2.482    

Slack (VIOLATED) :        -2.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.123ns  (logic 2.900ns (23.921%)  route 9.223ns (76.079%))
  Logic Levels:           16  (CARRY8=3 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.785 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/O[4]
                         net (fo=10, routed)          3.071    10.856    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[20]
    SLR Crossing[1->0]   
    SLICE_X161Y96        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038    10.894 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_32/O
                         net (fo=16, routed)          1.305    12.199    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[2]
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y16        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     9.722    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                 -2.477    

Slack (VIOLATED) :        -2.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.108ns  (logic 2.900ns (23.951%)  route 9.208ns (76.049%))
  Logic Levels:           16  (CARRY8=3 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.785 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/O[4]
                         net (fo=10, routed)          3.071    10.856    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[20]
    SLR Crossing[1->0]   
    SLICE_X161Y96        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038    10.894 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_32/O
                         net (fo=16, routed)          1.290    12.184    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[2]
    RAMB36_X13Y17        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y17        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y17        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     9.722    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_354
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                 -2.462    

Slack (VIOLATED) :        -2.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 4.175ns (34.550%)  route 7.909ns (65.450%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ap_clk
    RAMB36_X1Y124        RAMB36E2                                     r  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y124        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     1.087 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/DOUTBDOUT[0]
                         net (fo=1, routed)           1.618     2.705    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9_n_136
    SLICE_X77Y545        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.742 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36/O
                         net (fo=4, routed)           0.678     3.420    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36_n_5
    SLICE_X110Y533       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.543 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_7_replica/O
                         net (fo=1, routed)           1.693     5.236    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/B[9]
    SLR Crossing[2->1]   
    DSP48E2_X16Y172      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.387 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X16Y172      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.460 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X16Y172      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     6.069 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<39>
    DSP48E2_X16Y172      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     6.115 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     6.115    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<39>
    DSP48E2_X16Y172      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.686 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.686    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y172      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.808 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.822    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/PCIN[47]
    DSP48E2_X16Y173      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.368 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y173      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.477 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.447     7.924    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2_n_106
    SLICE_X122Y416       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.022 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3/O
                         net (fo=1, routed)           0.022     8.044    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5
    SLICE_X122Y416       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.203 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry/CO[7]
                         net (fo=1, routed)           0.026     8.229    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_n_5
    SLICE_X122Y417       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     8.332 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__0/O[6]
                         net (fo=1, routed)           0.888     9.220    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/p__3[9]
    SLICE_X133Y350       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     9.309 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100/O
                         net (fo=1, routed)           0.016     9.325    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100_n_5
    SLICE_X133Y350       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.515 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60/CO[7]
                         net (fo=1, routed)           0.026     9.541    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60_n_5
    SLICE_X133Y351       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.556 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1/CO[7]
                         net (fo=1, routed)           0.026     9.582    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1_n_5
    SLICE_X133Y352       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     9.668 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_41__1/O[4]
                         net (fo=6, routed)           1.071    10.739    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ret_V_fu_973_p2[9]
    SLICE_X161Y287       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    10.776 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0_replica/O
                         net (fo=6, routed)           1.384    12.160    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_19__0_n_5_repN
    RAMB36_X13Y52        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y52        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y52        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.291     9.707    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456
  -------------------------------------------------------------------
                         required time                          9.707    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                 -2.453    

Slack (VIOLATED) :        -2.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_355/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.130ns  (logic 2.897ns (23.883%)  route 9.233ns (76.117%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.740    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1_n_5
    SLICE_X103Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.796 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__2/O[0]
                         net (fo=10, routed)          3.074    10.870    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[24]
    SLR Crossing[1->0]   
    SLICE_X160Y97        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    10.920 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_28/O
                         net (fo=16, routed)          1.286    12.206    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[6]
    RAMB36_X13Y18        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_355/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y18        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_355/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.244     9.754    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_355
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                 -2.452    

Slack (VIOLATED) :        -2.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_361/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 2.900ns (23.987%)  route 9.190ns (76.013%))
  Logic Levels:           16  (CARRY8=3 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     7.785 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/O[4]
                         net (fo=10, routed)          3.071    10.856    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[20]
    SLR Crossing[1->0]   
    SLICE_X161Y96        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038    10.894 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_32/O
                         net (fo=16, routed)          1.272    12.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[2]
    RAMB36_X12Y13        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_361/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X12Y13        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_361/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X12Y13        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     9.722    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_361
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 -2.444    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.118ns  (logic 2.897ns (23.907%)  route 9.221ns (76.093%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.740    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1_n_5
    SLICE_X103Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.796 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__2/O[0]
                         net (fo=10, routed)          3.074    10.870    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[24]
    SLR Crossing[1->0]   
    SLICE_X160Y97        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050    10.920 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_28/O
                         net (fo=16, routed)          1.274    12.194    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_4[6]
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y16        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.244     9.754    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_457/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 4.245ns (35.129%)  route 7.839ns (64.871%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ap_clk
    RAMB36_X1Y124        RAMB36E2                                     r  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y124        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.011     1.087 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9/DOUTBDOUT[0]
                         net (fo=1, routed)           1.618     2.705    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/ram_reg_4_9_n_136
    SLICE_X77Y545        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.742 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36/O
                         net (fo=4, routed)           0.678     3.420    bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_36_n_5
    SLICE_X110Y533       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     3.543 f  bd_0_i/hls_inst/inst/node_embedding_V_U/GIN_compute_one_graph_node_embedding_V_ram_U/msg_V_fu_360_p2_carry__0_i_7_replica/O
                         net (fo=1, routed)           1.693     5.236    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/B[9]
    SLR Crossing[2->1]   
    DSP48E2_X16Y172      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     5.387 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     5.387    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X16Y172      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     5.460 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     5.460    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X16Y172      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[39])
                                                      0.609     6.069 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER_INST/V[39]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_MULTIPLIER.V<39>
    DSP48E2_X16Y172      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[39]_V_DATA[39])
                                                      0.046     6.115 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA_INST/V_DATA[39]
                         net (fo=1, routed)           0.000     6.115    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_M_DATA.V_DATA<39>
    DSP48E2_X16Y172      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[39]_ALU_OUT[47])
                                                      0.571     6.686 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.686    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y172      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.808 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.822    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/PCIN[47]
    DSP48E2_X16Y173      DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     7.368 f  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     7.368    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_ALU.ALU_OUT<4>
    DSP48E2_X16Y173      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     7.477 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.447     7.924    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p__2_n_106
    SLICE_X122Y416       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     8.022 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3/O
                         net (fo=1, routed)           0.022     8.044    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_i_3_n_5
    SLICE_X122Y416       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.203 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry/CO[7]
                         net (fo=1, routed)           0.026     8.229    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry_n_5
    SLICE_X122Y417       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     8.332 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mul_33s_32s_54_1_1_U50/GIN_compute_one_graph_mul_33s_32s_54_1_1_Multiplier_5_U/p_carry__0/O[6]
                         net (fo=1, routed)           0.888     9.220    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/p__3[9]
    SLICE_X133Y350       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     9.309 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100/O
                         net (fo=1, routed)           0.016     9.325    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_100_n_5
    SLICE_X133Y350       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.515 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60/CO[7]
                         net (fo=1, routed)           0.026     9.541    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_60_n_5
    SLICE_X133Y351       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.556 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1/CO[7]
                         net (fo=1, routed)           0.026     9.582    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_42__1_n_5
    SLICE_X133Y352       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     9.685 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/message_V_U/GIN_compute_one_graph_compute_CONV_layer_message_V_ram_U/ram_reg_bram_305_i_41__1/O[6]
                         net (fo=11, routed)          1.020    10.705    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ret_V_fu_973_p2[11]
    SLICE_X161Y300       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    10.795 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_replica_4/O
                         net (fo=1, routed)           1.365    12.160    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_456_i_17__0_n_5_repN_4
    RAMB36_X13Y53        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_457/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y53        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_457/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y53        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.276     9.722    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_MLP_fu_62/mlp_in_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_457
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Running report: report_utilization -file ./report/GIN_compute_one_graph_utilization_routed.rpt
Contents of report file './report/GIN_compute_one_graph_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Mar 24 19:45:05 2021
| Host         : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization -file ./report/GIN_compute_one_graph_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu280fsvh2892-2L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 13779 |     0 |   1303680 |  1.06 |
|   LUT as Logic             | 13659 |     0 |   1303680 |  1.05 |
|   LUT as Memory            |   120 |     0 |    600960 |  0.02 |
|     LUT as Distributed RAM |    16 |     0 |           |       |
|     LUT as Shift Register  |   104 |     0 |           |       |
| CLB Registers              |  6964 |     0 |   2607360 |  0.27 |
|   Register as Flip Flop    |  6964 |     0 |   2607360 |  0.27 |
|   Register as Latch        |     0 |     0 |   2607360 |  0.00 |
| CARRY8                     |   404 |     0 |    162960 |  0.25 |
| F7 Muxes                   |   368 |     0 |    651840 |  0.06 |
| F8 Muxes                   |   141 |     0 |    325920 |  0.04 |
| F9 Muxes                   |     0 |     0 |    162960 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 13    |          Yes |         Set |            - |
| 6951  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5694 |     0 |    162960 |  3.49 |
|   CLBL                                     |  3914 |     0 |           |       |
|   CLBM                                     |  1780 |     0 |           |       |
| LUT as Logic                               | 13659 |     0 |   1303680 |  1.05 |
|   using O5 output only                     |    62 |       |           |       |
|   using O6 output only                     | 10076 |       |           |       |
|   using O5 and O6                          |  3521 |       |           |       |
| LUT as Memory                              |   120 |     0 |    600960 |  0.02 |
|   LUT as Distributed RAM                   |    16 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    16 |       |           |       |
|   LUT as Shift Register                    |   104 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    25 |       |           |       |
|     using O5 and O6                        |    79 |       |           |       |
| CLB Registers                              |  6964 |     0 |   2607360 |  0.27 |
|   Register driven from within the CLB      |  3968 |       |           |       |
|   Register driven from outside the CLB     |  2996 |       |           |       |
|     LUT in front of the register is unused |  2463 |       |           |       |
|     LUT in front of the register is used   |   533 |       |           |       |
| Unique Control Sets                        |   223 |       |    325920 |  0.07 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 1693 |     0 |      2016 | 83.98 |
|   RAMB36/FIFO*    | 1691 |     0 |      2016 | 83.88 |
|     RAMB36E2 only | 1691 |       |           |       |
|   RAMB18          |    4 |     0 |      4032 |  0.10 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   24 |     0 |      9024 |  0.27 |
|   DSP48E2 only |   24 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       624 |  0.00 |
| HPIOB_M          |    0 |     0 |       288 |  0.00 |
| HPIOB_S          |    0 |     0 |       288 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        48 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       288 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       624 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1008 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |        24 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |         6 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 6951 |            Register |
| LUT6     | 5277 |                 CLB |
| LUT3     | 3726 |                 CLB |
| LUT2     | 3170 |                 CLB |
| LUT5     | 2575 |                 CLB |
| LUT4     | 2143 |                 CLB |
| RAMB36E2 | 1691 |            BLOCKRAM |
| CARRY8   |  404 |                 CLB |
| MUXF7    |  368 |                 CLB |
| LUT1     |  289 |                 CLB |
| SRL16E   |  182 |                 CLB |
| MUXF8    |  141 |                 CLB |
| RAMS32   |   32 |                 CLB |
| DSP48E2  |   24 |          Arithmetic |
| FDSE     |   13 |            Register |
| RAMB18E2 |    4 |            BLOCKRAM |
| SRLC32E  |    1 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  777 |       |     23040 |  3.37 |
|   SLR1 -> SLR2                   |  194 |       |           |  0.84 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |  583 |       |           |  2.53 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |  384 |       |     23040 |  1.67 |
|   SLR0 -> SLR1                   |  198 |       |           |  0.86 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |  186 |       |           |  0.81 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 1161 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |  583 |    0 |
| SLR1      |  192 |    0 |  186 |
| SLR0      |    2 |  196 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1379 | 2949 | 1366 |   2.51 |   5.46 |   2.53 |
|   CLBL                     | 1033 | 1887 |  994 |   3.53 |   6.44 |   3.39 |
|   CLBM                     |  346 | 1062 |  372 |   1.35 |   4.30 |   1.50 |
| CLB LUTs                   | 3210 | 7755 | 2814 |   0.73 |   1.80 |   0.65 |
|   LUT as Logic             | 3210 | 7643 | 2806 |   0.73 |   1.77 |   0.65 |
|     using O5 output only   |    1 |   55 |    6 |  <0.01 |   0.01 |  <0.01 |
|     using O6 output only   | 2408 | 5572 | 2096 |   0.55 |   1.29 |   0.49 |
|     using O5 and O6        |  801 | 2016 |  704 |   0.18 |   0.47 |   0.16 |
|   LUT as Memory            |    0 |  112 |    8 |   0.00 |   0.06 |  <0.01 |
|     LUT as Distributed RAM |    0 |   16 |    0 |   0.00 |  <0.01 |   0.00 |
|     LUT as Shift Register  |    0 |   96 |    8 |   0.00 |   0.05 |  <0.01 |
| CLB Registers              |   63 | 6361 |  540 |  <0.01 |   0.74 |   0.06 |
| CARRY8                     |    6 |  348 |   50 |   0.01 |   0.64 |   0.09 |
| F7 Muxes                   |  119 |  219 |   30 |   0.05 |   0.10 |   0.01 |
| F8 Muxes                   |   53 |   76 |   12 |   0.05 |   0.07 |   0.01 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  533 |  563 |  597 |  79.32 |  83.78 |  88.84 |
|   RAMB36/FIFO              |  533 |  561 |  597 |  79.32 |  83.48 |  88.84 |
|     RAMB36E2 only          |  533 |  561 |  597 |  79.32 |  83.48 |  88.84 |
|   RAMB18                   |    0 |    4 |    0 |   0.00 |   0.30 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |   19 |    5 |   0.00 |   0.62 |   0.16 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    6 |  197 |   30 |  <0.01 |   0.18 |   0.03 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/GIN_compute_one_graph_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/GIN_compute_one_graph_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Mar 24 19:45:08 2021
| Host              : ece-rschsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/GIN_compute_one_graph_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (98)
6. checking no_output_delay (212)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (212)
---------------------------------
 There are 212 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.517   -14392.937                  12878                82598        0.037        0.000                      0                82598        4.458        0.000                       0                 10572  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.517   -14392.937                  12878                82598        0.037        0.000                      0                82598        4.458        0.000                       0                 10572  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        12878  Failing Endpoints,  Worst Slack       -2.517ns,  Total Violation   -14392.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.517ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 2.895ns (23.708%)  route 9.316ns (76.292%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E2=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.006ns  (DCD * PF)
    Destination Clock Delay (DCD):    0.039ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.076     0.076    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y20        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y20        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.062     1.138 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.166    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_110_n_65
    RAMB36_X13Y21        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.376 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.404    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_111_n_65
    RAMB36_X13Y22        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.614 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.642    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_112_n_65
    RAMB36_X13Y23        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     1.852 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113/CASDOUTB[7]
                         net (fo=1, routed)           0.028     1.880    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_113_n_65
    RAMB36_X13Y24        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.090 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.118    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_114_n_65
    RAMB36_X13Y25        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.328 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.356    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_115_n_65
    RAMB36_X13Y26        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     2.566 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.594    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_116_n_65
    RAMB36_X13Y27        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     2.711 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_117/DOUTBDOUT[7]
                         net (fo=1, routed)           2.156     4.867    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U_n_247
    SLICE_X125Y180       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     4.917 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88/O
                         net (fo=1, routed)           0.009     4.926    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_88_n_5
    SLICE_X125Y180       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     4.983 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45/O
                         net (fo=1, routed)           0.000     4.983    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_45_n_5
    SLICE_X125Y180       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.009 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19/O
                         net (fo=1, routed)           1.083     6.092    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_19_n_5
    SLICE_X102Y185       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     6.130 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/add_ln703_fu_493_p2_carry_i_1/O
                         net (fo=5, routed)           1.341     7.471    bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/edge_embedding_V_q0[7]
    SLR Crossing[0->1]   
    SLICE_X103Y246       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     7.507 r  bd_0_i/hls_inst/inst/edge_embedding_table_V_U/GIN_compute_one_graph_edge_embedding_table_V_ram_U/add_ln703_fu_493_p2_carry_i_9/O
                         net (fo=1, routed)           0.010     7.517    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/S[7]
    SLICE_X103Y246       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     7.632 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     7.658    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry_n_5
    SLICE_X103Y247       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.673 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     7.699    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__0_n_5
    SLICE_X103Y248       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.714 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     7.740    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__1_n_5
    SLICE_X103Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     7.807 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2_carry__2/O[2]
                         net (fo=10, routed)          2.823    10.630    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/add_ln703_fu_493_p2[26]
    SLR Crossing[1->0]   
    SLICE_X150Y100       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037    10.667 r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/grp_compute_edge_embedding_fu_87/ram_reg_bram_353_i_35/O
                         net (fo=16, routed)          1.620    12.287    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_356_5[0]
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039    10.039    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ap_clk
    RAMB36_X13Y16        RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         inter-SLR compensation      -0.006    10.033    
                         clock uncertainty           -0.035     9.998    
    RAMB36_X13Y16        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[0])
                                                     -0.228     9.770    bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_353
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                 -2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/select_ln935_reg_1344_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.037ns (31.356%)  route 0.081ns (68.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X114Y408       FDRE                                         r  bd_0_i/hls_inst/inst/select_ln935_reg_1344_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y408       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/select_ln935_reg_1344_reg[12]/Q
                         net (fo=1, routed)           0.081     0.131    bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/D
    SLICE_X114Y411       RAMS32                                       r  bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10676, unset)        0.039     0.039    bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/WCLK
    SLICE_X114Y411       RAMS32                                       r  bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/SP/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X114Y411       RAMS32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.055     0.094    bd_0_i/hls_inst/inst/eps_1_U/GIN_compute_one_graph_eps_1_ram_U/ram_reg_0_7_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X11Y38  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y38  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y38  bd_0_i/hls_inst/inst/grp_compute_CONV_layer_fu_589/edge_embedding_V_U/GIN_compute_one_graph_MLP_mlp_in_V_ram_U/ram_reg_bram_16/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-2.517204, worst hold slack (WHS)=0.037000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.517204) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (1691 bram36)
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 {0 } 960
HLS EXTRACTION: impl area_current: 0 13779 6964 24 3386 0 104 5694 0 960
HLS EXTRACTION: generated /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/report/verilog/GIN_compute_one_graph_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             project_1
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Mar 24 19:45:08 EDT 2021

#=== Post-Implementation Resource usage ===
CLB:           5694
LUT:          13779
FF:            6964
DSP:             24
BRAM:          3386
SRL:            104
URAM:             0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.477
CP achieved post-implementation:    12.517
Timing not met

HLS EXTRACTION: generated /nethome/chao33/GNN_Acc_local/HLS/project_1/solution1/impl/report/verilog/GIN_compute_one_graph_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 19:45:08 2021...
INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1165.39 seconds. CPU system time: 479.76 seconds. Elapsed time: 3486.49 seconds; current allocated memory: 406.417 MB.
INFO: [HLS 200-112] Total CPU user time: 1238.21 seconds. Total CPU system time: 486.66 seconds. Total elapsed time: 3574.64 seconds; peak allocated memory: 398.185 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Mar 24 19:45:20 2021...
