

================================================================
== Vivado HLS Report for 'update'
================================================================
* Date:           Thu Oct 25 00:31:40 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.639|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16201|  16201|  16201|  16201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  16200|  16200|         9|          -|          -|  1800|    no    |
        | + Loop 1.1  |      6|      6|         2|          -|          -|     3|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      278|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        0|      680|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      386|    -|
|Register         |        -|      -|      346|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      346|     1344|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |digitrec_kernel_mux_32_8_1_1_U13    |digitrec_kernel_mux_32_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_32_8_1_1_U20    |digitrec_kernel_mux_32_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U14    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U15    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U16    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U17    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U18    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U19    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U21    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U23    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U24    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U25    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U26    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U27    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U28    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U29    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U30    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U31    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U32    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U33    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U34    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U35    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U36    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U37    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U38    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U39    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U40    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U41    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U42    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U43    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U44    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U45    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U46    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U47    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U48    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U49    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U50    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U51    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_42_8_1_1_U52    |digitrec_kernel_mux_42_8_1_1    |        0|      0|  0|  17|
    |digitrec_kernel_mux_832_64_1_1_U22  |digitrec_kernel_mux_832_64_1_1  |        0|      0|  0|  17|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                               |                                |        0|      0|  0| 680|
    +------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i1_1_fu_1166_p2      |     +    |      0|  0|   9|           2|           1|
    |y3_1_fu_974_p2       |     +    |      0|  0|  18|          11|           1|
    |exitcond1_fu_968_p2  |   icmp   |      0|  0|  13|          11|           9|
    |exitcond_fu_1160_p2  |   icmp   |      0|  0|   8|           2|           2|
    |sel_tmp1_fu_1293_p2  |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp2_fu_1269_p2  |   icmp   |      0|  0|   9|           3|           1|
    |sel_tmp3_fu_1299_p2  |   icmp   |      0|  0|   9|           3|           3|
    |sel_tmp4_fu_1275_p2  |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp6_fu_1281_p2  |   icmp   |      0|  0|   9|           3|           2|
    |sel_tmp8_fu_1287_p2  |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp_fu_1263_p2   |   icmp   |      0|  0|   9|           3|           1|
    |tmp_11_fu_1389_p2    |   icmp   |      0|  0|  29|          64|          64|
    |tmp_22_fu_1220_p2    |   icmp   |      0|  0|  11|           8|           8|
    |or_cond1_fu_1327_p2  |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_1341_p2  |    or    |      0|  0|   2|           1|           1|
    |or_cond3_fu_1363_p2  |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_1313_p2   |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_1319_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel2_fu_1333_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel3_fu_1347_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel4_fu_1355_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel5_fu_1369_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel6_fu_1377_p3   |  select  |      0|  0|   8|           1|           8|
    |newSel_fu_1305_p3    |  select  |      0|  0|   8|           1|           8|
    |p_max_id_fu_1226_p3  |  select  |      0|  0|  63|           1|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 278|         131|         225|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |grp_fu_699_p1                 |  15|          3|   64|        192|
    |i1_reg_576                    |   9|          2|    2|          4|
    |knn_mat_0_0_fu_264            |   9|          2|    8|         16|
    |knn_mat_0_1_fu_260            |   9|          2|    8|         16|
    |knn_mat_0_2_fu_256            |   9|          2|    8|         16|
    |knn_mat_0_3_fu_252            |   9|          2|    8|         16|
    |knn_mat_1_0_fu_248            |   9|          2|    8|         16|
    |knn_mat_1_1_fu_244            |   9|          2|    8|         16|
    |knn_mat_1_2_fu_240            |   9|          2|    8|         16|
    |knn_mat_1_3_fu_236            |   9|          2|    8|         16|
    |knn_mat_2_0_fu_232            |   9|          2|    8|         16|
    |knn_mat_2_1_fu_228            |   9|          2|    8|         16|
    |knn_mat_2_2_fu_224            |   9|          2|    8|         16|
    |knn_mat_2_3_fu_220            |   9|          2|    8|         16|
    |knn_mat_3_0_fu_216            |   9|          2|    8|         16|
    |knn_mat_3_1_fu_212            |   9|          2|    8|         16|
    |knn_mat_3_2_fu_208            |   9|          2|    8|         16|
    |knn_mat_3_3_fu_204            |   9|          2|    8|         16|
    |knn_mat_4_0_fu_200            |   9|          2|    8|         16|
    |knn_mat_4_1_fu_196            |   9|          2|    8|         16|
    |knn_mat_4_2_fu_192            |   9|          2|    8|         16|
    |knn_mat_4_3_fu_188            |   9|          2|    8|         16|
    |knn_mat_5_0_fu_184            |   9|          2|    8|         16|
    |knn_mat_5_1_fu_180            |   9|          2|    8|         16|
    |knn_mat_5_2_fu_176            |   9|          2|    8|         16|
    |knn_mat_5_3_fu_172            |   9|          2|    8|         16|
    |knn_mat_6_0_fu_168            |   9|          2|    8|         16|
    |knn_mat_6_1_fu_164            |   9|          2|    8|         16|
    |knn_mat_6_2_fu_160            |   9|          2|    8|         16|
    |knn_mat_7_0_fu_156            |   9|          2|    8|         16|
    |knn_mat_7_1_fu_152            |   9|          2|    8|         16|
    |knn_mat_7_2_fu_148            |   9|          2|    8|         16|
    |knn_mat_load_1_0_phi_reg_588  |  41|          8|    8|         64|
    |max_id_reg_564                |   9|          2|   64|        128|
    |y3_reg_552                    |   9|          2|   11|         22|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 386|         83|  390|        896|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |i1_1_reg_2310                 |   2|   0|    2|          0|
    |i1_reg_576                    |   2|   0|    2|          0|
    |knn_mat_0_0_fu_264            |   8|   0|    8|          0|
    |knn_mat_0_1_fu_260            |   8|   0|    8|          0|
    |knn_mat_0_2_fu_256            |   8|   0|    8|          0|
    |knn_mat_0_3_fu_252            |   8|   0|    8|          0|
    |knn_mat_1_0_fu_248            |   8|   0|    8|          0|
    |knn_mat_1_1_fu_244            |   8|   0|    8|          0|
    |knn_mat_1_2_fu_240            |   8|   0|    8|          0|
    |knn_mat_1_3_fu_236            |   8|   0|    8|          0|
    |knn_mat_2_0_fu_232            |   8|   0|    8|          0|
    |knn_mat_2_1_fu_228            |   8|   0|    8|          0|
    |knn_mat_2_2_fu_224            |   8|   0|    8|          0|
    |knn_mat_2_3_fu_220            |   8|   0|    8|          0|
    |knn_mat_3_0_fu_216            |   8|   0|    8|          0|
    |knn_mat_3_1_fu_212            |   8|   0|    8|          0|
    |knn_mat_3_2_fu_208            |   8|   0|    8|          0|
    |knn_mat_3_3_fu_204            |   8|   0|    8|          0|
    |knn_mat_4_0_fu_200            |   8|   0|    8|          0|
    |knn_mat_4_1_fu_196            |   8|   0|    8|          0|
    |knn_mat_4_2_fu_192            |   8|   0|    8|          0|
    |knn_mat_4_3_fu_188            |   8|   0|    8|          0|
    |knn_mat_5_0_fu_184            |   8|   0|    8|          0|
    |knn_mat_5_1_fu_180            |   8|   0|    8|          0|
    |knn_mat_5_2_fu_176            |   8|   0|    8|          0|
    |knn_mat_5_3_fu_172            |   8|   0|    8|          0|
    |knn_mat_6_0_fu_168            |   8|   0|    8|          0|
    |knn_mat_6_1_fu_164            |   8|   0|    8|          0|
    |knn_mat_6_2_fu_160            |   8|   0|    8|          0|
    |knn_mat_7_0_fu_156            |   8|   0|    8|          0|
    |knn_mat_7_1_fu_152            |   8|   0|    8|          0|
    |knn_mat_7_2_fu_148            |   8|   0|    8|          0|
    |knn_mat_load_1_0_phi_reg_588  |   8|   0|    8|          0|
    |max_id_reg_564                |  64|   0|   64|          0|
    |tmp_12_reg_2358               |   3|   0|    3|          0|
    |y3_1_reg_2302                 |  11|   0|   11|          0|
    |y3_reg_552                    |  11|   0|   11|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 346|   0|  346|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      update      | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      update      | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      update      | return value |
|ap_done           | out |    1| ap_ctrl_hs |      update      | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      update      | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      update      | return value |
|ap_return_0       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_1       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_2       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_3       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_4       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_5       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_6       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_7       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_8       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_9       | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_10      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_11      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_12      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_13      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_14      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_15      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_16      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_17      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_18      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_19      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_20      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_21      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_22      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_23      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_24      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_25      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_26      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_27      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_28      | out |    8| ap_ctrl_hs |      update      | return value |
|ap_return_29      | out |    8| ap_ctrl_hs |      update      | return value |
|temp_0_address0   | out |    8|  ap_memory |      temp_0      |     array    |
|temp_0_ce0        | out |    1|  ap_memory |      temp_0      |     array    |
|temp_0_q0         |  in |   64|  ap_memory |      temp_0      |     array    |
|temp_1_address0   | out |    8|  ap_memory |      temp_1      |     array    |
|temp_1_ce0        | out |    1|  ap_memory |      temp_1      |     array    |
|temp_1_q0         |  in |   64|  ap_memory |      temp_1      |     array    |
|temp_2_address0   | out |    8|  ap_memory |      temp_2      |     array    |
|temp_2_ce0        | out |    1|  ap_memory |      temp_2      |     array    |
|temp_2_q0         |  in |   64|  ap_memory |      temp_2      |     array    |
|temp_3_address0   | out |    8|  ap_memory |      temp_3      |     array    |
|temp_3_ce0        | out |    1|  ap_memory |      temp_3      |     array    |
|temp_3_q0         |  in |   64|  ap_memory |      temp_3      |     array    |
|temp_4_address0   | out |    8|  ap_memory |      temp_4      |     array    |
|temp_4_ce0        | out |    1|  ap_memory |      temp_4      |     array    |
|temp_4_q0         |  in |   64|  ap_memory |      temp_4      |     array    |
|temp_5_address0   | out |    8|  ap_memory |      temp_5      |     array    |
|temp_5_ce0        | out |    1|  ap_memory |      temp_5      |     array    |
|temp_5_q0         |  in |   64|  ap_memory |      temp_5      |     array    |
|temp_6_address0   | out |    8|  ap_memory |      temp_6      |     array    |
|temp_6_ce0        | out |    1|  ap_memory |      temp_6      |     array    |
|temp_6_q0         |  in |   64|  ap_memory |      temp_6      |     array    |
|temp_7_address0   | out |    8|  ap_memory |      temp_7      |     array    |
|temp_7_ce0        | out |    1|  ap_memory |      temp_7      |     array    |
|temp_7_q0         |  in |   64|  ap_memory |      temp_7      |     array    |
|knn_mat_0_0_read  |  in |    8|   ap_none  | knn_mat_0_0_read |    scalar    |
|knn_mat_0_1_read  |  in |    8|   ap_none  | knn_mat_0_1_read |    scalar    |
|knn_mat_0_2_read  |  in |    8|   ap_none  | knn_mat_0_2_read |    scalar    |
|knn_mat_0_3_read  |  in |    8|   ap_none  | knn_mat_0_3_read |    scalar    |
|knn_mat_1_0_read  |  in |    8|   ap_none  | knn_mat_1_0_read |    scalar    |
|knn_mat_1_1_read  |  in |    8|   ap_none  | knn_mat_1_1_read |    scalar    |
|knn_mat_1_2_read  |  in |    8|   ap_none  | knn_mat_1_2_read |    scalar    |
|knn_mat_1_3_read  |  in |    8|   ap_none  | knn_mat_1_3_read |    scalar    |
|knn_mat_2_0_read  |  in |    8|   ap_none  | knn_mat_2_0_read |    scalar    |
|knn_mat_2_1_read  |  in |    8|   ap_none  | knn_mat_2_1_read |    scalar    |
|knn_mat_2_2_read  |  in |    8|   ap_none  | knn_mat_2_2_read |    scalar    |
|knn_mat_2_3_read  |  in |    8|   ap_none  | knn_mat_2_3_read |    scalar    |
|knn_mat_3_0_read  |  in |    8|   ap_none  | knn_mat_3_0_read |    scalar    |
|knn_mat_3_1_read  |  in |    8|   ap_none  | knn_mat_3_1_read |    scalar    |
|knn_mat_3_2_read  |  in |    8|   ap_none  | knn_mat_3_2_read |    scalar    |
|knn_mat_3_3_read  |  in |    8|   ap_none  | knn_mat_3_3_read |    scalar    |
|knn_mat_4_0_read  |  in |    8|   ap_none  | knn_mat_4_0_read |    scalar    |
|knn_mat_4_1_read  |  in |    8|   ap_none  | knn_mat_4_1_read |    scalar    |
|knn_mat_4_2_read  |  in |    8|   ap_none  | knn_mat_4_2_read |    scalar    |
|knn_mat_4_3_read  |  in |    8|   ap_none  | knn_mat_4_3_read |    scalar    |
|knn_mat_5_0_read  |  in |    8|   ap_none  | knn_mat_5_0_read |    scalar    |
|knn_mat_5_1_read  |  in |    8|   ap_none  | knn_mat_5_1_read |    scalar    |
|knn_mat_5_2_read  |  in |    8|   ap_none  | knn_mat_5_2_read |    scalar    |
|knn_mat_5_3_read  |  in |    8|   ap_none  | knn_mat_5_3_read |    scalar    |
|knn_mat_6_0_read  |  in |    8|   ap_none  | knn_mat_6_0_read |    scalar    |
|knn_mat_6_1_read  |  in |    8|   ap_none  | knn_mat_6_1_read |    scalar    |
|knn_mat_6_2_read  |  in |    8|   ap_none  | knn_mat_6_2_read |    scalar    |
|knn_mat_7_0_read  |  in |    8|   ap_none  | knn_mat_7_0_read |    scalar    |
|knn_mat_7_1_read  |  in |    8|   ap_none  | knn_mat_7_1_read |    scalar    |
|knn_mat_7_2_read  |  in |    8|   ap_none  | knn_mat_7_2_read |    scalar    |
+------------------+-----+-----+------------+------------------+--------------+

