# Compile of registers.v was successful.
# Compile of registers.v failed with 2 errors.
# Compile of registers.v was successful.
# Compile of registers_tb.v was successful.
# Compile of registers_tb.v was successful.
vsim -gui work.DataMemory_tb
# vsim -gui work.DataMemory_tb 
# Start time: 23:29:46 on Dec 21,2023
# Loading work.DataMemory_tb
# Loading work.DataMemory
add wave -position end  sim:/DataMemory_tb/address
add wave -position end  sim:/DataMemory_tb/write_data
add wave -position end  sim:/DataMemory_tb/mem_write
add wave -position end  sim:/DataMemory_tb/mem_read
add wave -position end  sim:/DataMemory_tb/read_data
run -all
# Break key hit
run -all
vsim -gui work.registers_tb
# End time: 23:31:24 on Dec 21,2023, Elapsed time: 0:01:38
# Errors: 0, Warnings: 7
# vsim -gui work.registers_tb 
# Start time: 23:31:24 on Dec 21,2023
# Loading work.registers_tb
# Loading work.registers
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read_Data_1'.
#    Time: 0 ps  Iteration: 0  Instance: /registers_tb/dut File: C:/Users/GF63 10SCSR/Desktop/rics Processor/32-bit-RISC-Processor/registers_tb.v Line: 9
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'Read_Data_2'.
#    Time: 0 ps  Iteration: 0  Instance: /registers_tb/dut File: C:/Users/GF63 10SCSR/Desktop/rics Processor/32-bit-RISC-Processor/registers_tb.v Line: 9
# Error loading design
# End time: 23:31:25 on Dec 21,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# Compile of registers_tb.v was successful.
vsim -gui work.registers_tb
# vsim -gui work.registers_tb 
# Start time: 23:34:17 on Dec 21,2023
# Loading work.registers_tb
# Loading work.registers
add wave -position end  sim:/registers_tb/read_register_1
add wave -position end  sim:/registers_tb/read_register_2
add wave -position end  sim:/registers_tb/write_register
add wave -position end  sim:/registers_tb/write_data
add wave -position end  sim:/registers_tb/sig_reg_write
add wave -position end  sim:/registers_tb/read_data_1
add wave -position end  sim:/registers_tb/read_data_2
run -all
# Compile of registers_tb.v was successful.
# Compile of registers_tb.v was successful.
# Compile of registers_tb.v was successful.
vsim -gui work.registers_tb
# End time: 23:36:28 on Dec 21,2023, Elapsed time: 0:02:11
# Errors: 0, Warnings: 5
# vsim -gui work.registers_tb 
# Start time: 23:36:28 on Dec 21,2023
# Loading work.registers_tb
# Loading work.registers
# Compile of registers_tb.v was successful.
vsim -gui work.registers_tb
# End time: 23:36:42 on Dec 21,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# vsim -gui work.registers_tb 
# Start time: 23:36:42 on Dec 21,2023
# Loading work.registers_tb
# Loading work.registers
add wave -position end  sim:/registers_tb/read_register_1
add wave -position end  sim:/registers_tb/read_register_2
add wave -position end  sim:/registers_tb/write_register
add wave -position end  sim:/registers_tb/write_data
add wave -position end  sim:/registers_tb/sig_reg_write
add wave -position end  sim:/registers_tb/read_data_1
add wave -position end  sim:/registers_tb/read_data_2
run -all
# End time: 23:38:41 on Dec 21,2023, Elapsed time: 0:01:59
# Errors: 0, Warnings: 1
