/** @file
  McRegs.h

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2006 - 2020 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

#ifndef _MEM_IP_VER_H_
#define _MEM_IP_VER_H_

//18ww12 RcRegs headers:
//ICXD_HOST:      cnxde_hcc_top_crif.1p0.18ww12a:                /nfs/site/disks/sdg74_ipr_0012/ip_releases/shdk74/mem/mem-srvr10nm-18ww06b.RTL1p0_MAIN.7

//18ww21 RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_1p0-18ww21b.snr:        /nfs/site/disks/sdg74_ipr_0013/ip_releases/shdk74/mem/mem-srvr10nm-w2_1p0_snr-18ww21a.RTL1p0_MAIN.7

//18ww28 RcRegs headers:
//ICXD_HOST:      cnxde_hcc_top_crif.1p0.18ww28a:                /nfs/site/disks/sdg74_ipr_0012/ip_releases/shdk74/mem/mem-srvr10nm-w1_1p0_icx-18ww21d.RTL1p0_MAIN.12

//19ww02g RcRegs headers:
//ICXD_HOST:      Icxdlcc_top_crif:                              /nfs/site/disks/sdg74_ipr_0017/ip_releases/shdk74/mem/mem-srvr10nm-18ww52b.RTL1p0_MAIN.17

//19ww09d RcRegs headers:
//ICXD_HOST:      Icxdlcc_top_crif :                              /nfs/site/disks/sdg74_ipr_0017/ip_releases/shdk74/mem/mem-srvr10nm-19ww04c.RTL1p0_MAIN.18

//19ww13d RcRegs headers:
//ICXD_HOST:      Icxdlcc_top_crif :                              /nfs/site/disks/sdg74_ipr_0018/ip_releases/shdk74/mem/mem-srvr10nm-19ww13c.RTL1p0_MAIN.20

//19ww22 RcRegs headers:
//ICXD_HOST:      Icxdlcc_top_crif :                              /nfs/site/disks/sdg74_ipr_0021/ip_releases/shdk74/mem/mem-srvr10nm-19ww19a.RTL1p0_MAIN.22

//19ww43b RcRegs headers:
//ICXD_HOST:      Icxdlcc_top_crif :                              /nfs/site/disks/sdg74_ipr_0022/ip_releases/shdk74/mem/mem-srvr10nm-19ww37b.RTL1p0_MAIN.26

//19ww05c RcRegs headers:
//ICXD_HOST:      Icxdhcc_top_crif :                              /nfs/site/disks/sdg74_ipr_0023/ip_releases/shdk74/mem/mem-srvr10nm-20ww04d.RTL1p0_MAIN.30

//18ww01a RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_b0-18ww44a:            /nfs/site/disks/sdg74_ipr_0014/ip_releases/shdk74/mem/mem-srvr10nm-18ww42b.RTL1p0_MAIN.14

//19ww01a RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_b0-19ww01a:            /nfs/site/disks/sdg74_ipr_0014/ip_releases/shdk74/mem/mem-srvr10nm-18ww51d.RTL1p0_MAIN.16

//19ww11a RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_b0-19ww11a :          /nfs/site/disks/sdg74_ipr_0017/ip_releases/shdk74/mem/mem-srvr10nm-19ww04c.RTL1p0_MAIN.18

//19ww22a RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_b0-19ww22a :          /nfs/site/disks/sdg74_ipr_0020/ip_releases/shdk74/mem/mem-srvr10nm-w2_snr_b0-19ww18a.RTL1p0_MAIN.22

//20ww15b RcRegs headers:
//SNR_HOST:      config_spm-srvr10nm-snr_c0-20ww15b. :          /nfs/site/disks/sdg74_ipr_0024/ip_releases/shdk74/mem/mem-srvr10nm-20ww12c.RTL1p0_MAIN.31

//20ww20e RcRegs headers:
//ICXD_HOST:      Icxdhcc_top_crif :                           /nfs/site/disks/sdg74_ipr_0025/ip_releases/shdk74/mem/mem-srvr10nm-20ww18c.RTL1p0_MAIN.32

//
// Main line 10nm MEM IP stream
//
#define MEM_IP_17ww37e   0
#define MEM_IP_17ww51f   1
#define MEM_IP_18ww11b   2
#define MEM_IP_18ww12d   3
#define MEM_IP_18WW20d   4
#define MEM_IP_18ww21b   5
#define MEM_IP_18ww21d   6
#define MEM_IP_18ww28a   7
#define MEM_IP_18ww28c   8
#define MEM_IP_18ww34e   9
#define MEM_IP_18ww42b   10
#define MEM_IP_18WW50d   11
#define MEM_IP_18ww51d   12
#define MEM_IP_18ww52a   13
#define MEM_IP_18ww52b   14
#define MEM_IP_19ww08a   15
#define MEM_IP_19ww04c   16
#define MEM_IP_19ww17e   17
#define MEM_IP_19ww13c   18
#define MEM_IP_19ww15h   19
#define MEM_IP_19ww18a   20
#define MEM_IP_19ww19a   21
#define MEM_IP_19ww19e   22
#define MEM_IP_19ww22g   23
#define MEM_IP_19ww26a   24
#define MEM_IP_19ww28d   25
#define MEM_IP_19ww29g   26
#define MEM_IP_19ww33b   27
#define MEM_IP_19ww36a   28
#define MEM_IP_19ww39b   29
#define MEM_IP_19ww37b   30
#define MEM_IP_20ww04d   31
#define MEM_IP_20ww15b   32
#define MEM_IP_20ww18c   33

#define MEM_IP_limit     0x7FFF   // Used to bound MEM main line future changes

//
// Note: multiple *_HOST can be defined if and only if they use the same MEM_IP_VER
//

//
// 18ww08 RcRegs headers:
//

#if defined (SPR_HOST)
#define MEM_IP_VER       MEM_IP_19ww39b
#define DDRIO_IP_VER     MEM_IP_19ww28d
#define CPGC_IP_VER      MEM_IP_19ww36a
#define MC_IP_VER        MEM_IP_19ww36a
#endif
#if defined (ICX_HOST) && !defined (DDR5_SUPPORT)
#define MEM_IP_VER       MEM_IP_18ww21d
#endif
#if defined (ICX_HOST) && defined (DDR5_SUPPORT)
#define MEM_IP_VER       MEM_IP_17ww37e
#endif
#if defined (ICXDE_HOST)
#define MEM_IP_VER       MEM_IP_20ww18c
#endif
#if defined(SNR_HOST)
#define MEM_IP_VER       MEM_IP_20ww15b
#endif

#if !defined(MEM_IP_VER)
#if defined(SKX_HOST)
#error "Could not determine the MEM_IP_VER! SKX_HOST is defined."
#endif
#error "Could not determine the MEM_IP_VER! Perhaps a valid *_HOST is not defined."
#endif

//#define MEM_IP_TODO     MEM_IP_VER   // Note: use this define to test build with future tasks
#define MEM_IP_TODO     MEM_IP_limit   // Note: use this define to skip future tasks

/*
//
// Example of how to accommodate MEM model branching
// - insert branched MEM_IP defines after base version
// - increase subsequent main line values in the define list
// - maintain a single ordered list
// - branches would need to bound comparison range below next main line value
// - E.g.
//
#define MEM_IP_17ww05a                  0
#define MEM_IP_17ww14d                  1
#define MEM_IP_17ww15a                  2
#define MEM_IP_17ww23b                  3
#define MEM_IP_17ww25a                  4
#define MEM_IP_17ww25a_BRS_17ww27a      5       // Hypothetical MEM model branch for BRS
#define MEM_IP_17ww25a_BRS_17ww28a      6
#define MEM_IP_17ww25a_BRS_limit        7
#define MEM_IP_17ww30a                  8       // Next release of main line MEM model

//
// Examples of C file usage
//
#if (MEM_IP_VER <= MEM_IP_17ww05a)
#endif

#if (MEM_IP_VER >= MEM_IP_17ww25a)
#endif

#if (MEM_IP_VER >= MEM_IP_17ww25a_BRS_17ww27a) && (MEM_IP_VER < MEM_IP_17ww25a_BRS_limit)
#endif


//
// More abstract usage model based on per feature bit mask
// - More flexible to handle non-contiguous versions
// - More overhead to maintain each feature mask as new versions occur
// - Limited to 32 bits?
//
#define MC_IP_VER_MASK        (1 << MEM_IP_VER)

#define MEM_IP_FEATURE_X   ((1 << MEM_IP_17ww25a) | (1 << MEM_IP_17ww30a))
#define MEM_IP_FEATURE_Y   ((1 << MEM_IP_17ww23b) | (1 << MEM_IP_17ww30a))
#define MEM_IP_FEATURE_Z   (1 << MEM_IP_17ww14d)

#if (MEM_IP_VER_MASK & MEM_IP_FEATURE_X)
#endif

#if (MEM_IP_VER_MASK & MEM_IP_FEATURE_Y)
#endif

*/

#endif //_MEM_IP_VER_H_
