// Seed: 4127800577
module module_0 #(
    parameter id_6 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_6;
  wire [id_6  ^  id_6 : 1] id_7;
  assign id_2 = id_6;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = id_1[id_5 : 1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
