# Part3-FPGA-Design-Flow

Xilinx çš„è¨­è¨ˆæµç¨‹å¯ä»¥åˆ†ç‚ºä»¥ä¸‹ä¸»è¦éšæ®µï¼š

1.  **RTL è¨­è¨ˆæ’°å¯«**  
    ä½¿ç”¨ Verilog/VHDL æ’°å¯«æ¨¡çµ„ï¼Œå®šç¾©åŠŸèƒ½é‚è¼¯ã€‚

2.  **Behavior Simulation**  
    é€é Testbench æ¸¬è©¦é‚è¼¯æ˜¯å¦æ­£ç¢ºã€‚

3.  **Synthesis**  
    å°‡ RTL è½‰æ›ç‚ºé‚è¼¯å…ƒä»¶ï¼ˆå¦‚ `LUT`ã€`FF`ã€`MUX`ã€`CLB` ç­‰ï¼‰ï¼Œ 
    ä¸¦è¼¸å‡º Netlistï¼Œä¾›å¾ŒçºŒ Implementation éšæ®µä½¿ç”¨ã€‚  

    > ğŸ“Œ **Noteï¼šFPGA èˆ‡ ASIC Synthesis å·®ç•°**  
    >  
    > é›–ç„¶å…©è€…çš†å¾ RTLï¼ˆVerilog/VHDLï¼‰å‡ºç™¼é€²è¡Œåˆæˆï¼Œä½†ç›®æ¨™è³‡æºä¸åŒï¼Œå°è‡´åˆæˆçµæœèˆ‡å·¥å…·åƒæ•¸æœ‰ä»¥ä¸‹å·®ç•°ï¼š  
    >  
    > - **FPGA Synthesis**ï¼š  
    >   - ç›®æ¨™ç‚º FPGA å…ƒä»¶ï¼Œå¦‚ `LUT`ã€`FF`ã€`BRAM`ã€`DSP` ç­‰  
    >   - ä½¿ç”¨å·¥å…·å¦‚ Vivadoã€Quartus  
    >   - åˆæˆçµæœæœƒæ˜ å°„è‡³ **FPGA** ä¸Šé¢çœŸå¯¦å­˜åœ¨çš„å¯¦é«”é‚è¼¯è³‡æº  
    >  
    > - **ASIC Synthesis**ï¼š  
    >   - ç›®æ¨™ç‚º standard cell libraryï¼Œå¦‚ AND2_X1ã€DFF_X1 ç­‰  
    >   - ä½¿ç”¨å·¥å…·å¦‚ Design Compilerã€Cadence Genus  
    >   - ç”¢å‡º gate-level netlist èˆ‡ SDF å»¶é²æª”ï¼Œä¾› Place & Route (P&R) èˆ‡ Gate-level simulation ä½¿ç”¨  
    >  
    > âœ… ç¸½çµï¼šFPGA åˆæˆæ³¨é‡é‚è¼¯èˆ‡è³‡æºæ˜ å°„ï¼ŒASIC åˆæˆå‰‡èšç„¦æ–¼é›»è·¯æœ€ä½³åŒ–èˆ‡è£½ç¨‹å°å‘ã€‚

4.  **Implementation**  
    åŒ…å« Placement èˆ‡ Routing å…©å€‹éšæ®µï¼Œå°‡åˆæˆå¾Œçš„é‚è¼¯å…ƒä»¶å¯¦éš›é…ç½®åˆ° FPGA çš„ç‰©ç†è³‡æºä¸Šï¼Œ  
    å¦‚ CLBã€Routing Channelã€IO Bank ç­‰ã€‚æ­¤éšæ®µæœƒæ ¹æ“šæ™‚åºéœ€æ±‚èˆ‡ä½ˆå±€é™åˆ¶ï¼Œé€²è¡Œæœ€ä½³åŒ–é…ç½®ã€‚  

    > ğŸ“Œ å¯¦å‹™ä¸Šï¼ŒVivado åœ¨ Implementation éšæ®µæœƒè‡ªå‹•åŸ·è¡Œä»¥ä¸‹ä¸‰æ­¥ï¼š  
    > - **Opt Design**ï¼šè¨­è¨ˆæœ€ä½³åŒ–  
    > - **Place Design**ï¼šå°‡é‚è¼¯å…ƒä»¶æ”¾ç½®åˆ° FPGA ä¸Šçš„å…·é«”ä½ç½®ï¼ˆCLB ä½ç½®ï¼‰  
    > - **Route Design**ï¼šå®Œæˆæ‰€æœ‰è¨Šè™Ÿé–“é€£ç·šä¸¦è€ƒé‡æ™‚åºéœ€æ±‚  
    >
    > **Implementation æˆåŠŸå¾Œï¼ŒVivado æœƒåŸ·è¡Œ Timing Summary å ±å‘Šï¼Œæª¢æŸ¥æ˜¯å¦æ»¿è¶³æ™‚åºè¦æ±‚ï¼ˆSetup / Holdï¼‰ã€‚**
    >
    >âœ… æˆåŠŸçš„ Implementation æ˜¯ç”¢ç”Ÿ Bitstream å‰çš„é‡è¦æ¢ä»¶ã€‚  

5.  **Generate Bitstream**  
    ç”¢ç”Ÿå¯ä¾›ä¸‹è¼‰çš„ `.bit` æª”ï¼Œç‡’éŒ„é€² FPGAã€‚

6. **Program & Debug**  
    å°‡ bitstream å¯«å…¥ FPGAï¼Œä¸¦ä½¿ç”¨ ILA ç­‰å·¥å…·é€²è¡Œé‚è¼¯åˆ†æèˆ‡å³æ™‚é©—è­‰ã€‚

## Part 3.1 Add Design Source / Constraint Files
1.  ç…§è‘— `Part1` çš„æ•™å­¸å‰µå»ºä¸€å€‹æ–°çš„Project

2.  Add or create design sources : åŠ å…¥ `/RTL` å…§çš„ `top.v` `LED.v` `divider.v`

3.  Add or create constraints : åŠ å…¥ `/xdc` å…§çš„ `blinky.xdc` `pynq-z2_v1.0.xdc`

4.  è‹¥æœ‰æˆåŠŸå°‡æœƒå‘ˆç¾å¦‚ä¸‹çš„ **Hierarchy**  

    ![File_Hierarchy](./png/File_Hierarchy.png)  

> ğŸ“Œ **Note: Constraint æ˜¯åšä»€éº¼ç”¨çš„ï¼Ÿ**  
>
> åœ¨ FPGA è¨­è¨ˆä¸­ï¼ŒConstraint æª”æ¡ˆé€šå¸¸ä½¿ç”¨ `.xdc` æ ¼å¼ï¼Œ  
> å®ƒçš„ä½œç”¨æ˜¯è£œå…… RTL ä¸­ç„¡æ³•æè¿°çš„ã€Œç‰©ç†å¯¦ä½œæ¢ä»¶ã€ï¼Œä¸»è¦åŒ…æ‹¬ï¼š
>
> - **æ™‚è„ˆå®šç¾©ï¼ˆClock Constraintsï¼‰**ï¼šå‘Šè¨´ Vivado æ™‚è„ˆçš„é »ç‡èˆ‡ä¾†æºï¼Œä¾‹å¦‚ `create_clock`
> - **I/O è…³ä½ç¶å®šï¼ˆPin Assignmentï¼‰**ï¼šå®šç¾©å¯¦é«”è…³ä½å°æ‡‰çš„ signalï¼Œä¾‹å¦‚å°‡ `clk` å°æ‡‰åˆ° `W5`
> - **I/O æ¨™æº–ï¼ˆI/O Standardsï¼‰**ï¼šè¨­å®šé›»å£“èˆ‡è¨Šè™Ÿæ¨™æº–ï¼Œå¦‚ `LVCMOS33`
>
> Constraint æ˜¯ **Synthesis èˆ‡ Implementation** éšæ®µä¸­ã€Œæ™‚åºåˆ†æã€è³‡æºé…ç½®ã€çš„é‡è¦ä¾æ“šã€‚  
> è‹¥æ²’æœ‰æ­£ç¢ºçš„ `.xdc`ï¼ŒVivado å¯èƒ½ç„¡æ³•æ­£ç¢ºé€²è¡Œä½ˆç·šï¼Œæˆ–ç”¢ç”Ÿæœ‰æ•ˆçš„ Bitstreamã€‚

> ğŸ’¡ **å»¶ä¼¸è£œå……ï¼šConstraint é¡ä¼¼æ–¼ ASIC è¨­è¨ˆä¸­çš„ `.sdc` æˆ– `.sdf`**  
>
> å¦‚æœä½ ç†Ÿæ‚‰ ASIC æµç¨‹ï¼ŒVivado ä¸­çš„ `.xdc`ï¼ˆXilinx Design Constraintsï¼‰åœ¨æ¦‚å¿µä¸Š  
> å¾ˆé¡ä¼¼ Design Compiler ä¸­çš„ `.sdc`ï¼ˆSynopsys Design Constraintsï¼‰èˆ‡ `.sdf`ï¼ˆStandard Delay Formatï¼‰ï¼š
>
> - `.xdc` â‰ˆ `.sdc`ï¼šç”¨ä¾†å®šç¾©æ™‚è„ˆã€I/O å»¶é²ã€Pin Mapping ç­‰è¨­è¨ˆç´„æŸ  
> - `.xdc` ä¸ç­‰åŒ `.sdf`ï¼Œä½†å…¶ Clock Constraint å¯è¦–ç‚º SDF å»¶é²åˆ†æçš„å‰ç½®ä¾æ“š  
>
> âœ… åœ¨ FPGA æµç¨‹ä¸­ï¼ŒVivado ç›´æ¥æ ¹æ“š `.xdc` åŸ·è¡Œæ™‚åºåˆ†æèˆ‡å¯¦é«”è³‡æºé…ç½®ï¼ˆPlace & Routeï¼‰ã€‚

## Part 3.2 Synthesis
1.  é»é¸å·¦å´ **SYNTHESIS â†’ Run Synthesis**ï¼Œé–‹å§‹é€²è¡Œ RTL åˆæˆæµç¨‹ã€‚

    åœ¨å½ˆå‡ºçš„è¨­å®šè¦–çª—ä¸­ï¼ŒVivado æœƒè©¢å•ä½ å¸Œæœ›åˆ†é…å¹¾æ¢å¯¦é«”åŸ·è¡Œç·’ï¼ˆ#Physical Threadsï¼‰ä¾†åŸ·è¡Œåˆæˆã€‚  
    å»ºè­°ä¾ç…§è‡ªå·±é›»è…¦çš„ CPU æ ¸å¿ƒæ•¸é¸æ“‡ï¼Œåˆ†é…è¶Šå¤šåŸ·è¡Œç·’ï¼ŒSynthesis æ‰€éœ€æ™‚é–“é€šå¸¸æœƒè¶ŠçŸ­ã€‚  

    ![Synthesize](./png/Synthesize.png)


    > ğŸ“Œ **Synthesis æ˜¯åœ¨åšä»€éº¼ï¼Ÿ**
    >
    > åœ¨ FPGA è¨­è¨ˆä¸­ï¼ŒSynthesisï¼ˆåˆæˆï¼‰è² è²¬å°‡ä½ æ’°å¯«çš„ RTL ç¨‹å¼ç¢¼ï¼ˆå¦‚ Verilog/VHDLï¼‰  
    > è½‰æ›æˆå¯ç”± FPGA å¯¦éš›åŸ·è¡Œçš„é‚è¼¯å…ƒä»¶ï¼Œä¾‹å¦‚ï¼š
    >
    > - **LUTï¼ˆLook-Up Tableï¼‰**ï¼šç”¨ä¾†å¯¦ç¾é‚è¼¯é–˜åŠŸèƒ½
    > - **Flip-Flopï¼ˆFFï¼‰**ï¼šç”¨ä¾†å¯¦ç¾æš«å­˜å™¨
    > - **MUX / Decoder / Carry Chain ç­‰é‚è¼¯è³‡æº**
    >
    > åˆæˆçš„è¼¸å‡ºæ˜¯ä¸€ä»½ **Netlistï¼ˆé‚è¼¯ç¶²è¡¨ï¼‰**ï¼Œæè¿°æ¨¡çµ„ä¹‹é–“çš„é€£æ¥é—œä¿‚ï¼Œ  
    > é€™ä»½ Netlist æœƒæä¾›çµ¦ä¸‹ä¸€æ­¥çš„ Implementationï¼ˆå¯¦ä½œï¼‰ä½¿ç”¨ã€‚
    >
    > âœ… å°çµï¼šSynthesis æ˜¯å°‡ã€ŒæŠ½è±¡é‚è¼¯æè¿°ã€è½‰æ›ç‚ºã€Œå¯é…ç½®é‚è¼¯å–®å…ƒã€çš„éç¨‹ï¼Œæ˜¯å¯¦é«”å¯¦ç¾å‰çš„é—œéµæ­¥é©Ÿã€‚  

2.  å¾…åˆæˆå®Œæˆå¾Œå¯ä»¥é»é–‹å·¦å´ `SYNTHESIS -> Open Synthesized Design`

    ![Synthesis_Report](./png/Synthesis_Report.png)  

    ä½ æœƒç™¼ç¾æœ‰éå¸¸å¤šç¨® Report å¯ä¾›æª¢è¦–ï¼Œä¾‹å¦‚ï¼š

    - Report Timing Summaryï¼šé ä¼°æ™‚åºæ˜¯å¦ç¬¦åˆç›®æ¨™é »ç‡

    - Report Utilizationï¼šé ä¼°ä½¿ç”¨å¤šå°‘ CLBã€LUTã€FF ç­‰é‚è¼¯è³‡æº

    - Report Powerï¼šä¼°ç®—åŠŸè€—

    - Report DRC (Design Rule Check)ï¼šæª¢æŸ¥é‚è¼¯çµæ§‹æ˜¯å¦å­˜åœ¨å•é¡Œ

    ä½†è¦æ³¨æ„ï¼š

    ğŸ“Œ é™¤äº†è³‡æºé¡ï¼ˆUtilizationã€Powerï¼‰æ¯”è¼ƒæ¥è¿‘æœ€çµ‚å€¼ä¹‹å¤–ï¼Œ
    å¤§å¤šæ•¸ Reportï¼ˆå°¤å…¶æ˜¯ Timing é¡ï¼‰éƒ½åªæ˜¯åŸºæ–¼ Netlist çš„é ä¼°ï¼Œ
    å› ç‚ºæ­¤æ™‚å°šæœªç¶“é Placement èˆ‡ Routingï¼Œç¼ºä¹å¯¦é«”è·¯å¾‘èˆ‡å¯¦éš›å»¶é²è³‡è¨Šã€‚

3.  é»é¸å·¦å´çš„ `SYNTHESIS -> Open Synthesized Design -> Schematic` å¯ä»¥çœ‹åˆ°ç¶“éSynthesiså¾Œçš„é›»è·¯åœ–
    ![Schematic_synthesis.png](./png/Schematic_synthesis.png)

    ğŸ“Œ å¸¸è¦‹é‚è¼¯å…ƒä»¶èªªæ˜

    - **LUT6**ï¼ˆ6-input Look-Up Tableï¼‰  

        ![LUT6](./png/LUT6.png)

        LUT6 æ˜¯ä¸€ç¨®å¯ç·¨ç¨‹é‚è¼¯å–®å…ƒï¼Œå…·æœ‰ 6 å€‹è¼¸å…¥ï¼Œå¯ä»¥å¯¦ç¾ä»»ä½• 6-input çš„å¸ƒæ—å‡½æ•¸ã€‚

        Vivado æœƒè‡ªå‹•å°‡ RTL ä¸­çš„é‚è¼¯é‹ç®—ï¼ˆå¦‚ assignã€always å€å¡Šä¸­çš„é‚è¼¯æ¢ä»¶ï¼‰æ˜ å°„ç‚º LUTã€‚

        LUT æ˜¯çµ„æˆ FPGA è¨­è¨ˆé‚è¼¯çš„æ ¸å¿ƒä¹‹ä¸€ã€‚

    - **FDCE**ï¼ˆFlip-Flop with D input, Clock, Clear, Enableï¼‰  
    
        ![FDCE](./png/FDCE.png)
        
        æ˜¯ä¸€ç¨®å¸¶æœ‰æ¸…é™¤ï¼ˆClearï¼‰èˆ‡ä½¿èƒ½ï¼ˆEnableï¼‰è¨Šè™Ÿçš„ D å‹æ­£ç·£è§¸ç™¼å™¨ã€‚

        é€šå¸¸ç”¨ä¾†å¯¦ä½œæš«å­˜å™¨ï¼Œå„²å­˜ç‹€æ…‹æˆ–åŒæ­¥è³‡æ–™ã€‚

## Part 3.3 Implementation



## Additional
[Extra2-Synthesis-and-Implementation-Strategies](../Extra2-Synthesis-and-Implementation-Strategies/)
