// Seed: 4287889880
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3
    , id_6,
    input logic id_4,
    output logic id_5
);
  assign id_2 = 1'b0;
  logic id_7;
  logic id_8;
  assign id_1 = id_6;
endmodule
