
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -152 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/pa.fromHdl.tcl
# create_project -name ADcon -dir "C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/planAhead_run_1" -part xc3s700afg400-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ADcon.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/ADcon.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ADcon.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ADcon $srcset
# add_files [list {ADcon.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700afg400-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/ADcon.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/ADcon.ucf]
Finished Parsing UCF File [C:/Users/Kishine/Documents/kenkyu/workspace/ADcon/ADcon.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c9335b80
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 622.734 ; gain = 125.273
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin T14 [get_ports right]
endgroup
startgroup
set_property package_pin Y11 [get_ports {num[9]}]
endgroup
startgroup
set_property package_pin W9 [get_ports {num[8]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {num[7]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {num[6]}]
endgroup
startgroup
set_property package_pin C1 [get_ports {num[5]}]
endgroup
startgroup
set_property package_pin D2 [get_ports {num[4]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {num[3]}]
endgroup
set_property package_pin "" [get_ports [list  {num[2]}]]
set_property package_pin "" [get_ports [list  {num[1]}]]
startgroup
set_property package_pin C2 [get_ports {num[2]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {num[1]}]
endgroup
startgroup
set_property package_pin D3 [get_ports {num[0]}]
endgroup
startgroup
set_property package_pin U20 [get_ports CLK]
endgroup
startgroup
set_property package_pin A6 [get_ports CSLD]
endgroup
startgroup
set_property package_pin C6 [get_ports CSLD]
endgroup
set_property package_pin "" [get_ports [list  SCK]]
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin U20 [get_ports SCK]
endgroup
startgroup
set_property package_pin E11 [get_ports CLK]
endgroup
startgroup
set_property package_pin F7 [get_ports SDIN]
endgroup
startgroup
set_property package_pin A6 [get_ports SDOUT]
endgroup
save_constraints
