<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › crystalhd › bcm_70012_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>bcm_70012_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***************************************************************************</span>
<span class="cm"> * Copyright (c) 1999-2009, Broadcom Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> *  Name: bcm_70012_regs.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Description: BCM70012 registers</span>
<span class="cm"> *</span>
<span class="cm"> ********************************************************************</span>
<span class="cm"> * This header is free software: you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU Lesser General Public License as published</span>
<span class="cm"> * by the Free Software Foundation, either version 2.1 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This header is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU Lesser General Public License for more details.</span>
<span class="cm"> * You should have received a copy of the GNU Lesser General Public License</span>
<span class="cm"> * along with this header.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> ***************************************************************************/</span>

<span class="cp">#ifndef MACFILE_H__</span>
<span class="cp">#define MACFILE_H__</span>

<span class="cm">/**</span>
<span class="cm"> * m = memory, c = core, r = register, f = field, d = data.</span>
<span class="cm"> */</span>
<span class="cp">#if !defined(GET_FIELD) &amp;&amp; !defined(SET_FIELD)</span>
<span class="cp">#define BRCM_ALIGN(c, r, f)   c##_##r##_##f##_ALIGN</span>
<span class="cp">#define BRCM_BITS(c, r, f)    c##_##r##_##f##_BITS</span>
<span class="cp">#define BRCM_MASK(c, r, f)    c##_##r##_##f##_MASK</span>
<span class="cp">#define BRCM_SHIFT(c, r, f)   c##_##r##_##f##_SHIFT</span>

<span class="cp">#define GET_FIELD(m, c, r, f) \</span>
<span class="cp">	((((m) &amp; BRCM_MASK(c, r, f)) &gt;&gt; BRCM_SHIFT(c, r, f)) &lt;&lt; BRCM_ALIGN(c, r, f))</span>

<span class="cp">#define SET_FIELD(m, c, r, f, d) \</span>
<span class="cp">	((m) = (((m) &amp; ~BRCM_MASK(c, r, f)) | ((((d) &gt;&gt; BRCM_ALIGN(c, r, f)) &lt;&lt; \</span>
<span class="cp">	 BRCM_SHIFT(c, r, f)) &amp; BRCM_MASK(c, r, f))) \</span>
<span class="cp">	)</span>

<span class="cp">#define SET_TYPE_FIELD(m, c, r, f, d) SET_FIELD(m, c, r, f, c##_##d)</span>
<span class="cp">#define SET_NAME_FIELD(m, c, r, f, d) SET_FIELD(m, c, r, f, c##_##r##_##f##_##d)</span>
<span class="cp">#define SET_VALUE_FIELD(m, c, r, f, d) SET_FIELD(m, c, r, f, d)</span>

<span class="cp">#endif </span><span class="cm">/* GET &amp; SET */</span><span class="cp"></span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Core Enums.</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: AES_RGR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define AES_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0</span>
<span class="cp">#define AES_RGR_BRIDGE_RESET_CTRL_ASSERT                   1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: CCE_RGR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define CCE_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0</span>
<span class="cp">#define CCE_RGR_BRIDGE_RESET_CTRL_ASSERT                   1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: DBU_RGR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define DBU_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0</span>
<span class="cp">#define DBU_RGR_BRIDGE_RESET_CTRL_ASSERT                   1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: DCI_RGR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define DCI_RGR_BRIDGE_RESET_CTRL_DEASSERT                 0</span>
<span class="cp">#define DCI_RGR_BRIDGE_RESET_CTRL_ASSERT                   1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: GISB_ARBITER_DEASSERT_ASSERT</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define GISB_ARBITER_DEASSERT_ASSERT_DEASSERT              0</span>
<span class="cp">#define GISB_ARBITER_DEASSERT_ASSERT_ASSERT                1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: GISB_ARBITER_UNMASK_MASK</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define GISB_ARBITER_UNMASK_MASK_UNMASK                    0</span>
<span class="cp">#define GISB_ARBITER_UNMASK_MASK_MASK                      1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: GISB_ARBITER_DISABLE_ENABLE</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define GISB_ARBITER_DISABLE_ENABLE_DISABLE                0</span>
<span class="cp">#define GISB_ARBITER_DISABLE_ENABLE_ENABLE                 1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: I2C_GR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define I2C_GR_BRIDGE_RESET_CTRL_DEASSERT                  0</span>
<span class="cp">#define I2C_GR_BRIDGE_RESET_CTRL_ASSERT                    1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: MISC_GR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define MISC_GR_BRIDGE_RESET_CTRL_DEASSERT                 0</span>
<span class="cp">#define MISC_GR_BRIDGE_RESET_CTRL_ASSERT                   1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Enums: OTP_GR_BRIDGE_RESET_CTRL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define OTP_GR_BRIDGE_RESET_CTRL_DEASSERT                  0</span>
<span class="cp">#define OTP_GR_BRIDGE_RESET_CTRL_ASSERT                    1</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_TGT_TOP_PCIE_CFG</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define PCIE_CFG_DEVICE_VENDOR_ID      0x00000000 </span><span class="cm">/* DEVICE_VENDOR_ID Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_STATUS_COMMAND        0x00000004 </span><span class="cm">/* STATUS_COMMAND Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PCI_CLASSCODE_AND_REVISION_ID 0x00000008 </span><span class="cm">/* PCI_CLASSCODE_AND_REVISION_ID Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE_SIZE 0x0000000c </span><span class="cm">/* BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE_SIZE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BASE_ADDRESS_1        0x00000010 </span><span class="cm">/* BASE_ADDRESS_1 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BASE_ADDRESS_2        0x00000014 </span><span class="cm">/* BASE_ADDRESS_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BASE_ADDRESS_3        0x00000018 </span><span class="cm">/* BASE_ADDRESS_3 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BASE_ADDRESS_4        0x0000001c </span><span class="cm">/* BASE_ADDRESS_4 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_CARDBUS_CIS_POINTER   0x00000028 </span><span class="cm">/* CARDBUS_CIS_POINTER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_SUBSYSTEM_DEVICE_VENDOR_ID 0x0000002c </span><span class="cm">/* SUBSYSTEM_DEVICE_VENDOR_ID Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_EXPANSION_ROM_BASE_ADDRESS 0x00000030 </span><span class="cm">/* EXPANSION_ROM_BASE_ADDRESS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_CAPABILITIES_POINTER  0x00000034 </span><span class="cm">/* CAPABILITIES_POINTER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_INTERRUPT             0x0000003c </span><span class="cm">/* INTERRUPT Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VPD_CAPABILITIES      0x00000040 </span><span class="cm">/* VPD_CAPABILITIES Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VPD_DATA              0x00000044 </span><span class="cm">/* VPD_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_MANAGEMENT_CAPABILITY 0x00000048 </span><span class="cm">/* POWER_MANAGEMENT_CAPABILITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_MANAGEMENT_CONTROL_STATUS 0x0000004c </span><span class="cm">/* POWER_MANAGEMENT_CONTROL_STATUS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MSI_CAPABILITY_HEADER 0x00000050 </span><span class="cm">/* MSI_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MSI_LOWER_ADDRESS     0x00000054 </span><span class="cm">/* MSI_LOWER_ADDRESS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MSI_UPPER_ADDRESS_REGISTER 0x00000058 </span><span class="cm">/* MSI_UPPER_ADDRESS_REGISTER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MSI_DATA              0x0000005c </span><span class="cm">/* MSI_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_BROADCOM_VENDOR_SPECIFIC_CAPABILITY_HEADER 0x00000060 </span><span class="cm">/* BROADCOM_VENDOR_SPECIFIC_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_RESET_COUNTERS_INITIAL_VALUES 0x00000064 </span><span class="cm">/* RESET_COUNTERS_INITIAL_VALUES Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MISCELLANEOUS_HOST_CONTROL 0x00000068 </span><span class="cm">/* MISCELLANEOUS_HOST_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_SPARE                 0x0000006c </span><span class="cm">/* SPARE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PCI_STATE             0x00000070 </span><span class="cm">/* PCI_STATE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_CLOCK_CONTROL         0x00000074 </span><span class="cm">/* CLOCK_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_REGISTER_BASE         0x00000078 </span><span class="cm">/* REGISTER_BASE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MEMORY_BASE           0x0000007c </span><span class="cm">/* MEMORY_BASE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_REGISTER_DATA         0x00000080 </span><span class="cm">/* REGISTER_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_MEMORY_DATA           0x00000084 </span><span class="cm">/* MEMORY_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_EXPANSION_ROM_BAR_SIZE 0x00000088 </span><span class="cm">/* EXPANSION_ROM_BAR_SIZE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_EXPANSION_ROM_ADDRESS 0x0000008c </span><span class="cm">/* EXPANSION_ROM_ADDRESS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_EXPANSION_ROM_DATA    0x00000090 </span><span class="cm">/* EXPANSION_ROM_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VPD_INTERFACE         0x00000094 </span><span class="cm">/* VPD_INTERFACE Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_RECEIVE_BD_STANDARD_PRODUCER_RING_PRODUCER_INDEX_MAILBOX_UPPER 0x00000098 </span><span class="cm">/* UNDI_RECEIVE_BD_STANDARD_PRODUCER_RING_PRODUCER_INDEX_MAILBOX_UPPER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_RECEIVE_BD_STANDARD_PRODUCER_RING_PRODUCER_INDEX_MAILBOX_LOWER 0x0000009c </span><span class="cm">/* UNDI_RECEIVE_BD_STANDARD_PRODUCER_RING_PRODUCER_INDEX_MAILBOX_LOWER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_RECEIVE_RETURN_RING_CONSUMER_INDEX_UPPER 0x000000a0 </span><span class="cm">/* UNDI_RECEIVE_RETURN_RING_CONSUMER_INDEX_UPPER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_RECEIVE_RETURN_RING_CONSUMER_INDEX_LOWER 0x000000a4 </span><span class="cm">/* UNDI_RECEIVE_RETURN_RING_CONSUMER_INDEX_LOWER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_SEND_BD_PRODUCER_INDEX_MAILBOX_UPPER 0x000000a8 </span><span class="cm">/* UNDI_SEND_BD_PRODUCER_INDEX_MAILBOX_UPPER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNDI_SEND_BD_PRODUCER_INDEX_MAILBOX_LOWER 0x000000ac </span><span class="cm">/* UNDI_SEND_BD_PRODUCER_INDEX_MAILBOX_LOWER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_INT_MAILBOX_UPPER     0x000000b0 </span><span class="cm">/* INT_MAILBOX_UPPER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_INT_MAILBOX_LOWER     0x000000b4 </span><span class="cm">/* INT_MAILBOX_LOWER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PRODUCT_ID_AND_ASIC_REVISION 0x000000bc </span><span class="cm">/* PRODUCT_ID_AND_ASIC_REVISION Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FUNCTION_EVENT        0x000000c0 </span><span class="cm">/* FUNCTION_EVENT Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FUNCTION_EVENT_MASK   0x000000c4 </span><span class="cm">/* FUNCTION_EVENT_MASK Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FUNCTION_PRESENT      0x000000c8 </span><span class="cm">/* FUNCTION_PRESENT Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PCIE_CAPABILITIES     0x000000cc </span><span class="cm">/* PCIE_CAPABILITIES Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_CAPABILITIES   0x000000d0 </span><span class="cm">/* DEVICE_CAPABILITIES Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_STATUS_CONTROL 0x000000d4 </span><span class="cm">/* DEVICE_STATUS_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_LINK_CAPABILITY       0x000000d8 </span><span class="cm">/* LINK_CAPABILITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_LINK_STATUS_CONTROL   0x000000dc </span><span class="cm">/* LINK_STATUS_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_CAPABILITIES_2 0x000000f0 </span><span class="cm">/* DEVICE_CAPABILITIES_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_STATUS_CONTROL_2 0x000000f4 </span><span class="cm">/* DEVICE_STATUS_CONTROL_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_LINK_CAPABILITIES_2   0x000000f8 </span><span class="cm">/* LINK_CAPABILITIES_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_LINK_STATUS_CONTROL_2 0x000000fc </span><span class="cm">/* LINK_STATUS_CONTROL_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_ADVANCED_ERROR_REPORTING_ENHANCED_CAPABILITY_HEADER 0x00000100 </span><span class="cm">/* ADVANCED_ERROR_REPORTING_ENHANCED_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNCORRECTABLE_ERROR_STATUS 0x00000104 </span><span class="cm">/* UNCORRECTABLE_ERROR_STATUS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNCORRECTABLE_ERROR_MASK 0x00000108 </span><span class="cm">/* UNCORRECTABLE_ERROR_MASK Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_UNCORRECTABLE_ERROR_SEVERITY 0x0000010c </span><span class="cm">/* UNCORRECTABLE_ERROR_SEVERITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_CORRECTABLE_ERROR_STATUS 0x00000110 </span><span class="cm">/* CORRECTABLE_ERROR_STATUS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_CORRECTABLE_ERROR_MASK 0x00000114 </span><span class="cm">/* CORRECTABLE_ERROR_MASK Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_ADVANCED_ERROR_CAPABILITIES_AND_CONTROL 0x00000118 </span><span class="cm">/* ADVANCED_ERROR_CAPABILITIES_AND_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_HEADER_LOG_1          0x0000011c </span><span class="cm">/* HEADER_LOG_1 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_HEADER_LOG_2          0x00000120 </span><span class="cm">/* HEADER_LOG_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_HEADER_LOG_3          0x00000124 </span><span class="cm">/* HEADER_LOG_3 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_HEADER_LOG_4          0x00000128 </span><span class="cm">/* HEADER_LOG_4 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VIRTUAL_CHANNEL_ENHANCED_CAPABILITY_HEADER 0x0000013c </span><span class="cm">/* VIRTUAL_CHANNEL_ENHANCED_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PORT_VC_CAPABILITY    0x00000140 </span><span class="cm">/* PORT_VC_CAPABILITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PORT_VC_CAPABILITY_2  0x00000144 </span><span class="cm">/* PORT_VC_CAPABILITY_2 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PORT_VC_STATUS_CONTROL 0x00000148 </span><span class="cm">/* PORT_VC_STATUS_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VC_RESOURCE_CAPABILITY 0x0000014c </span><span class="cm">/* VC_RESOURCE_CAPABILITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VC_RESOURCE_CONTROL   0x00000150 </span><span class="cm">/* VC_RESOURCE_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_VC_RESOURCE_STATUS    0x00000154 </span><span class="cm">/* VC_RESOURCE_STATUS Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_SERIAL_NO_ENHANCED_CAPABILITY_HEADER 0x00000160 </span><span class="cm">/* DEVICE_SERIAL_NO_ENHANCED_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_SERIAL_NO_LOWER_DW 0x00000164 </span><span class="cm">/* DEVICE_SERIAL_NO_LOWER_DW Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_DEVICE_SERIAL_NO_UPPER_DW 0x00000168 </span><span class="cm">/* DEVICE_SERIAL_NO_UPPER_DW Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_BUDGETING_ENHANCED_CAPABILITY_HEADER 0x0000016c </span><span class="cm">/* POWER_BUDGETING_ENHANCED_CAPABILITY_HEADER Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_BUDGETING_DATA_SELECT 0x00000170 </span><span class="cm">/* POWER_BUDGETING_DATA_SELECT Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_BUDGETING_DATA  0x00000174 </span><span class="cm">/* POWER_BUDGETING_DATA Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_POWER_BUDGETING_CAPABILITY 0x00000178 </span><span class="cm">/* POWER_BUDGETING_CAPABILITY Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FIRMWARE_POWER_BUDGETING_2_1 0x0000017c </span><span class="cm">/* FIRMWARE_POWER_BUDGETING_2_1 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FIRMWARE_POWER_BUDGETING_4_3 0x00000180 </span><span class="cm">/* FIRMWARE_POWER_BUDGETING_4_3 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FIRMWARE_POWER_BUDGETING_6_5 0x00000184 </span><span class="cm">/* FIRMWARE_POWER_BUDGETING_6_5 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_FIRMWARE_POWER_BUDGETING_8_7 0x00000188 </span><span class="cm">/* FIRMWARE_POWER_BUDGETING_8_7 Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_CFG_PCIE_1_1_ADVISORY_NON_FATAL_ERROR_MASKING 0x0000018c </span><span class="cm">/* PCIE_1_1_ADVISORY_NON_FATAL_ERROR_MASKING Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_TGT_TOP_PCIE_TL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define PCIE_TL_TL_CONTROL             0x00000400 </span><span class="cm">/* TL_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_TL_TRANSACTION_CONFIGURATION 0x00000404 </span><span class="cm">/* TRANSACTION_CONFIGURATION Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_TGT_TOP_PCIE_DLL</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define PCIE_DLL_DATA_LINK_CONTROL     0x00000500 </span><span class="cm">/* DATA_LINK_CONTROL Register */</span><span class="cp"></span>
<span class="cp">#define PCIE_DLL_DATA_LINK_STATUS      0x00000504 </span><span class="cm">/* DATA_LINK_STATUS Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_TGT_TOP_INTR</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define INTR_INTR_STATUS               0x00000700 </span><span class="cm">/* Interrupt Status Register */</span><span class="cp"></span>
<span class="cp">#define INTR_INTR_SET                  0x00000704 </span><span class="cm">/* Interrupt Set Register */</span><span class="cp"></span>
<span class="cp">#define INTR_INTR_CLR_REG              0x00000708 </span><span class="cm">/* Interrupt Clear Register */</span><span class="cp"></span>
<span class="cp">#define INTR_INTR_MSK_STS_REG          0x0000070c </span><span class="cm">/* Interrupt Mask Status Register */</span><span class="cp"></span>
<span class="cp">#define INTR_INTR_MSK_SET_REG          0x00000710 </span><span class="cm">/* Interrupt Mask Set Register */</span><span class="cp"></span>
<span class="cp">#define INTR_INTR_MSK_CLR_REG          0x00000714 </span><span class="cm">/* Interrupt Mask Clear Register */</span><span class="cp"></span>
<span class="cp">#define INTR_EOI_CTRL                  0x00000720 </span><span class="cm">/* End of interrupt control register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_MISC_TOP_MISC1</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define MISC1_TX_FIRST_DESC_L_ADDR_LIST0 0x00000c00 </span><span class="cm">/* Tx DMA Descriptor List0 First Descriptor lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_FIRST_DESC_U_ADDR_LIST0 0x00000c04 </span><span class="cm">/* Tx DMA Descriptor List0 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_FIRST_DESC_L_ADDR_LIST1 0x00000c08 </span><span class="cm">/* Tx DMA Descriptor List1 First Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_FIRST_DESC_U_ADDR_LIST1 0x00000c0c </span><span class="cm">/* Tx DMA Descriptor List1 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS 0x00000c10 </span><span class="cm">/* Tx DMA Software Descriptor List Control and Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS      0x00000c18 </span><span class="cm">/* Tx DMA Engine Error Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST0_CUR_DESC_L_ADDR 0x00000c1c </span><span class="cm">/* Tx DMA List0 Current Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST0_CUR_DESC_U_ADDR 0x00000c20 </span><span class="cm">/* Tx DMA List0 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST0_CUR_BYTE_CNT_REM 0x00000c24 </span><span class="cm">/* Tx DMA List0 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST1_CUR_DESC_L_ADDR 0x00000c28 </span><span class="cm">/* Tx DMA List1 Current Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST1_CUR_DESC_U_ADDR 0x00000c2c </span><span class="cm">/* Tx DMA List1 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_TX_DMA_LIST1_CUR_BYTE_CNT_REM 0x00000c30 </span><span class="cm">/* Tx DMA List1 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST0 0x00000c34 </span><span class="cm">/* Y Rx Descriptor List0 First Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST0 0x00000c38 </span><span class="cm">/* Y Rx Descriptor List0 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_FIRST_DESC_L_ADDR_LIST1 0x00000c3c </span><span class="cm">/* Y Rx Descriptor List1 First Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_FIRST_DESC_U_ADDR_LIST1 0x00000c40 </span><span class="cm">/* Y Rx Descriptor List1 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_SW_DESC_LIST_CTRL_STS 0x00000c44 </span><span class="cm">/* Y Rx Software Descriptor List Control and Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS        0x00000c4c </span><span class="cm">/* Y Rx Engine Error Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST0_CUR_DESC_L_ADDR 0x00000c50 </span><span class="cm">/* Y Rx List0 Current Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST0_CUR_DESC_U_ADDR 0x00000c54 </span><span class="cm">/* Y Rx List0 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST0_CUR_BYTE_CNT  0x00000c58 </span><span class="cm">/* Y Rx List0 Current Descriptor Byte Count */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST1_CUR_DESC_L_ADDR 0x00000c5c </span><span class="cm">/* Y Rx List1 Current Descriptor Lower address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST1_CUR_DESC_U_ADDR 0x00000c60 </span><span class="cm">/* Y Rx List1 Current Descriptor Upper address */</span><span class="cp"></span>
<span class="cp">#define MISC1_Y_RX_LIST1_CUR_BYTE_CNT  0x00000c64 </span><span class="cm">/* Y Rx List1 Current Descriptor Byte Count */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST0 0x00000c68 </span><span class="cm">/* UV Rx Descriptor List0 First Descriptor lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST0 0x00000c6c </span><span class="cm">/* UV Rx Descriptor List0 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_FIRST_DESC_L_ADDR_LIST1 0x00000c70 </span><span class="cm">/* UV Rx Descriptor List1 First Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_FIRST_DESC_U_ADDR_LIST1 0x00000c74 </span><span class="cm">/* UV Rx Descriptor List1 First Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_SW_DESC_LIST_CTRL_STS 0x00000c78 </span><span class="cm">/* UV Rx Software Descriptor List Control and Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS       0x00000c7c </span><span class="cm">/* UV Rx Engine Error Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST0_CUR_DESC_L_ADDR 0x00000c80 </span><span class="cm">/* UV Rx List0 Current Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST0_CUR_DESC_U_ADDR 0x00000c84 </span><span class="cm">/* UV Rx List0 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST0_CUR_BYTE_CNT 0x00000c88 </span><span class="cm">/* UV Rx List0 Current Descriptor Byte Count */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST1_CUR_DESC_L_ADDR 0x00000c8c </span><span class="cm">/* UV Rx List1 Current Descriptor Lower Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST1_CUR_DESC_U_ADDR 0x00000c90 </span><span class="cm">/* UV Rx List1 Current Descriptor Upper Address */</span><span class="cp"></span>
<span class="cp">#define MISC1_UV_RX_LIST1_CUR_BYTE_CNT 0x00000c94 </span><span class="cm">/* UV Rx List1 Current Descriptor Byte Count */</span><span class="cp"></span>
<span class="cp">#define MISC1_DMA_DEBUG_OPTIONS_REG    0x00000c98 </span><span class="cm">/* DMA Debug Options Register */</span><span class="cp"></span>
<span class="cp">#define MISC1_READ_CHANNEL_ERROR_STATUS 0x00000c9c </span><span class="cm">/* Read Channel Error Status */</span><span class="cp"></span>
<span class="cp">#define MISC1_PCIE_DMA_CTRL            0x00000ca0 </span><span class="cm">/* PCIE DMA Control Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_MISC_TOP_MISC2</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define MISC2_GLOBAL_CTRL              0x00000d00 </span><span class="cm">/* Global Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC2_INTERNAL_STATUS          0x00000d04 </span><span class="cm">/* Internal Status Register */</span><span class="cp"></span>
<span class="cp">#define MISC2_INTERNAL_STATUS_MUX_CTRL 0x00000d08 </span><span class="cm">/* Internal Debug Mux Control */</span><span class="cp"></span>
<span class="cp">#define MISC2_DEBUG_FIFO_LENGTH        0x00000d0c </span><span class="cm">/* Debug FIFO Length */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_MISC_TOP_MISC3</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define MISC3_RESET_CTRL               0x00000e00 </span><span class="cm">/* Reset Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC3_BIST_CTRL                0x00000e04 </span><span class="cm">/* BIST Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC3_BIST_STATUS              0x00000e08 </span><span class="cm">/* BIST Status Register */</span><span class="cp"></span>
<span class="cp">#define MISC3_RX_CHECKSUM              0x00000e0c </span><span class="cm">/* Receive Checksum */</span><span class="cp"></span>
<span class="cp">#define MISC3_TX_CHECKSUM              0x00000e10 </span><span class="cm">/* Transmit Checksum */</span><span class="cp"></span>
<span class="cp">#define MISC3_ECO_CTRL_CORE            0x00000e14 </span><span class="cm">/* ECO Core Reset Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC3_CSI_TEST_CTRL            0x00000e18 </span><span class="cm">/* CSI Test Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC3_HD_DVI_TEST_CTRL         0x00000e1c </span><span class="cm">/* HD DVI Test Control Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_MISC_TOP_MISC_PERST</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define MISC_PERST_ECO_CTRL_PERST      0x00000e80 </span><span class="cm">/* ECO PCIE Reset Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_DECODER_CTRL        0x00000e84 </span><span class="cm">/* Decoder Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_CCE_STATUS          0x00000e88 </span><span class="cm">/* Config Copy Engine Status */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_PCIE_DEBUG          0x00000e8c </span><span class="cm">/* PCIE Debug Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_PCIE_DEBUG_STATUS   0x00000e90 </span><span class="cm">/* PCIE Debug Status Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_VREG_CTRL           0x00000e94 </span><span class="cm">/* Voltage Regulator Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_MEM_CTRL            0x00000e98 </span><span class="cm">/* Memory Control Register */</span><span class="cp"></span>
<span class="cp">#define MISC_PERST_CLOCK_CTRL          0x00000e9c </span><span class="cm">/* Clock Control Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_MISC_TOP_GISB_ARBITER</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define GISB_ARBITER_REVISION          0x00000f00 </span><span class="cm">/* GISB ARBITER REVISION */</span><span class="cp"></span>
<span class="cp">#define GISB_ARBITER_SCRATCH           0x00000f04 </span><span class="cm">/* GISB ARBITER Scratch Register */</span><span class="cp"></span>
<span class="cp">#define GISB_ARBITER_REQ_MASK          0x00000f08 </span><span class="cm">/* GISB ARBITER Master Request Mask Register */</span><span class="cp"></span>
<span class="cp">#define GISB_ARBITER_TIMER             0x00000f0c </span><span class="cm">/* GISB ARBITER Timer Value Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_OTP_TOP_OTP</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define OTP_CONFIG_INFO                0x00001400 </span><span class="cm">/* OTP Configuration Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CMD                        0x00001404 </span><span class="cm">/* OTP Command Register */</span><span class="cp"></span>
<span class="cp">#define OTP_STATUS                     0x00001408 </span><span class="cm">/* OTP Status Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_MISC               0x0000140c </span><span class="cm">/* Content : Miscellaneous Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_AES_0              0x00001410 </span><span class="cm">/* Content : AES Key 0 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_AES_1              0x00001414 </span><span class="cm">/* Content : AES Key 1 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_AES_2              0x00001418 </span><span class="cm">/* Content : AES Key 2 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_AES_3              0x0000141c </span><span class="cm">/* Content : AES Key 3 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_0              0x00001420 </span><span class="cm">/* Content : SHA Key 0 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_1              0x00001424 </span><span class="cm">/* Content : SHA Key 1 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_2              0x00001428 </span><span class="cm">/* Content : SHA Key 2 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_3              0x0000142c </span><span class="cm">/* Content : SHA Key 3 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_4              0x00001430 </span><span class="cm">/* Content : SHA Key 4 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_5              0x00001434 </span><span class="cm">/* Content : SHA Key 5 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_6              0x00001438 </span><span class="cm">/* Content : SHA Key 6 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_SHA_7              0x0000143c </span><span class="cm">/* Content : SHA Key 7 Register */</span><span class="cp"></span>
<span class="cp">#define OTP_CONTENT_CHECKSUM           0x00001440 </span><span class="cm">/* Content : Checksum  Register */</span><span class="cp"></span>
<span class="cp">#define OTP_PROG_CTRL                  0x00001444 </span><span class="cm">/* Programming Control Register */</span><span class="cp"></span>
<span class="cp">#define OTP_PROG_STATUS                0x00001448 </span><span class="cm">/* Programming Status Register */</span><span class="cp"></span>
<span class="cp">#define OTP_PROG_PULSE                 0x0000144c </span><span class="cm">/* Program Pulse Width Register */</span><span class="cp"></span>
<span class="cp">#define OTP_VERIFY_PULSE               0x00001450 </span><span class="cm">/* Verify Pulse Width Register */</span><span class="cp"></span>
<span class="cp">#define OTP_PROG_MASK                  0x00001454 </span><span class="cm">/* Program Mask Register */</span><span class="cp"></span>
<span class="cp">#define OTP_DATA_INPUT                 0x00001458 </span><span class="cm">/* Data Input Register */</span><span class="cp"></span>
<span class="cp">#define OTP_DATA_OUTPUT                0x0000145c </span><span class="cm">/* Data Output Register */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_AES_TOP_AES</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define AES_CONFIG_INFO                0x00001800 </span><span class="cm">/* AES Configuration Information Register */</span><span class="cp"></span>
<span class="cp">#define AES_CMD                        0x00001804 </span><span class="cm">/* AES Command Register */</span><span class="cp"></span>
<span class="cp">#define AES_STATUS                     0x00001808 </span><span class="cm">/* AES Status Register */</span><span class="cp"></span>
<span class="cp">#define AES_EEPROM_CONFIG              0x0000180c </span><span class="cm">/* AES EEPROM Configuration Register */</span><span class="cp"></span>
<span class="cp">#define AES_EEPROM_DATA_0              0x00001810 </span><span class="cm">/* AES EEPROM Data Register 0 */</span><span class="cp"></span>
<span class="cp">#define AES_EEPROM_DATA_1              0x00001814 </span><span class="cm">/* AES EEPROM Data Register 1 */</span><span class="cp"></span>
<span class="cp">#define AES_EEPROM_DATA_2              0x00001818 </span><span class="cm">/* AES EEPROM Data Register 2 */</span><span class="cp"></span>
<span class="cp">#define AES_EEPROM_DATA_3              0x0000181c </span><span class="cm">/* AES EEPROM Data Register 3 */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_DCI_TOP_DCI</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#define DCI_CMD                        0x00001c00 </span><span class="cm">/* DCI Command Register */</span><span class="cp"></span>
<span class="cp">#define DCI_STATUS                     0x00001c04 </span><span class="cm">/* DCI Status Register */</span><span class="cp"></span>
<span class="cp">#define DCI_DRAM_BASE_ADDR             0x00001c08 </span><span class="cm">/* DRAM Base Address Register */</span><span class="cp"></span>
<span class="cp">#define DCI_FIRMWARE_ADDR              0x00001c0c </span><span class="cm">/* Firmware Address Register */</span><span class="cp"></span>
<span class="cp">#define DCI_FIRMWARE_DATA              0x00001c10 </span><span class="cm">/* Firmware Data Register */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_0           0x00001c14 </span><span class="cm">/* Signature Data Register 0 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_1           0x00001c18 </span><span class="cm">/* Signature Data Register 1 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_2           0x00001c1c </span><span class="cm">/* Signature Data Register 2 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_3           0x00001c20 </span><span class="cm">/* Signature Data Register 3 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_4           0x00001c24 </span><span class="cm">/* Signature Data Register 4 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_5           0x00001c28 </span><span class="cm">/* Signature Data Register 5 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_6           0x00001c2c </span><span class="cm">/* Signature Data Register 6 */</span><span class="cp"></span>
<span class="cp">#define DCI_SIGNATURE_DATA_7           0x00001c30 </span><span class="cm">/* Signature Data Register 7 */</span><span class="cp"></span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * BCM70012_TGT_TOP_INTR</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/****************************************************************************</span>
<span class="cm"> * INTR :: INTR_STATUS</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/* INTR :: INTR_STATUS :: reserved0 [31:26] */</span>
<span class="cp">#define INTR_INTR_STATUS_reserved0_MASK                            0xfc000000</span>
<span class="cp">#define INTR_INTR_STATUS_reserved0_ALIGN                           0</span>
<span class="cp">#define INTR_INTR_STATUS_reserved0_BITS                            6</span>
<span class="cp">#define INTR_INTR_STATUS_reserved0_SHIFT                           26</span>

<span class="cm">/* INTR :: INTR_STATUS :: PCIE_TGT_CA_ATTN [25:25] */</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_MASK                     0x02000000</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_ALIGN                    0</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_BITS                     1</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_CA_ATTN_SHIFT                    25</span>

<span class="cm">/* INTR :: INTR_STATUS :: PCIE_TGT_UR_ATTN [24:24] */</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_MASK                     0x01000000</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_ALIGN                    0</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_BITS                     1</span>
<span class="cp">#define INTR_INTR_STATUS_PCIE_TGT_UR_ATTN_SHIFT                    24</span>

<span class="cm">/* INTR :: INTR_STATUS :: reserved1 [23:14] */</span>
<span class="cp">#define INTR_INTR_STATUS_reserved1_MASK                            0x00ffc000</span>
<span class="cp">#define INTR_INTR_STATUS_reserved1_ALIGN                           0</span>
<span class="cp">#define INTR_INTR_STATUS_reserved1_BITS                            10</span>
<span class="cp">#define INTR_INTR_STATUS_reserved1_SHIFT                           14</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_UV_RX_DMA_ERR_INTR [13:13] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_MASK                0x00002000</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_ALIGN               0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_BITS                1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_ERR_INTR_SHIFT               13</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_UV_RX_DMA_DONE_INTR [12:12] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_MASK               0x00001000</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_ALIGN              0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_BITS               1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_UV_RX_DMA_DONE_INTR_SHIFT              12</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_Y_RX_DMA_ERR_INTR [11:11] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_MASK                 0x00000800</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_ALIGN                0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_BITS                 1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_ERR_INTR_SHIFT                11</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_Y_RX_DMA_DONE_INTR [10:10] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_MASK                0x00000400</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_ALIGN               0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_BITS                1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_Y_RX_DMA_DONE_INTR_SHIFT               10</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_TX_DMA_ERR_INTR [09:09] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_MASK                   0x00000200</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_ALIGN                  0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_BITS                   1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_ERR_INTR_SHIFT                  9</span>

<span class="cm">/* INTR :: INTR_STATUS :: L1_TX_DMA_DONE_INTR [08:08] */</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_MASK                  0x00000100</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_ALIGN                 0</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_BITS                  1</span>
<span class="cp">#define INTR_INTR_STATUS_L1_TX_DMA_DONE_INTR_SHIFT                 8</span>

<span class="cm">/* INTR :: INTR_STATUS :: reserved2 [07:06] */</span>
<span class="cp">#define INTR_INTR_STATUS_reserved2_MASK                            0x000000c0</span>
<span class="cp">#define INTR_INTR_STATUS_reserved2_ALIGN                           0</span>
<span class="cp">#define INTR_INTR_STATUS_reserved2_BITS                            2</span>
<span class="cp">#define INTR_INTR_STATUS_reserved2_SHIFT                           6</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_UV_RX_DMA_ERR_INTR [05:05] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_MASK                0x00000020</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_ALIGN               0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_BITS                1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_ERR_INTR_SHIFT               5</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_UV_RX_DMA_DONE_INTR [04:04] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_MASK               0x00000010</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_ALIGN              0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_BITS               1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_UV_RX_DMA_DONE_INTR_SHIFT              4</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_Y_RX_DMA_ERR_INTR [03:03] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_MASK                 0x00000008</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_ALIGN                0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_BITS                 1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_ERR_INTR_SHIFT                3</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_Y_RX_DMA_DONE_INTR [02:02] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_MASK                0x00000004</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_ALIGN               0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_BITS                1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_Y_RX_DMA_DONE_INTR_SHIFT               2</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_TX_DMA_ERR_INTR [01:01] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_MASK                   0x00000002</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_ALIGN                  0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_BITS                   1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_ERR_INTR_SHIFT                  1</span>

<span class="cm">/* INTR :: INTR_STATUS :: L0_TX_DMA_DONE_INTR [00:00] */</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_MASK                  0x00000001</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_ALIGN                 0</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_BITS                  1</span>
<span class="cp">#define INTR_INTR_STATUS_L0_TX_DMA_DONE_INTR_SHIFT                 0</span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * MISC1 :: TX_SW_DESC_LIST_CTRL_STS</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: reserved0 [31:04] */</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_MASK              0xfffffff0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_ALIGN             0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_BITS              28</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_reserved0_SHIFT             4</span>

<span class="cm">/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: DMA_DATA_SERV_PTR [03:03] */</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_MASK      0x00000008</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_ALIGN     0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_BITS      1</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DMA_DATA_SERV_PTR_SHIFT     3</span>

<span class="cm">/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: DESC_SERV_PTR [02:02] */</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_MASK          0x00000004</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_ALIGN         0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_BITS          1</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_DESC_SERV_PTR_SHIFT         2</span>

<span class="cm">/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: TX_DMA_HALT_ON_ERROR [01:01] */</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_MASK   0x00000002</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_ALIGN  0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_BITS   1</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_HALT_ON_ERROR_SHIFT  1</span>

<span class="cm">/* MISC1 :: TX_SW_DESC_LIST_CTRL_STS :: TX_DMA_RUN_STOP [00:00] */</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_MASK        0x00000001</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_ALIGN       0</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_BITS        1</span>
<span class="cp">#define MISC1_TX_SW_DESC_LIST_CTRL_STS_TX_DMA_RUN_STOP_SHIFT       0</span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * MISC1 :: TX_DMA_ERROR_STATUS</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved0 [31:10] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved0_MASK                   0xfffffc00</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved0_ALIGN                  0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved0_BITS                   22</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved0_SHIFT                  10</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_DESC_TX_ABORT_ERRORS [09:09] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_MASK  0x00000200</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_ALIGN 0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_BITS  1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DESC_TX_ABORT_ERRORS_SHIFT 9</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved1 [08:08] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved1_MASK                   0x00000100</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved1_ALIGN                  0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved1_BITS                   1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved1_SHIFT                  8</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_DESC_TX_ABORT_ERRORS [07:07] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_MASK  0x00000080</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_ALIGN 0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_BITS  1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DESC_TX_ABORT_ERRORS_SHIFT 7</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved2 [06:06] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved2_MASK                   0x00000040</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved2_ALIGN                  0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved2_BITS                   1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved2_SHIFT                  6</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_DMA_DATA_TX_ABORT_ERRORS [05:05] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_MASK 0x00000020</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_ALIGN 0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_BITS 1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_DMA_DATA_TX_ABORT_ERRORS_SHIFT 5</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L1_FIFO_FULL_ERRORS [04:04] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_MASK      0x00000010</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_ALIGN     0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_BITS      1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L1_FIFO_FULL_ERRORS_SHIFT     4</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved3 [03:03] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved3_MASK                   0x00000008</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved3_ALIGN                  0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved3_BITS                   1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved3_SHIFT                  3</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_DMA_DATA_TX_ABORT_ERRORS [02:02] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_MASK 0x00000004</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_ALIGN 0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_BITS 1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_DMA_DATA_TX_ABORT_ERRORS_SHIFT 2</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: TX_L0_FIFO_FULL_ERRORS [01:01] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_MASK      0x00000002</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_ALIGN     0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_BITS      1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_TX_L0_FIFO_FULL_ERRORS_SHIFT     1</span>

<span class="cm">/* MISC1 :: TX_DMA_ERROR_STATUS :: reserved4 [00:00] */</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved4_MASK                   0x00000001</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved4_ALIGN                  0</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved4_BITS                   1</span>
<span class="cp">#define MISC1_TX_DMA_ERROR_STATUS_reserved4_SHIFT                  0</span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * MISC1 :: Y_RX_ERROR_STATUS</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: reserved0 [31:14] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved0_MASK                     0xffffc000</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved0_ALIGN                    0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved0_BITS                     18</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved0_SHIFT                    14</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_UNDERRUN_ERROR [13:13] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_MASK          0x00002000</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_ALIGN         0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_BITS          1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_SHIFT         13</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_OVERRUN_ERROR [12:12] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_MASK           0x00001000</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_ALIGN          0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_BITS           1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_SHIFT          12</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_UNDERRUN_ERROR [11:11] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_MASK          0x00000800</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_ALIGN         0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_BITS          1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_SHIFT         11</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_OVERRUN_ERROR [10:10] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_MASK           0x00000400</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_ALIGN          0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_BITS           1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_SHIFT          10</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_DESC_TX_ABORT_ERRORS [09:09] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_MASK    0x00000200</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_ALIGN   0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_BITS    1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_SHIFT   9</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: reserved1 [08:08] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved1_MASK                     0x00000100</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved1_ALIGN                    0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved1_BITS                     1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved1_SHIFT                    8</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_DESC_TX_ABORT_ERRORS [07:07] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_MASK    0x00000080</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_ALIGN   0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_BITS    1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_SHIFT   7</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: reserved2 [06:05] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved2_MASK                     0x00000060</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved2_ALIGN                    0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved2_BITS                     2</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved2_SHIFT                    5</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L1_FIFO_FULL_ERRORS [04:04] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_MASK        0x00000010</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_ALIGN       0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_BITS        1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_SHIFT       4</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: reserved3 [03:02] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved3_MASK                     0x0000000c</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved3_ALIGN                    0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved3_BITS                     2</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved3_SHIFT                    2</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: RX_L0_FIFO_FULL_ERRORS [01:01] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_MASK        0x00000002</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_ALIGN       0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_BITS        1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_SHIFT       1</span>

<span class="cm">/* MISC1 :: Y_RX_ERROR_STATUS :: reserved4 [00:00] */</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved4_MASK                     0x00000001</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved4_ALIGN                    0</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved4_BITS                     1</span>
<span class="cp">#define MISC1_Y_RX_ERROR_STATUS_reserved4_SHIFT                    0</span>


<span class="cm">/****************************************************************************</span>
<span class="cm"> * MISC1 :: UV_RX_ERROR_STATUS</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: reserved0 [31:14] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved0_MASK                    0xffffc000</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved0_ALIGN                   0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved0_BITS                    18</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved0_SHIFT                   14</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_UNDERRUN_ERROR [13:13] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_MASK         0x00002000</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_ALIGN        0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_BITS         1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_UNDERRUN_ERROR_SHIFT        13</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_OVERRUN_ERROR [12:12] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_MASK          0x00001000</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_ALIGN         0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_BITS          1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_OVERRUN_ERROR_SHIFT         12</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_UNDERRUN_ERROR [11:11] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_MASK         0x00000800</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_ALIGN        0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_BITS         1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_UNDERRUN_ERROR_SHIFT        11</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_OVERRUN_ERROR [10:10] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_MASK          0x00000400</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_ALIGN         0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_BITS          1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_OVERRUN_ERROR_SHIFT         10</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_DESC_TX_ABORT_ERRORS [09:09] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_MASK   0x00000200</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_ALIGN  0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_BITS   1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_DESC_TX_ABORT_ERRORS_SHIFT  9</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: reserved1 [08:08] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved1_MASK                    0x00000100</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved1_ALIGN                   0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved1_BITS                    1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved1_SHIFT                   8</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_DESC_TX_ABORT_ERRORS [07:07] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_MASK   0x00000080</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_ALIGN  0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_BITS   1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_DESC_TX_ABORT_ERRORS_SHIFT  7</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: reserved2 [06:05] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved2_MASK                    0x00000060</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved2_ALIGN                   0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved2_BITS                    2</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved2_SHIFT                   5</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L1_FIFO_FULL_ERRORS [04:04] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_MASK       0x00000010</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_ALIGN      0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_BITS       1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L1_FIFO_FULL_ERRORS_SHIFT      4</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: reserved3 [03:02] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved3_MASK                    0x0000000c</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved3_ALIGN                   0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved3_BITS                    2</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved3_SHIFT                   2</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: RX_L0_FIFO_FULL_ERRORS [01:01] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_MASK       0x00000002</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_ALIGN      0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_BITS       1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_RX_L0_FIFO_FULL_ERRORS_SHIFT      1</span>

<span class="cm">/* MISC1 :: UV_RX_ERROR_STATUS :: reserved4 [00:00] */</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved4_MASK                    0x00000001</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved4_ALIGN                   0</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved4_BITS                    1</span>
<span class="cp">#define MISC1_UV_RX_ERROR_STATUS_reserved4_SHIFT                   0</span>

<span class="cm">/****************************************************************************</span>
<span class="cm"> * Datatype Definitions.</span>
<span class="cm"> ***************************************************************************/</span>
<span class="cp">#endif </span><span class="cm">/* #ifndef MACFILE_H__ */</span><span class="cp"></span>

<span class="cm">/* End of File */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
