

================================================================
== Vivado HLS Report for 'mixer'
================================================================
* Date:           Thu Aug  2 10:17:17 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       mixer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   31|   31|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 6, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%regs_in_V_addr_1 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 1" [mixer.cpp:83]
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:83]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%regs_in_V_addr = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 0"
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:82]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%regs_in_V_load_1 = load i16* %regs_in_V_addr_1, align 2" [mixer.cpp:83]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 3> : 2.43ns
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%regs_in_V_load = load i16* %regs_in_V_addr, align 2" [mixer.cpp:82]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_3 : Operation 39 [1/1] (2.42ns)   --->   "%tmp_4 = icmp slt i16 %regs_in_V_load_1, -32441" [mixer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.42ns)   --->   "%tmp_5 = icmp sgt i16 %regs_in_V_load_1, 32440" [mixer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%regs_in_V_addr_2 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 2" [mixer.cpp:84]
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:84]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%p_regs_in_V_load_1 = select i1 %tmp_4, i16 -32441, i16 32440" [mixer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_s = or i1 %tmp_4, %tmp_5" [mixer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_1 = select i1 %tmp_s, i16 %p_regs_in_V_load_1, i16 %regs_in_V_load_1" [mixer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%regs_in_V_load_2 = load i16* %regs_in_V_addr_2, align 2" [mixer.cpp:84]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%regs_in_V_addr_3 = getelementptr [4 x i16]* %regs_in_V, i64 0, i64 3" [mixer.cpp:85]
ST_4 : Operation 48 [2/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:85]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 49 [1/1] (2.42ns)   --->   "%tmp = icmp slt i16 %regs_in_V_load, -32441" [mixer.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (2.42ns)   --->   "%tmp_1 = icmp sgt i16 %regs_in_V_load, 32440" [mixer.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.42ns)   --->   "%tmp_8 = icmp slt i16 %regs_in_V_load_2, -32441" [mixer.cpp:84]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.42ns)   --->   "%tmp_9 = icmp sgt i16 %regs_in_V_load_2, 32440" [mixer.cpp:84]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/2] (2.32ns)   --->   "%regs_in_V_load_3 = load i16* %regs_in_V_addr_3, align 2" [mixer.cpp:85]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 4> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:85]
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i16 %p_Val2_1 to i32" [mixer.cpp:100]
ST_5 : Operation 56 [3/3] (3.89ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 6> : 3.89ns
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_regs_in_V_load = select i1 %tmp, i16 -32441, i16 32440" [mixer.cpp:82]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_3 = or i1 %tmp, %tmp_1" [mixer.cpp:82]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_3, i16 %p_regs_in_V_load, i16 %regs_in_V_load" [mixer.cpp:82]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_13 = or i1 %tmp_8, %tmp_9" [mixer.cpp:84]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.42ns)   --->   "%tmp_2 = icmp sgt i16 %regs_in_V_load_3, 32440" [mixer.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/3] (3.89ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_37 = select i1 %tmp_8, i16 -32441, i16 32440" [mixer.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_38 = select i1 %tmp_13, i16 %tmp_37, i16 %regs_in_V_load_2" [mixer.cpp:84]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [3/3] (3.89ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 7> : 3.89ns
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %regs_in_V_load_3, i32 15)" [mixer.cpp:85]
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i6.i1.i1.i1.i2.i1.i3(i1 %tmp_17, i6 0, i1 %tmp_17, i1 false, i1 %tmp_17, i2 0, i1 %tmp_17, i3 0)" [mixer.cpp:85]
ST_7 : Operation 68 [1/1] (2.07ns)   --->   "%tmp_19 = add i16 32440, %tmp_18" [mixer.cpp:85]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_52)   --->   "%tmp_36 = or i1 %tmp_15, %tmp_2" [mixer.cpp:85]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/3] (0.00ns)   --->   "%tmp_6 = mul i32 -18919, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_38, i15 0)" [mixer.cpp:100]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i31 %p_shl to i32" [mixer.cpp:100]
ST_7 : Operation 73 [1/1] (2.52ns)   --->   "%tmp_7 = sub i32 0, %p_shl_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.37ns) (out node of the LUT)   --->   "%tmp_52 = select i1 %tmp_36, i16 %tmp_19, i16 %regs_in_V_load_3" [mixer.cpp:85]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %p_Val2_s, i15 0)" [mixer.cpp:100]
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_20_cast1 = sext i31 %tmp_20 to i32" [mixer.cpp:100]
ST_7 : Operation 77 [1/1] (2.52ns)   --->   "%p_Val2_8_2 = add i32 %p_shl_cast, %tmp_20_cast1" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8_2, i32 31)" [mixer.cpp:100]
ST_7 : Operation 79 [2/3] (3.89ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 4.35ns
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_s, i14 0)" [mixer.cpp:100]
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_4_cast = sext i30 %p_Val2_4 to i32" [mixer.cpp:100]
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i32 %tmp_7 to i33" [mixer.cpp:100]
ST_8 : Operation 83 [1/1] (2.55ns)   --->   "%tmp_10 = add i32 %tmp_6, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i31 %tmp_20 to i33" [mixer.cpp:100]
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_54 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %p_Val2_8_2, i15 0)" [mixer.cpp:100]
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext3_cast = sext i47 %tmp_54 to i97" [mixer.cpp:100]
ST_8 : Operation 87 [6/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/3] (0.00ns)   --->   "%tmp_24 = mul i32 18918, %tmp_3_cast" [mixer.cpp:100]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (2.55ns)   --->   "%p_Val2_8_8 = sub i33 %tmp_7_cast, %tmp_20_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_8, i32 32)" [mixer.cpp:100]

 <State 9> : 4.35ns
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl_cast2 = sext i31 %p_shl to i33" [mixer.cpp:100]
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i32 %tmp_10 to i33" [mixer.cpp:100]
ST_9 : Operation 93 [1/1] (2.55ns)   --->   "%p_Val2_8_s = sub i33 %tmp_10_cast, %p_shl_cast2" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_s, i32 32)" [mixer.cpp:100]
ST_9 : Operation 95 [5/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %p_Val2_4_cast, %tmp_24" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (2.55ns)   --->   "%tmp_28 = sub i32 %tmp_6, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_66 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_8, i15 0)" [mixer.cpp:100]
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext2_cast = sext i48 %tmp_66 to i98" [mixer.cpp:100]
ST_9 : Operation 100 [6/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (2.55ns)   --->   "%tmp_33 = sub i32 %tmp_24, %p_Val2_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.35ns
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_39 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_s, i15 0)" [mixer.cpp:100]
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%sext1_cast = sext i48 %tmp_39 to i98" [mixer.cpp:100]
ST_10 : Operation 104 [6/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [4/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i32 %tmp_25 to i33" [mixer.cpp:100]
ST_10 : Operation 107 [1/1] (2.55ns)   --->   "%p_Val2_8_4 = sub i33 %tmp_25_cast, %p_shl_cast2" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_4, i32 32)" [mixer.cpp:100]
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i32 %tmp_28 to i33" [mixer.cpp:100]
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%p_Val2_8_6 = add i33 %p_shl_cast2, %tmp_28_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_6, i32 32)" [mixer.cpp:100]
ST_10 : Operation 112 [5/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i32 %tmp_33 to i33" [mixer.cpp:100]
ST_10 : Operation 114 [1/1] (2.55ns)   --->   "%p_Val2_8_1 = add i33 %p_shl_cast2, %tmp_33_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8_1, i32 32)" [mixer.cpp:100]

 <State 11> : 4.35ns
ST_11 : Operation 116 [5/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [3/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_58 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_4, i15 0)" [mixer.cpp:100]
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%sext4_cast = sext i48 %tmp_58 to i98" [mixer.cpp:100]
ST_11 : Operation 120 [6/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [4/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.35ns
ST_12 : Operation 122 [4/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [2/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [5/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_62 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_6, i15 0)" [mixer.cpp:100]
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%sext5_cast = sext i48 %tmp_62 to i98" [mixer.cpp:100]
ST_12 : Operation 127 [6/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [3/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.35ns
ST_13 : Operation 129 [3/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/6] (4.34ns)   --->   "%mul2 = mul i97 750599937895083, %sext3_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_76 = call i31 @_ssdm_op_PartSelect.i31.i97.i32.i32(i97 %mul2, i32 66, i32 96)" [mixer.cpp:100]
ST_13 : Operation 132 [4/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [5/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [2/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_70 = call i48 @_ssdm_op_BitConcatenate.i48.i33.i15(i33 %p_Val2_8_1, i15 0)" [mixer.cpp:100]
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%sext_cast = sext i48 %tmp_70 to i98" [mixer.cpp:100]
ST_13 : Operation 137 [6/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.35ns
ST_14 : Operation 138 [2/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [2/2] (3.10ns)   --->   "%neg_mul2 = sub i97 0, %mul2" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [3/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [4/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/6] (4.34ns)   --->   "%mul3 = mul i98 750599937895083, %sext2_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul3, i32 66, i32 97)" [mixer.cpp:100]
ST_14 : Operation 144 [5/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.35ns
ST_15 : Operation 145 [1/6] (4.34ns)   --->   "%mul1 = mul i98 750599937895083, %sext1_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul1, i32 66, i32 97)" [mixer.cpp:100]
ST_15 : Operation 147 [1/2] (3.10ns)   --->   "%neg_mul2 = sub i97 0, %mul2" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [2/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [3/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [2/2] (3.12ns)   --->   "%neg_mul4 = sub i98 0, %mul3" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [4/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.35ns
ST_16 : Operation 152 [2/2] (3.12ns)   --->   "%neg_mul1 = sub i98 0, %mul1" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_75 = call i31 @_ssdm_op_PartSelect.i31.i97.i32.i32(i97 %neg_mul2, i32 66, i32 96)" [mixer.cpp:100]
ST_16 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_55 = sext i31 %tmp_75 to i49" [mixer.cpp:100]
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_56 = sext i31 %tmp_76 to i49" [mixer.cpp:100]
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_57 = select i1 %tmp_74, i49 %tmp_55, i49 %tmp_56" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (2.52ns) (out node of the LUT)   --->   "%neg_ti2 = sub i49 0, %tmp_57" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/6] (4.34ns)   --->   "%mul4 = mul i98 750599937895083, %sext4_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul4, i32 66, i32 97)" [mixer.cpp:100]
ST_16 : Operation 160 [2/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/2] (3.12ns)   --->   "%neg_mul4 = sub i98 0, %mul3" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [3/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.35ns
ST_17 : Operation 163 [1/2] (3.12ns)   --->   "%neg_mul1 = sub i98 0, %mul1" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_52, i15 0)" [mixer.cpp:100]
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i31 %tmp_16 to i56" [mixer.cpp:100]
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_22 = select i1 %tmp_74, i49 %neg_ti2, i49 %tmp_56" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_15_1 = sext i49 %tmp_22 to i55" [mixer.cpp:100]
ST_17 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_1)   --->   "%tmp_186_1_cast = zext i55 %tmp_15_1 to i56" [mixer.cpp:100]
ST_17 : Operation 169 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_1 = add i56 %tmp_16_cast, %tmp_186_1_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%scaled_power_V_1 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_1, i32 15, i32 33)" [mixer.cpp:100]
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_1, i32 33)" [mixer.cpp:101]
ST_17 : Operation 172 [2/2] (3.12ns)   --->   "%neg_mul3 = sub i98 0, %mul4" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/6] (4.34ns)   --->   "%mul5 = mul i98 750599937895083, %sext5_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul5, i32 66, i32 97)" [mixer.cpp:100]
ST_17 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_87 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul4, i32 66, i32 97)" [mixer.cpp:100]
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_67 = sext i32 %tmp_87 to i49" [mixer.cpp:100]
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_68 = sext i32 %tmp_88 to i49" [mixer.cpp:100]
ST_17 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_69 = select i1 %tmp_86, i49 %tmp_67, i49 %tmp_68" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 179 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti9 = sub i49 0, %tmp_69" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 4.35ns
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul1, i32 66, i32 97)" [mixer.cpp:100]
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_48 = sext i32 %tmp_47 to i49" [mixer.cpp:100]
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_50 = sext i32 %tmp_49 to i49" [mixer.cpp:100]
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_51 = select i1 %tmp_46, i49 %tmp_48, i49 %tmp_50" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti1 = sub i49 0, %tmp_51" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (2.43ns)   --->   "%tmp_22_1 = icmp sgt i19 %scaled_power_V_1, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [1/2] (3.12ns)   --->   "%neg_mul3 = sub i98 0, %mul4" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [2/2] (3.12ns)   --->   "%neg_mul5 = sub i98 0, %mul5" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_31 = select i1 %tmp_86, i49 %neg_ti9, i49 %tmp_68" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_15_4 = sext i49 %tmp_31 to i55" [mixer.cpp:100]
ST_18 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_4)   --->   "%tmp_186_4_cast = zext i55 %tmp_15_4 to i56" [mixer.cpp:100]
ST_18 : Operation 192 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_4 = add i56 %tmp_16_cast, %tmp_186_4_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%scaled_power_V_4 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_4, i32 15, i32 33)" [mixer.cpp:100]
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_4, i32 33)" [mixer.cpp:101]
ST_18 : Operation 195 [1/6] (4.34ns)   --->   "%mul = mul i98 750599937895083, %sext_cast" [mixer.cpp:100]   --->   Core 22 'Mul6S' <Latency = 5> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %mul, i32 66, i32 97)" [mixer.cpp:100]

 <State 19> : 3.29ns
ST_19 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_11 = select i1 %tmp_46, i49 %neg_ti1, i49 %tmp_50" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_14 = sext i49 %tmp_11 to i55" [mixer.cpp:100]
ST_19 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s_8)   --->   "%tmp_17_cast = zext i55 %tmp_14 to i56" [mixer.cpp:100]
ST_19 : Operation 200 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_s_8 = add i56 %tmp_16_cast, %tmp_17_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%scaled_power_V = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_s_8, i32 15, i32 33)" [mixer.cpp:100]
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_s_8, i32 33)" [mixer.cpp:101]
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%tmp_23 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_1, i32 15, i32 30)" [mixer.cpp:101]
ST_19 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%phitmp_1_cast = select i1 %tmp_77, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_1)   --->   "%tmp_41 = or i1 %tmp_77, %tmp_22_1" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_1 = select i1 %tmp_41, i16 %phitmp_1_cast, i16 %tmp_23" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_79 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul3, i32 66, i32 97)" [mixer.cpp:100]
ST_19 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_59 = sext i32 %tmp_79 to i49" [mixer.cpp:100]
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %tmp_80 to i49" [mixer.cpp:100]
ST_19 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_61 = select i1 %tmp_78, i49 %tmp_59, i49 %tmp_60" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti3 = sub i49 0, %tmp_61" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 212 [1/2] (3.12ns)   --->   "%neg_mul5 = sub i98 0, %mul5" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 213 [1/1] (2.43ns)   --->   "%tmp_22_4 = icmp sgt i19 %scaled_power_V_4, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [2/2] (3.12ns)   --->   "%neg_mul = sub i98 0, %mul" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.29ns
ST_20 : Operation 215 [1/1] (2.43ns)   --->   "%tmp_21 = icmp sgt i19 %scaled_power_V, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_26 = select i1 %tmp_78, i49 %neg_ti3, i49 %tmp_60" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_15_2 = sext i49 %tmp_26 to i55" [mixer.cpp:100]
ST_20 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_2)   --->   "%tmp_186_2_cast = zext i55 %tmp_15_2 to i56" [mixer.cpp:100]
ST_20 : Operation 219 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_2 = add i56 %tmp_16_cast, %tmp_186_2_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%scaled_power_V_2 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_2, i32 15, i32 33)" [mixer.cpp:100]
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_2, i32 33)" [mixer.cpp:101]
ST_20 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul5, i32 66, i32 97)" [mixer.cpp:100]
ST_20 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_63 = sext i32 %tmp_83 to i49" [mixer.cpp:100]
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_64 = sext i32 %tmp_84 to i49" [mixer.cpp:100]
ST_20 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_65 = select i1 %tmp_82, i49 %tmp_63, i49 %tmp_64" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti4 = sub i49 0, %tmp_65" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_4, i32 15, i32 30)" [mixer.cpp:101]
ST_20 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%phitmp_4_cast = select i1 %tmp_89, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_4)   --->   "%tmp_44 = or i1 %tmp_89, %tmp_22_4" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 230 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_4 = select i1 %tmp_44, i16 %phitmp_4_cast, i16 %tmp_32" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 231 [1/2] (3.12ns)   --->   "%neg_mul = sub i98 0, %mul" [mixer.cpp:100]   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.50ns
ST_21 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_12 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_s_8, i32 15, i32 30)" [mixer.cpp:101]
ST_21 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%phitmp_cast = select i1 %tmp_53, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_40 = or i1 %tmp_53, %tmp_21" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %tmp_40, i16 %phitmp_cast, i16 %tmp_12" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr i16* %m_V, i64 536872984"
ST_21 : Operation 237 [1/1] (3.50ns)   --->   "%m_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %m_V_addr, i32 6)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 238 [1/1] (2.43ns)   --->   "%tmp_22_2 = icmp sgt i19 %scaled_power_V_2, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_29 = select i1 %tmp_82, i49 %neg_ti4, i49 %tmp_64" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_15_3 = sext i49 %tmp_29 to i55" [mixer.cpp:100]
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_3)   --->   "%tmp_186_3_cast = zext i55 %tmp_15_3 to i56" [mixer.cpp:100]
ST_21 : Operation 242 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_3 = add i56 %tmp_16_cast, %tmp_186_3_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%scaled_power_V_3 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_3, i32 15, i32 33)" [mixer.cpp:100]
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_3, i32 33)" [mixer.cpp:101]
ST_21 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i98.i32.i32(i98 %neg_mul, i32 66, i32 97)" [mixer.cpp:100]
ST_21 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_71 = sext i32 %tmp_91 to i49" [mixer.cpp:100]
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_72 = sext i32 %tmp_92 to i49" [mixer.cpp:100]
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_73 = select i1 %tmp_90, i49 %tmp_71, i49 %tmp_72" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 249 [1/1] (2.55ns) (out node of the LUT)   --->   "%neg_ti = sub i49 0, %tmp_73" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.50ns
ST_22 : Operation 250 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_5, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_2, i32 15, i32 30)" [mixer.cpp:101]
ST_22 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%phitmp_2_cast = select i1 %tmp_81, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_2)   --->   "%tmp_42 = or i1 %tmp_81, %tmp_22_2" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_2 = select i1 %tmp_42, i16 %phitmp_2_cast, i16 %tmp_27" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (2.43ns)   --->   "%tmp_22_3 = icmp sgt i19 %scaled_power_V_3, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_34 = select i1 %tmp_90, i49 %neg_ti, i49 %tmp_72" [mixer.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_15_5 = sext i49 %tmp_34 to i55" [mixer.cpp:100]
ST_22 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11_5)   --->   "%tmp_186_5_cast = zext i55 %tmp_15_5 to i56" [mixer.cpp:100]
ST_22 : Operation 259 [1/1] (3.28ns) (out node of the LUT)   --->   "%p_Val2_11_5 = add i56 %tmp_16_cast, %tmp_186_5_cast" [mixer.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%scaled_power_V_5 = call i19 @_ssdm_op_PartSelect.i19.i56.i32.i32(i56 %p_Val2_11_5, i32 15, i32 33)" [mixer.cpp:100]
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i56.i32(i56 %p_Val2_11_5, i32 33)" [mixer.cpp:101]

 <State 23> : 3.50ns
ST_23 : Operation 262 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_1, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%tmp_30 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_3, i32 15, i32 30)" [mixer.cpp:101]
ST_23 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%phitmp_3_cast = select i1 %tmp_85, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_3)   --->   "%tmp_43 = or i1 %tmp_85, %tmp_22_3" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 266 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_3 = select i1 %tmp_43, i16 %phitmp_3_cast, i16 %tmp_30" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (2.43ns)   --->   "%tmp_22_5 = icmp sgt i19 %scaled_power_V_5, 32440" [mixer.cpp:101]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 3.50ns
ST_24 : Operation 268 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_2, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%tmp_35 = call i16 @_ssdm_op_PartSelect.i16.i56.i32.i32(i56 %p_Val2_11_5, i32 15, i32 30)" [mixer.cpp:101]
ST_24 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%phitmp_5_cast = select i1 %tmp_93, i16 0, i16 32440" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12_5)   --->   "%tmp_45 = or i1 %tmp_93, %tmp_22_5" [mixer.cpp:101]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 272 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_12_5 = select i1 %tmp_45, i16 %phitmp_5_cast, i16 %tmp_35" [mixer.cpp:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 25> : 3.50ns
ST_25 : Operation 273 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_3, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 274 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_4, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 275 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr, i16 %p_Val2_12_5, i2 -1)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 276 [5/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 277 [4/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 278 [3/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 279 [2/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i16]* %regs_in_V), !map !84"
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !90"
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mixer_str) nounwind"
ST_32 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mixer.cpp:77]
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i16]* %regs_in_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i16]* %regs_in_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mixer.cpp:80]
ST_32 : Operation 288 [1/5] (3.50ns)   --->   "%m_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr)" [mixer.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "ret void" [mixer.cpp:103]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('regs_in_V_addr_1', mixer.cpp:83) [18]  (0 ns)
	'load' operation ('regs_in_V_load_1', mixer.cpp:83) on array 'regs_in_V' [19]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('regs_in_V_addr') [5]  (0 ns)
	'load' operation ('regs_in_V_load', mixer.cpp:82) on array 'regs_in_V' [12]  (2.32 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_4', mixer.cpp:83) [20]  (2.43 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('regs_in_V_load_2', mixer.cpp:84) on array 'regs_in_V' [26]  (2.32 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_6', mixer.cpp:100) [41]  (3.89 ns)

 <State 6>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_6', mixer.cpp:100) [41]  (3.89 ns)

 <State 7>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp_24', mixer.cpp:100) [107]  (3.89 ns)

 <State 8>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul2', mixer.cpp:100) [86]  (4.35 ns)

 <State 9>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul2', mixer.cpp:100) [86]  (4.35 ns)

 <State 10>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 11>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 12>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 14>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 15>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul1', mixer.cpp:100) [54]  (4.35 ns)

 <State 16>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul4', mixer.cpp:100) [113]  (4.35 ns)

 <State 17>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul5', mixer.cpp:100) [139]  (4.35 ns)

 <State 18>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul', mixer.cpp:100) [189]  (4.35 ns)

 <State 19>: 3.29ns
The critical path consists of the following:
	'select' operation ('tmp_11', mixer.cpp:100) [63]  (0 ns)
	'add' operation ('p_Val2_s_8', mixer.cpp:100) [69]  (3.29 ns)

 <State 20>: 3.29ns
The critical path consists of the following:
	'select' operation ('tmp_26', mixer.cpp:100) [122]  (0 ns)
	'add' operation ('p_Val2_11_2', mixer.cpp:100) [125]  (3.29 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('m_V_addr') [77]  (0 ns)
	bus request on port 'm_V' (mixer.cpp:101) [78]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [79]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [106]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [133]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [159]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [183]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus write on port 'm_V' (mixer.cpp:101) [209]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:101) [210]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:101) [210]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:101) [210]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:101) [210]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	bus access on port 'm_V' (mixer.cpp:101) [210]  (3.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
