int rv770_copy_dma(struct radeon_device *rdev,\r\nuint64_t src_offset, uint64_t dst_offset,\r\nunsigned num_gpu_pages,\r\nstruct radeon_fence **fence)\r\n{\r\nstruct radeon_semaphore *sem = NULL;\r\nint ring_index = rdev->asic->copy.dma_ring_index;\r\nstruct radeon_ring *ring = &rdev->ring[ring_index];\r\nu32 size_in_dw, cur_size_in_dw;\r\nint i, num_loops;\r\nint r = 0;\r\nr = radeon_semaphore_create(rdev, &sem);\r\nif (r) {\r\nDRM_ERROR("radeon: moving bo (%d).\n", r);\r\nreturn r;\r\n}\r\nsize_in_dw = (num_gpu_pages << RADEON_GPU_PAGE_SHIFT) / 4;\r\nnum_loops = DIV_ROUND_UP(size_in_dw, 0xFFFF);\r\nr = radeon_ring_lock(rdev, ring, num_loops * 5 + 8);\r\nif (r) {\r\nDRM_ERROR("radeon: moving bo (%d).\n", r);\r\nradeon_semaphore_free(rdev, &sem, NULL);\r\nreturn r;\r\n}\r\nradeon_semaphore_sync_to(sem, *fence);\r\nradeon_semaphore_sync_rings(rdev, sem, ring->idx);\r\nfor (i = 0; i < num_loops; i++) {\r\ncur_size_in_dw = size_in_dw;\r\nif (cur_size_in_dw > 0xFFFF)\r\ncur_size_in_dw = 0xFFFF;\r\nsize_in_dw -= cur_size_in_dw;\r\nradeon_ring_write(ring, DMA_PACKET(DMA_PACKET_COPY, 0, 0, cur_size_in_dw));\r\nradeon_ring_write(ring, dst_offset & 0xfffffffc);\r\nradeon_ring_write(ring, src_offset & 0xfffffffc);\r\nradeon_ring_write(ring, upper_32_bits(dst_offset) & 0xff);\r\nradeon_ring_write(ring, upper_32_bits(src_offset) & 0xff);\r\nsrc_offset += cur_size_in_dw * 4;\r\ndst_offset += cur_size_in_dw * 4;\r\n}\r\nr = radeon_fence_emit(rdev, fence, ring->idx);\r\nif (r) {\r\nradeon_ring_unlock_undo(rdev, ring);\r\nradeon_semaphore_free(rdev, &sem, NULL);\r\nreturn r;\r\n}\r\nradeon_ring_unlock_commit(rdev, ring);\r\nradeon_semaphore_free(rdev, &sem, *fence);\r\nreturn r;\r\n}
