# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 6717
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
  parameter \WIDTH 4
  parameter \DEFAULT_VALUE 4'0100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2918_EN[0:0]$2968
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2922_CHECK[0:0]$2938
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2922_EN[0:0]$2939
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2923_CHECK[0:0]$2940
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2923_EN[0:0]$2941
  attribute \src "register_rw.v:19.2-26.5"
  wire width 4 $0\dffreg[3:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5505
  wire width 4 $auto$clk2fflogic.cc:156:execute$5515
  wire $auto$clk2fflogic.cc:156:execute$5525
  wire $auto$clk2fflogic.cc:156:execute$5535
  wire width 4 $auto$clk2fflogic.cc:156:execute$5545
  wire $auto$clk2fflogic.cc:156:execute$5585
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5595
  wire $auto$clk2fflogic.cc:156:execute$5605
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5615
  wire width 4 $auto$clk2fflogic.cc:156:execute$5625
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5507
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5511
  wire $auto$clk2fflogic.cc:192:execute$5531
  wire $auto$clk2fflogic.cc:192:execute$5541
  wire width 4 $auto$clk2fflogic.cc:192:execute$5551
  wire $auto$clk2fflogic.cc:192:execute$5591
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5601
  wire $auto$clk2fflogic.cc:192:execute$5611
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5621
  wire width 4 $auto$clk2fflogic.cc:192:execute$5631
  wire $auto$rtlil.cc:2167:Eqx$5510
  wire width 4 $auto$rtlil.cc:2224:Mux$5524
  wire $auto$rtlil.cc:2224:Mux$5534
  wire $auto$rtlil.cc:2224:Mux$5544
  wire width 4 $auto$rtlil.cc:2224:Mux$5554
  wire $auto$rtlil.cc:2224:Mux$5594
  wire $auto$rtlil.cc:2224:Mux$5604
  wire $auto$rtlil.cc:2224:Mux$5614
  wire $auto$rtlil.cc:2224:Mux$5624
  wire $auto$rtlil.cc:2817:Anyseq$6256
  wire $auto$rtlil.cc:2817:Anyseq$6258
  wire $auto$rtlil.cc:2817:Anyseq$6260
  wire $auto$rtlil.cc:2817:Anyseq$6262
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2955_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2961_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2952_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2954_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2958_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2960_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2947_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2951_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2956_Y
  wire $procmux$4735_Y
  wire $procmux$4739_Y
  wire $procmux$4743_Y
  wire $procmux$4747_Y
  wire width 4 $procmux$4751_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 4 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 4 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 4 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2962
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2918_EN[0:0]$2968
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5506
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5505
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5516
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$5524
    connect \Q $auto$clk2fflogic.cc:156:execute$5515
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5526
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5534
    connect \Q $auto$clk2fflogic.cc:156:execute$5525
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5536
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5544
    connect \Q $auto$clk2fflogic.cc:156:execute$5535
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5546
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$5554
    connect \Q $auto$clk2fflogic.cc:156:execute$5545
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5586
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5594
    connect \Q $auto$clk2fflogic.cc:156:execute$5585
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5596
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5604
    connect \Q $auto$clk2fflogic.cc:156:execute$5595
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5606
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5614
    connect \Q $auto$clk2fflogic.cc:156:execute$5605
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5616
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5624
    connect \Q $auto$clk2fflogic.cc:156:execute$5615
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5626
    parameter \WIDTH 4
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5625
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5508
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5507
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5507 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5510
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5512
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5511
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5532
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5531
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5542
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5541
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5552
    parameter \WIDTH 4
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5551
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5592
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2922_CHECK[0:0]$2938
    connect \Q $auto$clk2fflogic.cc:192:execute$5591
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5602
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2922_EN[0:0]$2939
    connect \Q $auto$clk2fflogic.cc:192:execute$5601
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5612
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2923_CHECK[0:0]$2940
    connect \Q $auto$clk2fflogic.cc:192:execute$5611
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5622
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2923_EN[0:0]$2941
    connect \Q $auto$clk2fflogic.cc:192:execute$5621
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5632
    parameter \WIDTH 4
    connect \D $0\dffreg[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5631
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5513
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5505
    connect \B $auto$clk2fflogic.cc:192:execute$5511
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5523
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5515
    connect \B $auto$clk2fflogic.cc:156:execute$5625
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5524
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5533
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5525
    connect \B $auto$clk2fflogic.cc:192:execute$5531
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5534
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5543
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5535
    connect \B $auto$clk2fflogic.cc:192:execute$5541
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5544
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5553
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5545
    connect \B $auto$clk2fflogic.cc:192:execute$5551
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5554
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5593
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5585
    connect \B $auto$clk2fflogic.cc:192:execute$5591
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5594
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5603
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5595
    connect \B $auto$clk2fflogic.cc:192:execute$5601
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5604
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5613
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5605
    connect \B $auto$clk2fflogic.cc:192:execute$5611
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5614
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5623
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5615
    connect \B $auto$clk2fflogic.cc:192:execute$5621
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y $auto$rtlil.cc:2224:Mux$5624
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5633
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5625
    connect \B $auto$clk2fflogic.cc:192:execute$5631
    connect \S $auto$rtlil.cc:2167:Eqx$5510
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6255
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6256
  end
  cell $anyseq $auto$setundef.cc:501:execute$6257
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6258
  end
  cell $anyseq $auto$setundef.cc:501:execute$6259
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6260
  end
  cell $anyseq $auto$setundef.cc:501:execute$6261
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6262
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2955
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5554
    connect \Y $eq$register_rw.v:53$2955_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2961
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5524
    connect \Y $eq$register_rw.v:57$2961_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2919
    connect \Y $0$formal$register_rw.v:37$2918_EN[0:0]$2968
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5544
    connect \B $logic_not$register_rw.v:52$2951_Y
    connect \Y $logic_and$register_rw.v:52$2952_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2952_Y
    connect \B $logic_not$register_rw.v:48$2947_Y
    connect \Y $logic_and$register_rw.v:52$2954_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2956_Y
    connect \B $logic_not$register_rw.v:52$2951_Y
    connect \Y $logic_and$register_rw.v:56$2958_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2958_Y
    connect \B $logic_not$register_rw.v:48$2947_Y
    connect \Y $logic_and$register_rw.v:56$2960_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5534
    connect \Y $logic_not$register_rw.v:48$2947_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2951_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5544
    connect \Y $logic_not$register_rw.v:56$2956_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4735
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2954_Y
    connect \Y $procmux$4735_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4737
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4735_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2922_EN[0:0]$2939
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4739
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6256
    connect \B $eq$register_rw.v:53$2955_Y
    connect \S $logic_and$register_rw.v:52$2954_Y
    connect \Y $procmux$4739_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4741
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6258
    connect \B $procmux$4739_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2922_CHECK[0:0]$2938
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4743
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2960_Y
    connect \Y $procmux$4743_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4745
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4743_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2923_EN[0:0]$2941
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4747
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6260
    connect \B $eq$register_rw.v:57$2961_Y
    connect \S $logic_and$register_rw.v:56$2960_Y
    connect \Y $procmux$4747_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4749
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6262
    connect \B $procmux$4747_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2923_CHECK[0:0]$2940
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4751
    parameter \WIDTH 4
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4751_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4754
    parameter \WIDTH 4
    connect \A $procmux$4751_Y
    connect \B 4'0100
    connect \S \rst
    connect \Y $0\dffreg[3:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5594
    connect \EN $auto$rtlil.cc:2224:Mux$5604
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5614
    connect \EN $auto$rtlil.cc:2224:Mux$5624
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
  parameter \WIDTH 6
  parameter \DEFAULT_VALUE 6'110110
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$3052_EN[0:0]$3102
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3056_CHECK[0:0]$3072
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$3056_EN[0:0]$3073
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3057_CHECK[0:0]$3074
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$3057_EN[0:0]$3075
  attribute \src "register_rw.v:19.2-26.5"
  wire width 6 $0\dffreg[5:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5635
  wire width 6 $auto$clk2fflogic.cc:156:execute$5645
  wire $auto$clk2fflogic.cc:156:execute$5655
  wire $auto$clk2fflogic.cc:156:execute$5665
  wire width 6 $auto$clk2fflogic.cc:156:execute$5675
  wire $auto$clk2fflogic.cc:156:execute$5715
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5725
  wire $auto$clk2fflogic.cc:156:execute$5735
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5745
  wire width 6 $auto$clk2fflogic.cc:156:execute$5755
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5637
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5641
  wire $auto$clk2fflogic.cc:192:execute$5661
  wire $auto$clk2fflogic.cc:192:execute$5671
  wire width 6 $auto$clk2fflogic.cc:192:execute$5681
  wire $auto$clk2fflogic.cc:192:execute$5721
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5731
  wire $auto$clk2fflogic.cc:192:execute$5741
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5751
  wire width 6 $auto$clk2fflogic.cc:192:execute$5761
  wire $auto$rtlil.cc:2167:Eqx$5640
  wire width 6 $auto$rtlil.cc:2224:Mux$5654
  wire $auto$rtlil.cc:2224:Mux$5664
  wire $auto$rtlil.cc:2224:Mux$5674
  wire width 6 $auto$rtlil.cc:2224:Mux$5684
  wire $auto$rtlil.cc:2224:Mux$5724
  wire $auto$rtlil.cc:2224:Mux$5734
  wire $auto$rtlil.cc:2224:Mux$5744
  wire $auto$rtlil.cc:2224:Mux$5754
  wire $auto$rtlil.cc:2817:Anyseq$6264
  wire $auto$rtlil.cc:2817:Anyseq$6266
  wire $auto$rtlil.cc:2817:Anyseq$6268
  wire $auto$rtlil.cc:2817:Anyseq$6270
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$3089_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$3095_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$3086_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$3088_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$3092_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$3094_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$3081_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$3085_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$3090_Y
  wire $procmux$4677_Y
  wire $procmux$4681_Y
  wire $procmux$4685_Y
  wire $procmux$4689_Y
  wire width 6 $procmux$4693_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 6 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 6 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 6 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$3096
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$3052_EN[0:0]$3102
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5636
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5635
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5646
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$5654
    connect \Q $auto$clk2fflogic.cc:156:execute$5645
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5656
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5664
    connect \Q $auto$clk2fflogic.cc:156:execute$5655
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5666
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5674
    connect \Q $auto$clk2fflogic.cc:156:execute$5665
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5676
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$5684
    connect \Q $auto$clk2fflogic.cc:156:execute$5675
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5716
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5724
    connect \Q $auto$clk2fflogic.cc:156:execute$5715
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5726
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5734
    connect \Q $auto$clk2fflogic.cc:156:execute$5725
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5736
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5744
    connect \Q $auto$clk2fflogic.cc:156:execute$5735
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5746
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5754
    connect \Q $auto$clk2fflogic.cc:156:execute$5745
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5756
    parameter \WIDTH 6
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5755
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5638
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5637
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5637 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5640
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5642
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5641
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5662
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5661
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5672
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5671
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5682
    parameter \WIDTH 6
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5681
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5722
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3056_CHECK[0:0]$3072
    connect \Q $auto$clk2fflogic.cc:192:execute$5721
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5732
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$3056_EN[0:0]$3073
    connect \Q $auto$clk2fflogic.cc:192:execute$5731
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5742
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3057_CHECK[0:0]$3074
    connect \Q $auto$clk2fflogic.cc:192:execute$5741
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5752
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$3057_EN[0:0]$3075
    connect \Q $auto$clk2fflogic.cc:192:execute$5751
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5762
    parameter \WIDTH 6
    connect \D $0\dffreg[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5761
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5643
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5635
    connect \B $auto$clk2fflogic.cc:192:execute$5641
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5653
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5645
    connect \B $auto$clk2fflogic.cc:156:execute$5755
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5654
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5663
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5655
    connect \B $auto$clk2fflogic.cc:192:execute$5661
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5664
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5673
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5665
    connect \B $auto$clk2fflogic.cc:192:execute$5671
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5674
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5683
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5675
    connect \B $auto$clk2fflogic.cc:192:execute$5681
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5684
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5723
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5715
    connect \B $auto$clk2fflogic.cc:192:execute$5721
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5724
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5733
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5725
    connect \B $auto$clk2fflogic.cc:192:execute$5731
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5734
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5743
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5735
    connect \B $auto$clk2fflogic.cc:192:execute$5741
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5744
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5753
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5745
    connect \B $auto$clk2fflogic.cc:192:execute$5751
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y $auto$rtlil.cc:2224:Mux$5754
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5763
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5755
    connect \B $auto$clk2fflogic.cc:192:execute$5761
    connect \S $auto$rtlil.cc:2167:Eqx$5640
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6263
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6264
  end
  cell $anyseq $auto$setundef.cc:501:execute$6265
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6266
  end
  cell $anyseq $auto$setundef.cc:501:execute$6267
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6268
  end
  cell $anyseq $auto$setundef.cc:501:execute$6269
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6270
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$3089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5684
    connect \Y $eq$register_rw.v:53$3089_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$3095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5654
    connect \Y $eq$register_rw.v:57$3095_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$3053
    connect \Y $0$formal$register_rw.v:37$3052_EN[0:0]$3102
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$3086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5674
    connect \B $logic_not$register_rw.v:52$3085_Y
    connect \Y $logic_and$register_rw.v:52$3086_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$3088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$3086_Y
    connect \B $logic_not$register_rw.v:48$3081_Y
    connect \Y $logic_and$register_rw.v:52$3088_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$3092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$3090_Y
    connect \B $logic_not$register_rw.v:52$3085_Y
    connect \Y $logic_and$register_rw.v:56$3092_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$3094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$3092_Y
    connect \B $logic_not$register_rw.v:48$3081_Y
    connect \Y $logic_and$register_rw.v:56$3094_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$3081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5664
    connect \Y $logic_not$register_rw.v:48$3081_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$3085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$3085_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$3090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5674
    connect \Y $logic_not$register_rw.v:56$3090_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4677
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$3088_Y
    connect \Y $procmux$4677_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4679
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4677_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3056_EN[0:0]$3073
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4681
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6264
    connect \B $eq$register_rw.v:53$3089_Y
    connect \S $logic_and$register_rw.v:52$3088_Y
    connect \Y $procmux$4681_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6266
    connect \B $procmux$4681_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$3056_CHECK[0:0]$3072
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4685
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$3094_Y
    connect \Y $procmux$4685_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4687
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4685_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3057_EN[0:0]$3075
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4689
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6268
    connect \B $eq$register_rw.v:57$3095_Y
    connect \S $logic_and$register_rw.v:56$3094_Y
    connect \Y $procmux$4689_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4691
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6270
    connect \B $procmux$4689_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$3057_CHECK[0:0]$3074
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4693
    parameter \WIDTH 6
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4693_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4696
    parameter \WIDTH 6
    connect \A $procmux$4693_Y
    connect \B 6'110110
    connect \S \rst
    connect \Y $0\dffreg[5:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5724
    connect \EN $auto$rtlil.cc:2224:Mux$5734
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5744
    connect \EN $auto$rtlil.cc:2224:Mux$5754
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
  parameter \WIDTH 8
  parameter \DEFAULT_VALUE 8'01000100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2985_EN[0:0]$3035
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2989_CHECK[0:0]$3005
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2989_EN[0:0]$3006
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2990_CHECK[0:0]$3007
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2990_EN[0:0]$3008
  attribute \src "register_rw.v:19.2-26.5"
  wire width 8 $0\dffreg[7:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5765
  wire width 8 $auto$clk2fflogic.cc:156:execute$5775
  wire $auto$clk2fflogic.cc:156:execute$5785
  wire $auto$clk2fflogic.cc:156:execute$5795
  wire width 8 $auto$clk2fflogic.cc:156:execute$5805
  wire $auto$clk2fflogic.cc:156:execute$5845
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5855
  wire $auto$clk2fflogic.cc:156:execute$5865
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5875
  wire width 8 $auto$clk2fflogic.cc:156:execute$5885
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5767
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5771
  wire $auto$clk2fflogic.cc:192:execute$5791
  wire $auto$clk2fflogic.cc:192:execute$5801
  wire width 8 $auto$clk2fflogic.cc:192:execute$5811
  wire $auto$clk2fflogic.cc:192:execute$5851
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5861
  wire $auto$clk2fflogic.cc:192:execute$5871
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5881
  wire width 8 $auto$clk2fflogic.cc:192:execute$5891
  wire $auto$rtlil.cc:2167:Eqx$5770
  wire width 8 $auto$rtlil.cc:2224:Mux$5784
  wire $auto$rtlil.cc:2224:Mux$5794
  wire $auto$rtlil.cc:2224:Mux$5804
  wire width 8 $auto$rtlil.cc:2224:Mux$5814
  wire $auto$rtlil.cc:2224:Mux$5854
  wire $auto$rtlil.cc:2224:Mux$5864
  wire $auto$rtlil.cc:2224:Mux$5874
  wire $auto$rtlil.cc:2224:Mux$5884
  wire $auto$rtlil.cc:2817:Anyseq$6272
  wire $auto$rtlil.cc:2817:Anyseq$6274
  wire $auto$rtlil.cc:2817:Anyseq$6276
  wire $auto$rtlil.cc:2817:Anyseq$6278
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$3022_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$3028_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$3019_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$3021_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$3025_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$3027_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$3014_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$3018_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$3023_Y
  wire $procmux$4706_Y
  wire $procmux$4710_Y
  wire $procmux$4714_Y
  wire $procmux$4718_Y
  wire width 8 $procmux$4722_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 8 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 8 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 8 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$3029
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2985_EN[0:0]$3035
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5766
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5765
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5776
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$5784
    connect \Q $auto$clk2fflogic.cc:156:execute$5775
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5786
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5794
    connect \Q $auto$clk2fflogic.cc:156:execute$5785
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5796
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5804
    connect \Q $auto$clk2fflogic.cc:156:execute$5795
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5806
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$5814
    connect \Q $auto$clk2fflogic.cc:156:execute$5805
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5846
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5854
    connect \Q $auto$clk2fflogic.cc:156:execute$5845
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5856
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5864
    connect \Q $auto$clk2fflogic.cc:156:execute$5855
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5866
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5874
    connect \Q $auto$clk2fflogic.cc:156:execute$5865
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5876
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5884
    connect \Q $auto$clk2fflogic.cc:156:execute$5875
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5886
    parameter \WIDTH 8
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$5885
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5768
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5767
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5767 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5770
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5772
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5771
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5792
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5791
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5802
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5801
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5812
    parameter \WIDTH 8
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5811
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5852
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2989_CHECK[0:0]$3005
    connect \Q $auto$clk2fflogic.cc:192:execute$5851
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5862
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2989_EN[0:0]$3006
    connect \Q $auto$clk2fflogic.cc:192:execute$5861
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5872
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2990_CHECK[0:0]$3007
    connect \Q $auto$clk2fflogic.cc:192:execute$5871
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5882
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2990_EN[0:0]$3008
    connect \Q $auto$clk2fflogic.cc:192:execute$5881
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5892
    parameter \WIDTH 8
    connect \D $0\dffreg[7:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5891
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5773
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5765
    connect \B $auto$clk2fflogic.cc:192:execute$5771
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5783
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5775
    connect \B $auto$clk2fflogic.cc:156:execute$5885
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5784
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5793
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5785
    connect \B $auto$clk2fflogic.cc:192:execute$5791
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5794
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5803
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5795
    connect \B $auto$clk2fflogic.cc:192:execute$5801
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5804
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5813
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5805
    connect \B $auto$clk2fflogic.cc:192:execute$5811
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5814
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5853
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5845
    connect \B $auto$clk2fflogic.cc:192:execute$5851
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5854
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5863
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5855
    connect \B $auto$clk2fflogic.cc:192:execute$5861
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5864
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5873
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5865
    connect \B $auto$clk2fflogic.cc:192:execute$5871
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5874
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5883
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5875
    connect \B $auto$clk2fflogic.cc:192:execute$5881
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y $auto$rtlil.cc:2224:Mux$5884
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5893
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$5885
    connect \B $auto$clk2fflogic.cc:192:execute$5891
    connect \S $auto$rtlil.cc:2167:Eqx$5770
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6271
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6272
  end
  cell $anyseq $auto$setundef.cc:501:execute$6273
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6274
  end
  cell $anyseq $auto$setundef.cc:501:execute$6275
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6276
  end
  cell $anyseq $auto$setundef.cc:501:execute$6277
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6278
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$3022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5814
    connect \Y $eq$register_rw.v:53$3022_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$3028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5784
    connect \Y $eq$register_rw.v:57$3028_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2986
    connect \Y $0$formal$register_rw.v:37$2985_EN[0:0]$3035
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$3019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5804
    connect \B $logic_not$register_rw.v:52$3018_Y
    connect \Y $logic_and$register_rw.v:52$3019_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$3021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$3019_Y
    connect \B $logic_not$register_rw.v:48$3014_Y
    connect \Y $logic_and$register_rw.v:52$3021_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$3025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$3023_Y
    connect \B $logic_not$register_rw.v:52$3018_Y
    connect \Y $logic_and$register_rw.v:56$3025_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$3027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$3025_Y
    connect \B $logic_not$register_rw.v:48$3014_Y
    connect \Y $logic_and$register_rw.v:56$3027_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$3014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5794
    connect \Y $logic_not$register_rw.v:48$3014_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$3018
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$3018_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$3023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5804
    connect \Y $logic_not$register_rw.v:56$3023_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4706
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$3021_Y
    connect \Y $procmux$4706_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4706_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2989_EN[0:0]$3006
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$4710
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6272
    connect \B $eq$register_rw.v:53$3022_Y
    connect \S $logic_and$register_rw.v:52$3021_Y
    connect \Y $procmux$4710_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$4712
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6274
    connect \B $procmux$4710_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2989_CHECK[0:0]$3005
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4714
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$3027_Y
    connect \Y $procmux$4714_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4714_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2990_EN[0:0]$3008
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$4718
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6276
    connect \B $eq$register_rw.v:57$3028_Y
    connect \S $logic_and$register_rw.v:56$3027_Y
    connect \Y $procmux$4718_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$4720
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6278
    connect \B $procmux$4718_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2990_CHECK[0:0]$3007
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$4722
    parameter \WIDTH 8
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$4722_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$4725
    parameter \WIDTH 8
    connect \A $procmux$4722_Y
    connect \B 8'01000100
    connect \S \rst
    connect \Y $0\dffreg[7:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5854
    connect \EN $auto$rtlil.cc:2224:Mux$5864
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$5874
    connect \EN $auto$rtlil.cc:2224:Mux$5884
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
  parameter \WIDTH 5
  parameter \DEFAULT_VALUE 5'10100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2851_EN[0:0]$2901
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2855_CHECK[0:0]$2871
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2855_EN[0:0]$2872
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2856_CHECK[0:0]$2873
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2856_EN[0:0]$2874
  attribute \src "register_rw.v:19.2-26.5"
  wire width 5 $0\dffreg[4:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5895
  wire width 5 $auto$clk2fflogic.cc:156:execute$5905
  wire $auto$clk2fflogic.cc:156:execute$5915
  wire $auto$clk2fflogic.cc:156:execute$5925
  wire width 5 $auto$clk2fflogic.cc:156:execute$5935
  wire $auto$clk2fflogic.cc:156:execute$5975
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$5985
  wire $auto$clk2fflogic.cc:156:execute$5995
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$6005
  wire width 5 $auto$clk2fflogic.cc:156:execute$6015
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5897
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5901
  wire $auto$clk2fflogic.cc:192:execute$5921
  wire $auto$clk2fflogic.cc:192:execute$5931
  wire width 5 $auto$clk2fflogic.cc:192:execute$5941
  wire $auto$clk2fflogic.cc:192:execute$5981
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$5991
  wire $auto$clk2fflogic.cc:192:execute$6001
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$6011
  wire width 5 $auto$clk2fflogic.cc:192:execute$6021
  wire $auto$rtlil.cc:2167:Eqx$5900
  wire width 5 $auto$rtlil.cc:2224:Mux$5914
  wire $auto$rtlil.cc:2224:Mux$5924
  wire $auto$rtlil.cc:2224:Mux$5934
  wire width 5 $auto$rtlil.cc:2224:Mux$5944
  wire $auto$rtlil.cc:2224:Mux$5984
  wire $auto$rtlil.cc:2224:Mux$5994
  wire $auto$rtlil.cc:2224:Mux$6004
  wire $auto$rtlil.cc:2224:Mux$6014
  wire $auto$rtlil.cc:2817:Anyseq$6280
  wire $auto$rtlil.cc:2817:Anyseq$6282
  wire $auto$rtlil.cc:2817:Anyseq$6284
  wire $auto$rtlil.cc:2817:Anyseq$6286
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2888_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2894_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2885_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2887_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2891_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2893_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2880_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2884_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2889_Y
  wire $procmux$3119_Y
  wire $procmux$3123_Y
  wire $procmux$3127_Y
  wire $procmux$3131_Y
  wire width 5 $procmux$3135_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 5 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 5 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 5 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2895
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2851_EN[0:0]$2901
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5896
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$5895
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5906
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$5914
    connect \Q $auto$clk2fflogic.cc:156:execute$5905
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5916
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5924
    connect \Q $auto$clk2fflogic.cc:156:execute$5915
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5926
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5934
    connect \Q $auto$clk2fflogic.cc:156:execute$5925
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5936
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$5944
    connect \Q $auto$clk2fflogic.cc:156:execute$5935
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5976
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5984
    connect \Q $auto$clk2fflogic.cc:156:execute$5975
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5986
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$5994
    connect \Q $auto$clk2fflogic.cc:156:execute$5985
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5996
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6004
    connect \Q $auto$clk2fflogic.cc:156:execute$5995
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6006
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$6014
    connect \Q $auto$clk2fflogic.cc:156:execute$6005
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6016
    parameter \WIDTH 5
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$6015
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5898
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$5897
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$5897 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5900
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5902
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$5901
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5922
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$5921
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5932
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$5931
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5942
    parameter \WIDTH 5
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$5941
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5982
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2855_CHECK[0:0]$2871
    connect \Q $auto$clk2fflogic.cc:192:execute$5981
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5992
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2855_EN[0:0]$2872
    connect \Q $auto$clk2fflogic.cc:192:execute$5991
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6002
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2856_CHECK[0:0]$2873
    connect \Q $auto$clk2fflogic.cc:192:execute$6001
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6012
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2856_EN[0:0]$2874
    connect \Q $auto$clk2fflogic.cc:192:execute$6011
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6022
    parameter \WIDTH 5
    connect \D $0\dffreg[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6021
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5903
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5895
    connect \B $auto$clk2fflogic.cc:192:execute$5901
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5913
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$5905
    connect \B $auto$clk2fflogic.cc:156:execute$6015
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5914
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5923
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5915
    connect \B $auto$clk2fflogic.cc:192:execute$5921
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5924
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5933
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5925
    connect \B $auto$clk2fflogic.cc:192:execute$5931
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5934
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5943
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$5935
    connect \B $auto$clk2fflogic.cc:192:execute$5941
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5944
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5983
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5975
    connect \B $auto$clk2fflogic.cc:192:execute$5981
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5984
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5993
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5985
    connect \B $auto$clk2fflogic.cc:192:execute$5991
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$5994
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6003
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5995
    connect \B $auto$clk2fflogic.cc:192:execute$6001
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$6004
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6013
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6005
    connect \B $auto$clk2fflogic.cc:192:execute$6011
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y $auto$rtlil.cc:2224:Mux$6014
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6023
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$6015
    connect \B $auto$clk2fflogic.cc:192:execute$6021
    connect \S $auto$rtlil.cc:2167:Eqx$5900
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$6279
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6280
  end
  cell $anyseq $auto$setundef.cc:501:execute$6281
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6282
  end
  cell $anyseq $auto$setundef.cc:501:execute$6283
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6284
  end
  cell $anyseq $auto$setundef.cc:501:execute$6285
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6286
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5944
    connect \Y $eq$register_rw.v:53$2888_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$5914
    connect \Y $eq$register_rw.v:57$2894_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2852
    connect \Y $0$formal$register_rw.v:37$2851_EN[0:0]$2901
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5934
    connect \B $logic_not$register_rw.v:52$2884_Y
    connect \Y $logic_and$register_rw.v:52$2885_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2887
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2885_Y
    connect \B $logic_not$register_rw.v:48$2880_Y
    connect \Y $logic_and$register_rw.v:52$2887_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2889_Y
    connect \B $logic_not$register_rw.v:52$2884_Y
    connect \Y $logic_and$register_rw.v:56$2891_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2891_Y
    connect \B $logic_not$register_rw.v:48$2880_Y
    connect \Y $logic_and$register_rw.v:56$2893_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5924
    connect \Y $logic_not$register_rw.v:48$2880_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2884_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$5934
    connect \Y $logic_not$register_rw.v:56$2889_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3119
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2887_Y
    connect \Y $procmux$3119_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3121
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3119_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2855_EN[0:0]$2872
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3123
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6280
    connect \B $eq$register_rw.v:53$2888_Y
    connect \S $logic_and$register_rw.v:52$2887_Y
    connect \Y $procmux$3123_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3125
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6282
    connect \B $procmux$3123_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2855_CHECK[0:0]$2871
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3127
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2893_Y
    connect \Y $procmux$3127_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3129
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3127_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2856_EN[0:0]$2874
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3131
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6284
    connect \B $eq$register_rw.v:57$2894_Y
    connect \S $logic_and$register_rw.v:56$2893_Y
    connect \Y $procmux$3131_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3133
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6286
    connect \B $procmux$3131_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2856_CHECK[0:0]$2873
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3135
    parameter \WIDTH 5
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3135_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3138
    parameter \WIDTH 5
    connect \A $procmux$3135_Y
    connect \B 5'10100
    connect \S \rst
    connect \Y $0\dffreg[4:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$5984
    connect \EN $auto$rtlil.cc:2224:Mux$5994
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$6004
    connect \EN $auto$rtlil.cc:2224:Mux$6014
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \src "hyperram.v:2.1-1105.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1000$1262_CHECK[0:0]$1721
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1000$1262_EN[0:0]$1722
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1003$1263_CHECK[0:0]$1723
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1003$1263_EN[0:0]$1724
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1006$1264_CHECK[0:0]$1725
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1006$1264_EN[0:0]$1726
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1010$1265_CHECK[0:0]$1727
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1010$1265_EN[0:0]$1728
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1012$1266_CHECK[0:0]$1729
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1012$1266_EN[0:0]$1730
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1016$1267_CHECK[0:0]$1731
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1016$1267_EN[0:0]$1732
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1018$1268_CHECK[0:0]$1733
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1018$1268_EN[0:0]$1734
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1020$1269_CHECK[0:0]$1735
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1020$1269_EN[0:0]$1736
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1024$1270_CHECK[0:0]$1737
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1024$1270_EN[0:0]$1738
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1027$1271_CHECK[0:0]$1739
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1027$1271_EN[0:0]$1740
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1030$1272_CHECK[0:0]$1741
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1030$1272_EN[0:0]$1742
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1036$1273_CHECK[0:0]$1743
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1036$1273_EN[0:0]$1744
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1039$1274_CHECK[0:0]$1745
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1039$1274_EN[0:0]$1746
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1042$1275_CHECK[0:0]$1747
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1042$1275_EN[0:0]$1748
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1045$1276_CHECK[0:0]$1749
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1045$1276_EN[0:0]$1750
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1048$1277_CHECK[0:0]$1751
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1048$1277_EN[0:0]$1752
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1053$1278_CHECK[0:0]$1753
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1057$1279_CHECK[0:0]$1755
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1057$1279_EN[0:0]$1756
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1059$1280_CHECK[0:0]$1757
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1059$1280_EN[0:0]$1758
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1072$1282_CHECK[0:0]$1761
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1072$1282_EN[0:0]$1762
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1084$1283_CHECK[0:0]$1763
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1084$1283_EN[0:0]$1764
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1085$1284_CHECK[0:0]$1765
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1085$1284_EN[0:0]$1766
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1086$1285_CHECK[0:0]$1767
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1086$1285_EN[0:0]$1768
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1087$1286_CHECK[0:0]$1769
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1087$1286_EN[0:0]$1770
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1095$1287_CHECK[0:0]$1771
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1095$1287_EN[0:0]$1772
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1096$1288_CHECK[0:0]$1773
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1097$1289_CHECK[0:0]$1775
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1098$1290_CHECK[0:0]$1777
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$1188_EN[0:0]$2640
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$1190_CHECK[0:0]$2642
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:402$1192_CHECK[0:0]$1581
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:402$1192_EN[0:0]$1582
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:405$1193_CHECK[0:0]$1583
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:405$1193_EN[0:0]$1584
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:854$1222_CHECK[0:0]$1641
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:860$1223_CHECK[0:0]$1643
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:861$1224_CHECK[0:0]$1645
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:867$1225_CHECK[0:0]$1647
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:867$1225_EN[0:0]$1648
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:868$1226_CHECK[0:0]$1649
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:869$1227_CHECK[0:0]$1651
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:872$1228_CHECK[0:0]$1653
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:872$1228_EN[0:0]$1654
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:874$1229_CHECK[0:0]$1655
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:874$1229_EN[0:0]$1656
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:877$1230_CHECK[0:0]$1657
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:877$1230_EN[0:0]$1658
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$1231_CHECK[0:0]$1659
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$1231_EN[0:0]$1660
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$1232_CHECK[0:0]$1661
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:881$1233_CHECK[0:0]$1663
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:889$1234_CHECK[0:0]$1665
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:889$1234_EN[0:0]$1666
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:891$1235_CHECK[0:0]$1667
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:891$1235_EN[0:0]$1668
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:893$1236_CHECK[0:0]$1669
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:893$1236_EN[0:0]$1670
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:907$1237_CHECK[0:0]$1671
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:907$1237_EN[0:0]$1672
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:923$1238_CHECK[0:0]$1673
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:923$1238_EN[0:0]$1674
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:925$1239_CHECK[0:0]$1675
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:925$1239_EN[0:0]$1676
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:929$1240_CHECK[0:0]$1677
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:929$1240_EN[0:0]$1678
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:931$1241_CHECK[0:0]$1679
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:931$1241_EN[0:0]$1680
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:937$1242_CHECK[0:0]$1681
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:937$1242_EN[0:0]$1682
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:939$1243_CHECK[0:0]$1683
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:939$1243_EN[0:0]$1684
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:944$1244_CHECK[0:0]$1685
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:944$1244_EN[0:0]$1686
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:945$1245_CHECK[0:0]$1687
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:946$1246_CHECK[0:0]$1689
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:947$1247_CHECK[0:0]$1691
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:949$1248_CHECK[0:0]$1693
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:949$1248_EN[0:0]$1694
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:955$1249_CHECK[0:0]$1695
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:955$1249_EN[0:0]$1696
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:959$1250_CHECK[0:0]$1697
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:959$1250_EN[0:0]$1698
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:962$1251_CHECK[0:0]$1699
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:962$1251_EN[0:0]$1700
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:965$1252_CHECK[0:0]$1701
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:965$1252_EN[0:0]$1702
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:968$1253_CHECK[0:0]$1703
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:968$1253_EN[0:0]$1704
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:972$1254_CHECK[0:0]$1705
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:972$1254_EN[0:0]$1706
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:974$1255_CHECK[0:0]$1707
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:974$1255_EN[0:0]$1708
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:978$1256_CHECK[0:0]$1709
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:978$1256_EN[0:0]$1710
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:981$1257_CHECK[0:0]$1711
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:981$1257_EN[0:0]$1712
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:984$1258_CHECK[0:0]$1713
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:984$1258_EN[0:0]$1714
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:987$1259_CHECK[0:0]$1715
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:987$1259_EN[0:0]$1716
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:990$1260_CHECK[0:0]$1717
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:990$1260_EN[0:0]$1718
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:997$1261_CHECK[0:0]$1719
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:997$1261_EN[0:0]$1720
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$past$hyperram.v:1071$1173$0[0:0]$1566
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1010$2499_Y
  wire width 2 $add$hyperram.v:1012$2506_Y
  wire width 7 $add$hyperram.v:997$2462_Y
  wire $and$hyperram.v:0$1779_Y
  wire $and$hyperram.v:0$1788_Y
  wire $auto$clk2fflogic.cc:156:execute$6025
  wire $auto$clk2fflogic.cc:156:execute$6035
  wire width 3 $auto$clk2fflogic.cc:156:execute$6045
  wire $auto$clk2fflogic.cc:156:execute$6055
  wire width 32 $auto$clk2fflogic.cc:156:execute$6065
  wire width 4 $auto$clk2fflogic.cc:156:execute$6075
  wire width 4 $auto$clk2fflogic.cc:156:execute$6085
  wire width 4 $auto$clk2fflogic.cc:156:execute$6095
  wire width 4 $auto$clk2fflogic.cc:156:execute$6105
  wire width 5 $auto$clk2fflogic.cc:156:execute$6115
  wire $auto$clk2fflogic.cc:156:execute$6125
  wire $auto$clk2fflogic.cc:156:execute$6135
  wire width 32 $auto$clk2fflogic.cc:156:execute$6145
  wire width 48 $auto$clk2fflogic.cc:156:execute$6155
  wire width 4 $auto$clk2fflogic.cc:156:execute$6165
  wire $auto$clk2fflogic.cc:156:execute$6175
  wire $auto$clk2fflogic.cc:156:execute$6185
  wire width 3 $auto$clk2fflogic.cc:156:execute$6195
  wire $auto$clk2fflogic.cc:156:execute$6205
  wire width 6 $auto$clk2fflogic.cc:156:execute$6215
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$6027
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$6077
  wire $auto$clk2fflogic.cc:192:execute$6031
  wire $auto$clk2fflogic.cc:192:execute$6041
  wire width 3 $auto$clk2fflogic.cc:192:execute$6051
  wire $auto$clk2fflogic.cc:192:execute$6061
  wire width 32 $auto$clk2fflogic.cc:192:execute$6071
  wire width 4 $auto$clk2fflogic.cc:192:execute$6081
  wire width 4 $auto$clk2fflogic.cc:192:execute$6091
  wire width 4 $auto$clk2fflogic.cc:192:execute$6101
  wire width 4 $auto$clk2fflogic.cc:192:execute$6111
  wire width 5 $auto$clk2fflogic.cc:192:execute$6121
  wire $auto$clk2fflogic.cc:192:execute$6131
  wire $auto$clk2fflogic.cc:192:execute$6141
  wire width 32 $auto$clk2fflogic.cc:192:execute$6151
  wire width 48 $auto$clk2fflogic.cc:192:execute$6161
  wire width 4 $auto$clk2fflogic.cc:192:execute$6171
  wire $auto$clk2fflogic.cc:192:execute$6181
  wire $auto$clk2fflogic.cc:192:execute$6191
  wire width 3 $auto$clk2fflogic.cc:192:execute$6201
  wire $auto$clk2fflogic.cc:192:execute$6211
  wire width 6 $auto$clk2fflogic.cc:192:execute$6221
  wire $auto$rtlil.cc:2167:Eqx$6030
  wire $auto$rtlil.cc:2167:Eqx$6080
  wire $auto$rtlil.cc:2817:Anyseq$6288
  wire $auto$rtlil.cc:2817:Anyseq$6290
  wire $auto$rtlil.cc:2817:Anyseq$6292
  wire $auto$rtlil.cc:2817:Anyseq$6294
  wire $auto$rtlil.cc:2817:Anyseq$6296
  wire $auto$rtlil.cc:2817:Anyseq$6298
  wire $auto$rtlil.cc:2817:Anyseq$6300
  wire $auto$rtlil.cc:2817:Anyseq$6302
  wire $auto$rtlil.cc:2817:Anyseq$6304
  wire $auto$rtlil.cc:2817:Anyseq$6306
  wire $auto$rtlil.cc:2817:Anyseq$6308
  wire $auto$rtlil.cc:2817:Anyseq$6310
  wire $auto$rtlil.cc:2817:Anyseq$6312
  wire $auto$rtlil.cc:2817:Anyseq$6314
  wire $auto$rtlil.cc:2817:Anyseq$6316
  wire $auto$rtlil.cc:2817:Anyseq$6318
  wire $auto$rtlil.cc:2817:Anyseq$6320
  wire $auto$rtlil.cc:2817:Anyseq$6322
  wire $auto$rtlil.cc:2817:Anyseq$6324
  wire $auto$rtlil.cc:2817:Anyseq$6326
  wire $auto$rtlil.cc:2817:Anyseq$6328
  wire $auto$rtlil.cc:2817:Anyseq$6330
  wire $auto$rtlil.cc:2817:Anyseq$6332
  wire $auto$rtlil.cc:2817:Anyseq$6334
  wire $auto$rtlil.cc:2817:Anyseq$6336
  wire $auto$rtlil.cc:2817:Anyseq$6338
  wire $auto$rtlil.cc:2817:Anyseq$6340
  wire $auto$rtlil.cc:2817:Anyseq$6342
  wire $auto$rtlil.cc:2817:Anyseq$6344
  wire $auto$rtlil.cc:2817:Anyseq$6346
  wire $auto$rtlil.cc:2817:Anyseq$6348
  wire $auto$rtlil.cc:2817:Anyseq$6350
  wire $auto$rtlil.cc:2817:Anyseq$6352
  wire $auto$rtlil.cc:2817:Anyseq$6354
  wire $auto$rtlil.cc:2817:Anyseq$6356
  wire $auto$rtlil.cc:2817:Anyseq$6358
  wire $auto$rtlil.cc:2817:Anyseq$6360
  wire $auto$rtlil.cc:2817:Anyseq$6362
  wire $auto$rtlil.cc:2817:Anyseq$6364
  wire $auto$rtlil.cc:2817:Anyseq$6366
  wire $auto$rtlil.cc:2817:Anyseq$6368
  wire $auto$rtlil.cc:2817:Anyseq$6370
  wire $auto$rtlil.cc:2817:Anyseq$6372
  wire $auto$rtlil.cc:2817:Anyseq$6374
  wire $auto$rtlil.cc:2817:Anyseq$6376
  wire $auto$rtlil.cc:2817:Anyseq$6378
  wire $auto$rtlil.cc:2817:Anyseq$6380
  wire $auto$rtlil.cc:2817:Anyseq$6382
  wire $auto$rtlil.cc:2817:Anyseq$6384
  wire $auto$rtlil.cc:2817:Anyseq$6386
  wire $auto$rtlil.cc:2817:Anyseq$6388
  wire $auto$rtlil.cc:2817:Anyseq$6390
  wire $auto$rtlil.cc:2817:Anyseq$6392
  wire $auto$rtlil.cc:2817:Anyseq$6394
  wire $auto$rtlil.cc:2817:Anyseq$6396
  wire $auto$rtlil.cc:2817:Anyseq$6398
  wire $auto$rtlil.cc:2817:Anyseq$6400
  wire $auto$rtlil.cc:2817:Anyseq$6402
  wire $auto$rtlil.cc:2817:Anyseq$6404
  wire $auto$rtlil.cc:2817:Anyseq$6406
  wire $auto$rtlil.cc:2817:Anyseq$6408
  wire $auto$rtlil.cc:2817:Anyseq$6410
  wire $auto$rtlil.cc:2817:Anyseq$6412
  wire $auto$rtlil.cc:2817:Anyseq$6414
  wire $auto$rtlil.cc:2817:Anyseq$6416
  wire $auto$rtlil.cc:2817:Anyseq$6418
  wire $auto$rtlil.cc:2817:Anyseq$6420
  wire $auto$rtlil.cc:2817:Anyseq$6422
  wire $auto$rtlil.cc:2817:Anyseq$6424
  wire $auto$rtlil.cc:2817:Anyseq$6426
  wire $auto$rtlil.cc:2817:Anyseq$6428
  wire $auto$rtlil.cc:2817:Anyseq$6430
  wire $auto$rtlil.cc:2817:Anyseq$6432
  wire $auto$rtlil.cc:2817:Anyseq$6434
  wire $auto$rtlil.cc:2817:Anyseq$6436
  wire $auto$rtlil.cc:2817:Anyseq$6438
  wire $auto$rtlil.cc:2817:Anyseq$6440
  wire $auto$rtlil.cc:2817:Anyseq$6442
  wire $auto$rtlil.cc:2817:Anyseq$6444
  wire $auto$rtlil.cc:2817:Anyseq$6446
  wire $auto$rtlil.cc:2817:Anyseq$6448
  wire $auto$rtlil.cc:2817:Anyseq$6450
  wire $auto$rtlil.cc:2817:Anyseq$6452
  wire $auto$rtlil.cc:2817:Anyseq$6454
  wire $auto$rtlil.cc:2817:Anyseq$6456
  wire $auto$rtlil.cc:2817:Anyseq$6458
  wire $auto$rtlil.cc:2817:Anyseq$6460
  wire $auto$rtlil.cc:2817:Anyseq$6462
  wire $auto$rtlil.cc:2817:Anyseq$6464
  wire $auto$rtlil.cc:2817:Anyseq$6466
  wire $auto$rtlil.cc:2817:Anyseq$6468
  wire $auto$rtlil.cc:2817:Anyseq$6470
  wire $auto$rtlil.cc:2817:Anyseq$6472
  wire $auto$rtlil.cc:2817:Anyseq$6474
  wire $auto$rtlil.cc:2817:Anyseq$6476
  wire $auto$rtlil.cc:2817:Anyseq$6478
  wire $auto$rtlil.cc:2817:Anyseq$6480
  wire $auto$rtlil.cc:2817:Anyseq$6482
  wire $auto$rtlil.cc:2817:Anyseq$6484
  wire $auto$rtlil.cc:2817:Anyseq$6486
  wire $auto$rtlil.cc:2817:Anyseq$6488
  wire $auto$rtlil.cc:2817:Anyseq$6490
  wire $auto$rtlil.cc:2817:Anyseq$6492
  wire $auto$rtlil.cc:2817:Anyseq$6494
  wire $auto$rtlil.cc:2817:Anyseq$6496
  wire $auto$rtlil.cc:2817:Anyseq$6498
  wire $auto$rtlil.cc:2817:Anyseq$6500
  wire $auto$rtlil.cc:2817:Anyseq$6502
  wire $auto$rtlil.cc:2817:Anyseq$6504
  wire $auto$rtlil.cc:2817:Anyseq$6506
  wire $auto$rtlil.cc:2817:Anyseq$6508
  wire $auto$rtlil.cc:2817:Anyseq$6510
  wire $auto$rtlil.cc:2817:Anyseq$6512
  wire $auto$rtlil.cc:2817:Anyseq$6514
  wire $auto$rtlil.cc:2817:Anyseq$6516
  wire $auto$rtlil.cc:2817:Anyseq$6518
  wire $auto$rtlil.cc:2817:Anyseq$6520
  wire $auto$rtlil.cc:2817:Anyseq$6522
  wire $auto$rtlil.cc:2817:Anyseq$6524
  wire $auto$rtlil.cc:2817:Anyseq$6526
  wire $auto$rtlil.cc:2817:Anyseq$6528
  wire $auto$rtlil.cc:2817:Anyseq$6530
  wire $auto$rtlil.cc:2817:Anyseq$6532
  wire $auto$rtlil.cc:2817:Anyseq$6534
  wire $auto$rtlil.cc:2817:Anyseq$6536
  wire $auto$rtlil.cc:2817:Anyseq$6538
  wire $auto$rtlil.cc:2817:Anyseq$6540
  wire $auto$rtlil.cc:2817:Anyseq$6542
  wire $auto$rtlil.cc:2817:Anyseq$6544
  wire $auto$rtlil.cc:2817:Anyseq$6546
  wire $auto$rtlil.cc:2817:Anyseq$6548
  wire $auto$rtlil.cc:2817:Anyseq$6550
  wire $auto$rtlil.cc:2817:Anyseq$6552
  wire $auto$rtlil.cc:2817:Anyseq$6554
  wire $auto$rtlil.cc:2817:Anyseq$6556
  wire $auto$rtlil.cc:2817:Anyseq$6558
  wire $auto$rtlil.cc:2817:Anyseq$6560
  wire $auto$rtlil.cc:2817:Anyseq$6562
  wire $auto$rtlil.cc:2817:Anyseq$6564
  wire $auto$rtlil.cc:2817:Anyseq$6566
  wire $auto$rtlil.cc:2817:Anyseq$6568
  wire $auto$rtlil.cc:2817:Anyseq$6570
  wire $auto$rtlil.cc:2817:Anyseq$6572
  wire $auto$rtlil.cc:2817:Anyseq$6574
  wire $auto$rtlil.cc:2817:Anyseq$6576
  wire $auto$rtlil.cc:2817:Anyseq$6578
  wire $auto$rtlil.cc:2817:Anyseq$6580
  wire $auto$rtlil.cc:2817:Anyseq$6582
  wire $auto$rtlil.cc:2817:Anyseq$6584
  wire $auto$rtlil.cc:2817:Anyseq$6586
  wire $auto$rtlil.cc:2817:Anyseq$6588
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$5474
  attribute \src "hyperram.v:1010.97-1010.105"
  wire width 32 $auto$wreduce.cc:454:run$5475
  attribute \src "hyperram.v:1010.55-1010.81"
  wire width 32 $auto$wreduce.cc:454:run$5476
  attribute \src "hyperram.v:1010.55-1010.90"
  wire width 32 $auto$wreduce.cc:454:run$5477
  attribute \src "hyperram.v:1012.54-1012.81"
  wire width 32 $auto$wreduce.cc:454:run$5478
  attribute \src "hyperram.v:1012.54-1012.90"
  wire width 32 $auto$wreduce.cc:454:run$5479
  attribute \src "hyperram.v:1016.51-1016.62"
  wire width 32 $auto$wreduce.cc:454:run$5480
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$5481
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5483
  wire width 3 $auto$wreduce.cc:454:run$5484
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5485
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5486
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5487
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5488
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5489
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5490
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5491
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5492
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5493
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$5494
  attribute \src "hyperram.v:1000.31-1000.52"
  wire $eq$hyperram.v:1000$2472_Y
  attribute \src "hyperram.v:1002.24-1002.51"
  wire $eq$hyperram.v:1002$2477_Y
  attribute \src "hyperram.v:1002.57-1002.76"
  wire $eq$hyperram.v:1002$2479_Y
  attribute \src "hyperram.v:1003.30-1003.46"
  wire $eq$hyperram.v:1003$2481_Y
  attribute \src "hyperram.v:1005.24-1005.50"
  wire $eq$hyperram.v:1005$2486_Y
  attribute \src "hyperram.v:1005.56-1005.78"
  wire $eq$hyperram.v:1005$2488_Y
  attribute \src "hyperram.v:1006.35-1006.51"
  wire $eq$hyperram.v:1006$2490_Y
  attribute \src "hyperram.v:1008.56-1008.80"
  wire $eq$hyperram.v:1008$2497_Y
  attribute \src "hyperram.v:1010.40-1010.105"
  wire $eq$hyperram.v:1010$2505_Y
  attribute \src "hyperram.v:1012.39-1012.105"
  wire $eq$hyperram.v:1012$2512_Y
  attribute \src "hyperram.v:1015.24-1015.55"
  wire $eq$hyperram.v:1015$2517_Y
  attribute \src "hyperram.v:1015.61-1015.82"
  wire $eq$hyperram.v:1015$2519_Y
  attribute \src "hyperram.v:1016.36-1016.66"
  wire $eq$hyperram.v:1016$2523_Y
  attribute \src "hyperram.v:1018.38-1018.53"
  wire $eq$hyperram.v:1018$2524_Y
  attribute \src "hyperram.v:1020.38-1020.53"
  wire $eq$hyperram.v:1020$2525_Y
  attribute \src "hyperram.v:1024.36-1024.52"
  wire $eq$hyperram.v:1024$2534_Y
  attribute \src "hyperram.v:1026.25-1026.54"
  wire $eq$hyperram.v:1026$2539_Y
  attribute \src "hyperram.v:1026.60-1026.88"
  wire $eq$hyperram.v:1026$2540_Y
  attribute \src "hyperram.v:1026.95-1026.116"
  wire $eq$hyperram.v:1026$2543_Y
  attribute \src "hyperram.v:1027.32-1027.54"
  wire $eq$hyperram.v:1027$2545_Y
  attribute \src "hyperram.v:1029.24-1029.52"
  wire $eq$hyperram.v:1029$2550_Y
  attribute \src "hyperram.v:1029.58-1029.79"
  wire $eq$hyperram.v:1029$2552_Y
  attribute \src "hyperram.v:1030.32-1030.53"
  wire $eq$hyperram.v:1030$2554_Y
  attribute \src "hyperram.v:1038.24-1038.52"
  wire $eq$hyperram.v:1038$2562_Y
  attribute \src "hyperram.v:1056.9-1056.32"
  wire $eq$hyperram.v:1056$2587_Y
  attribute \src "hyperram.v:1072.30-1072.42"
  wire $eq$hyperram.v:1072$2594_Y
  attribute \src "hyperram.v:1084.16-1084.41"
  wire $eq$hyperram.v:1084$2600_Y
  attribute \src "hyperram.v:1085.16-1085.41"
  wire $eq$hyperram.v:1085$2601_Y
  attribute \src "hyperram.v:1086.16-1086.41"
  wire $eq$hyperram.v:1086$2602_Y
  attribute \src "hyperram.v:1087.16-1087.41"
  wire $eq$hyperram.v:1087$2603_Y
  attribute \src "hyperram.v:1095.29-1095.53"
  wire $eq$hyperram.v:1095$2617_Y
  attribute \src "hyperram.v:1096.26-1096.47"
  wire $eq$hyperram.v:1096$2618_Y
  attribute \src "hyperram.v:1097.29-1097.60"
  wire $eq$hyperram.v:1097$2619_Y
  attribute \src "hyperram.v:1098.28-1098.53"
  wire $eq$hyperram.v:1098$2621_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$1337_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$1338_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$1361_Y
  attribute \src "hyperram.v:726.13-726.25"
  wire $eq$hyperram.v:726$2174_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$2329_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$2339_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$2340_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$2341_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$2343_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$2346_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$2347_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$2348_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$2349_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$2359_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$2363_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$2374_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$2384_Y
  attribute \src "hyperram.v:986.24-986.46"
  wire $eq$hyperram.v:986$2437_Y
  attribute \src "hyperram.v:996.24-996.57"
  wire $eq$hyperram.v:996$2458_Y
  attribute \src "hyperram.v:997.27-997.64"
  wire $eq$hyperram.v:997$2463_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1000$1262_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1000$1262_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1003$1263_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1003$1263_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1006$1264_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1006$1264_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1010$1265_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1010$1265_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1012$1266_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1012$1266_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1016$1267_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1016$1267_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$1268_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$1268_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1020$1269_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1020$1269_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$1270_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$1270_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1027$1271_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1027$1271_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$1272_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$1272_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1273_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1274_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1274_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1275_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1275_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1045$1276_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1045$1276_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1048$1277_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1048$1277_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1278_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1279_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1279_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1059$1280_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1059$1280_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1072$1282_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1072$1282_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$1283_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$1283_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$1284_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$1284_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$1285_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$1285_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$1286_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$1286_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1095$1287_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1095$1287_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1096$1288_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1097$1289_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1098$1290_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1192_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1192_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1193_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1193_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1222_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1222_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$1223_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1224_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1225_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1225_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1226_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$1227_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1228_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1228_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1229_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1229_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1230_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1230_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1231_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1231_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1232_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$1233_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1234_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1234_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1235_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1235_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1236_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1236_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1237_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1237_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1238_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1238_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1239_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1239_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1240_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1240_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1241_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1241_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1242_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1242_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1243_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1243_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1244_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1244_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$1245_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$1246_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1247_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1248_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1248_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1249_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1249_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1250_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1250_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1251_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1251_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1252_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1252_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1253_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1253_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:972$1254_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:972$1254_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1255_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1255_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:978$1256_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:978$1256_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:981$1257_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:981$1257_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:984$1258_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:984$1258_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$1259_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$1259_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:990$1260_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:990$1260_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$1261_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$1261_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$1322_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$1325_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$2332_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$2333_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$2342_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$2345_Y
  attribute \src "hyperram.v:1002.7-1002.12"
  wire $logic_and$hyperram.v:1002$2476_Y
  attribute \src "hyperram.v:1002.7-1002.52"
  wire $logic_and$hyperram.v:1002$2478_Y
  attribute \src "hyperram.v:1002.7-1002.77"
  wire $logic_and$hyperram.v:1002$2480_Y
  attribute \src "hyperram.v:1005.7-1005.51"
  wire $logic_and$hyperram.v:1005$2487_Y
  attribute \src "hyperram.v:1005.7-1005.79"
  wire $logic_and$hyperram.v:1005$2489_Y
  attribute \src "hyperram.v:1008.7-1008.81"
  wire $logic_and$hyperram.v:1008$2498_Y
  attribute \src "hyperram.v:1015.7-1015.12"
  wire $logic_and$hyperram.v:1015$2516_Y
  attribute \src "hyperram.v:1015.7-1015.56"
  wire $logic_and$hyperram.v:1015$2518_Y
  attribute \src "hyperram.v:1015.7-1015.83"
  wire $logic_and$hyperram.v:1015$2520_Y
  attribute \src "hyperram.v:1023.7-1023.56"
  wire $logic_and$hyperram.v:1023$2531_Y
  attribute \src "hyperram.v:1023.7-1023.84"
  wire $logic_and$hyperram.v:1023$2533_Y
  attribute \src "hyperram.v:1026.7-1026.90"
  wire $logic_and$hyperram.v:1026$2542_Y
  attribute \src "hyperram.v:1026.7-1026.117"
  wire $logic_and$hyperram.v:1026$2544_Y
  attribute \src "hyperram.v:1029.7-1029.53"
  wire $logic_and$hyperram.v:1029$2551_Y
  attribute \src "hyperram.v:1029.7-1029.80"
  wire $logic_and$hyperram.v:1029$2553_Y
  attribute \src "hyperram.v:1035.6-1035.28"
  wire $logic_and$hyperram.v:1035$2556_Y
  attribute \src "hyperram.v:1038.7-1038.53"
  wire $logic_and$hyperram.v:1038$2563_Y
  attribute \src "hyperram.v:1038.7-1038.96"
  wire $logic_and$hyperram.v:1038$2566_Y
  attribute \src "hyperram.v:1041.7-1041.64"
  wire $logic_and$hyperram.v:1041$2570_Y
  attribute \src "hyperram.v:1044.7-1044.47"
  wire $logic_and$hyperram.v:1044$2573_Y
  attribute \src "hyperram.v:1044.7-1044.81"
  wire $logic_and$hyperram.v:1044$2575_Y
  attribute \src "hyperram.v:1044.7-1044.104"
  wire $logic_and$hyperram.v:1044$2577_Y
  attribute \src "hyperram.v:1044.7-1044.122"
  wire $logic_and$hyperram.v:1044$2578_Y
  attribute \src "hyperram.v:1055.7-1055.64"
  wire $logic_and$hyperram.v:1055$2586_Y
  attribute \src "hyperram.v:1056.8-1056.61"
  wire $logic_and$hyperram.v:1056$2589_Y
  attribute \src "hyperram.v:1078.7-1078.62"
  wire $logic_and$hyperram.v:1078$2597_Y
  attribute \src "hyperram.v:1078.7-1078.99"
  wire $logic_and$hyperram.v:1078$2599_Y
  attribute \src "hyperram.v:1093.6-1093.35"
  wire $logic_and$hyperram.v:1093$2605_Y
  attribute \src "hyperram.v:1093.6-1093.45"
  wire $logic_and$hyperram.v:1093$2607_Y
  attribute \src "hyperram.v:1094.7-1094.75"
  wire $logic_and$hyperram.v:1094$2614_Y
  attribute \src "hyperram.v:1094.7-1094.86"
  wire $logic_and$hyperram.v:1094$2616_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$1314_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$1321_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$1342_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$1349_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$1351_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$1354_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$1363_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$1364_Y
  attribute \src "hyperram.v:335.21-335.62"
  wire $logic_and$hyperram.v:335$1376_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$1782_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$1786_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$2338_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$2385_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$2400_Y
  attribute \src "hyperram.v:983.7-983.48"
  wire $logic_and$hyperram.v:983$2429_Y
  attribute \src "hyperram.v:983.7-983.82"
  wire $logic_and$hyperram.v:983$2431_Y
  attribute \src "hyperram.v:986.7-986.47"
  wire $logic_and$hyperram.v:986$2438_Y
  attribute \src "hyperram.v:986.7-986.81"
  wire $logic_and$hyperram.v:986$2440_Y
  attribute \src "hyperram.v:989.7-989.82"
  wire $logic_and$hyperram.v:989$2449_Y
  attribute \src "hyperram.v:989.7-989.99"
  wire $logic_and$hyperram.v:989$2450_Y
  attribute \src "hyperram.v:996.7-996.58"
  wire $logic_and$hyperram.v:996$2459_Y
  attribute \src "hyperram.v:996.7-996.85"
  wire $logic_and$hyperram.v:996$2461_Y
  attribute \src "hyperram.v:999.7-999.79"
  wire $logic_and$hyperram.v:999$2471_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1781_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1784_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1790_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$2425_Y
  attribute \src "hyperram.v:1035.22-1035.28"
  wire $logic_not$hyperram.v:1035$2555_Y
  attribute \src "hyperram.v:1038.80-1038.95"
  wire $logic_not$hyperram.v:1038$2564_Y
  attribute \src "hyperram.v:1044.7-1044.20"
  wire $logic_not$hyperram.v:1044$2571_Y
  attribute \src "hyperram.v:1044.85-1044.104"
  wire $logic_not$hyperram.v:1044$2576_Y
  attribute \src "hyperram.v:1059.33-1059.48"
  wire $logic_not$hyperram.v:1059$2590_Y
  attribute \src "hyperram.v:1094.79-1094.86"
  wire $logic_not$hyperram.v:1094$2615_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$1317_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$1355_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$1362_Y
  attribute \src "hyperram.v:335.50-335.61"
  wire $logic_not$hyperram.v:335$1375_Y
  attribute \src "hyperram.v:889.26-889.36"
  wire $logic_not$hyperram.v:889$2355_Y
  attribute \src "hyperram.v:923.28-923.40"
  wire $logic_not$hyperram.v:923$2369_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$2375_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$2380_Y
  attribute \src "hyperram.v:1026.24-1026.89"
  wire $logic_or$hyperram.v:1026$2541_Y
  attribute \src "hyperram.v:1038.58-1038.95"
  wire $logic_or$hyperram.v:1038$2565_Y
  attribute \src "hyperram.v:1078.35-1078.61"
  wire $logic_or$hyperram.v:1078$2596_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$1320_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$1339_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$1365_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$1787_Y
  attribute \src "hyperram.v:888.7-888.56"
  wire $logic_or$hyperram.v:888$2354_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$2392_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$2396_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$2401_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$2403_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$2407_Y
  attribute \src "hyperram.v:972.34-972.87"
  wire $logic_or$hyperram.v:972$2411_Y
  attribute \src "hyperram.v:974.35-974.89"
  wire $logic_or$hyperram.v:974$2415_Y
  attribute \src "hyperram.v:978.32-978.82"
  wire $logic_or$hyperram.v:978$2419_Y
  attribute \src "hyperram.v:981.32-981.82"
  wire $logic_or$hyperram.v:981$2423_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$1353_Y
  attribute \src "hyperram.v:1036.20-1036.37"
  wire $ne$hyperram.v:1036$2557_Y
  attribute \src "hyperram.v:1047.7-1047.28"
  wire $ne$hyperram.v:1047$2579_Y
  attribute \src "hyperram.v:1056.38-1056.60"
  wire $ne$hyperram.v:1056$2588_Y
  attribute \src "hyperram.v:1078.67-1078.98"
  wire $ne$hyperram.v:1078$2598_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$1341_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$1348_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$1350_Y
  attribute \src "hyperram.v:333.23-333.45"
  wire $ne$hyperram.v:333$1372_Y
  attribute \src "hyperram.v:338.21-338.40"
  wire $ne$hyperram.v:338$1381_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$1792_Y
  attribute \src "hyperram.v:983.53-983.81"
  wire $ne$hyperram.v:983$2430_Y
  attribute \src "hyperram.v:984.30-984.63"
  wire $ne$hyperram.v:984$2432_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$1308_Y
  attribute \src "hyperram.v:1098.39-1098.53"
  wire $not$hyperram.v:1098$2620_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$1315_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$2328_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$2383_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1038$1163$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1038$1164$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1071$1173$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1078$1174$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1084$1176$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1095$1184$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1096$1185$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1097$1186$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1098$1187$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$1112$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$1113$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$1114$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$1115$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$1117$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$1119$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$1120$0
  wire $procmux$3140_Y
  wire $procmux$3144_Y
  wire $procmux$3276_Y
  wire $procmux$3280_Y
  wire $procmux$3288_Y
  wire $procmux$3296_Y
  wire $procmux$3301_Y
  wire $procmux$3303_Y
  wire $procmux$3308_Y
  wire $procmux$3310_Y
  wire $procmux$3315_Y
  wire $procmux$3317_Y
  wire $procmux$3322_Y
  wire $procmux$3324_Y
  wire $procmux$3329_Y
  wire $procmux$3331_Y
  wire $procmux$3336_Y
  wire $procmux$3338_Y
  wire $procmux$3343_Y
  wire $procmux$3345_Y
  wire $procmux$3350_Y
  wire $procmux$3352_Y
  wire $procmux$3360_Y
  wire $procmux$3368_Y
  wire $procmux$3373_Y
  wire $procmux$3378_Y
  wire $procmux$3383_Y
  wire $procmux$3388_Y
  wire $procmux$3392_Y
  wire $procmux$3396_Y
  wire $procmux$3400_Y
  wire $procmux$3404_Y
  wire $procmux$3409_Y
  wire $procmux$3414_Y
  wire $procmux$3419_Y
  wire $procmux$3424_Y
  wire $procmux$3429_Y
  wire $procmux$3431_Y
  wire $procmux$3436_Y
  wire $procmux$3438_Y
  wire $procmux$3443_Y
  wire $procmux$3445_Y
  wire $procmux$3450_Y
  wire $procmux$3452_Y
  wire $procmux$3468_Y
  wire $procmux$3472_Y
  wire $procmux$3480_Y
  wire $procmux$3488_Y
  wire $procmux$3496_Y
  wire $procmux$3500_Y
  wire $procmux$3502_Y
  wire $procmux$3506_Y
  wire $procmux$3508_Y
  wire $procmux$3516_Y
  wire $procmux$3520_Y
  wire $procmux$3524_Y
  wire $procmux$3528_Y
  wire $procmux$3532_Y
  wire $procmux$3536_Y
  wire $procmux$3540_Y
  wire $procmux$3544_Y
  wire $procmux$3551_Y
  wire $procmux$3556_Y
  wire $procmux$3558_Y
  wire $procmux$3565_Y
  wire $procmux$3567_Y
  wire $procmux$3571_Y
  wire $procmux$3574_Y
  wire $procmux$3576_Y
  wire $procmux$3580_Y
  wire $procmux$3584_Y
  wire $procmux$3588_Y
  wire $procmux$3592_Y
  wire $procmux$3596_Y
  wire $procmux$3600_Y
  wire $procmux$3604_Y
  wire $procmux$3608_Y
  wire $procmux$3612_Y
  wire $procmux$3616_Y
  wire $procmux$3620_Y
  wire $procmux$3624_Y
  wire $procmux$3628_Y
  wire $procmux$3632_Y
  wire $procmux$3636_Y
  wire $procmux$3640_Y
  wire $procmux$3644_Y
  wire $procmux$3648_Y
  wire $procmux$3653_Y
  wire $procmux$3655_Y
  wire $procmux$3660_Y
  wire $procmux$3662_Y
  wire $procmux$3667_Y
  wire $procmux$3669_Y
  wire $procmux$3674_Y
  wire $procmux$3676_Y
  wire $procmux$3680_Y
  wire $procmux$3684_Y
  wire $procmux$3691_Y
  wire $procmux$3696_Y
  wire $procmux$3698_Y
  wire $procmux$3705_Y
  wire $procmux$3710_Y
  wire $procmux$3712_Y
  wire $procmux$3716_Y
  wire $procmux$3720_Y
  wire $procmux$3724_Y
  wire $procmux$3728_Y
  wire $procmux$3732_Y
  wire $procmux$3736_Y
  wire $procmux$3744_Y
  wire $procmux$3748_Y
  wire $procmux$3752_Y
  wire $procmux$3756_Y
  wire $procmux$3760_Y
  wire $procmux$3764_Y
  wire $procmux$3768_Y
  wire $procmux$3772_Y
  wire $procmux$3781_Y
  wire $procmux$3783_Y
  wire $procmux$3788_Y
  wire $procmux$3790_Y
  wire $procmux$3795_Y
  wire $procmux$3797_Y
  wire $procmux$3802_Y
  wire $procmux$3804_Y
  wire $procmux$3812_Y
  wire $procmux$3816_Y
  wire $procmux$3823_Y
  wire $procmux$3824_CMP
  wire $procmux$3825_Y
  wire $procmux$3832_Y
  wire $procmux$3834_Y
  wire $procmux$3840_Y
  wire $procmux$3842_Y
  wire $procmux$3848_Y
  wire $procmux$3850_Y
  wire $procmux$3855_Y
  wire $procmux$3856_CMP
  wire $procmux$3857_Y
  wire $procmux$3862_Y
  wire $procmux$3864_Y
  wire $procmux$3868_Y
  wire $procmux$3870_Y
  wire $procmux$3874_Y
  wire $procmux$3876_Y
  wire $procmux$3880_Y
  wire $procmux$3884_Y
  wire $procmux$3892_Y
  wire $procmux$3900_Y
  wire $procmux$3908_Y
  wire width 8 $procmux$3914_Y
  wire width 8 $procmux$3922_Y
  wire $procmux$3927_CMP
  wire width 8 $procmux$3931_Y
  wire width 8 $procmux$3933_Y
  wire width 8 $procmux$3935_Y
  wire width 8 $procmux$3941_Y
  wire width 8 $procmux$3943_Y
  wire width 8 $procmux$3945_Y
  wire width 8 $procmux$3953_Y
  wire width 8 $procmux$3955_Y
  wire width 8 $procmux$3957_Y
  wire width 8 $procmux$3966_Y
  wire width 8 $procmux$3968_Y
  wire width 8 $procmux$3970_Y
  wire width 3 $procmux$3979_Y
  wire width 3 $procmux$3981_Y
  wire width 3 $procmux$3983_Y
  wire width 3 $procmux$3986_Y
  wire width 3 $procmux$3988_Y
  wire $procmux$3995_Y
  wire $procmux$3997_Y
  wire $procmux$4003_Y
  wire width 13 $procmux$4014_Y
  wire width 13 $procmux$4016_Y
  wire width 3 $procmux$4027_Y
  wire width 3 $procmux$4029_Y
  wire width 29 $procmux$4040_Y
  wire width 29 $procmux$4042_Y
  wire $procmux$4053_Y
  wire $procmux$4055_Y
  wire $procmux$4066_Y
  wire $procmux$4068_Y
  wire $procmux$4079_Y
  wire $procmux$4081_Y
  wire width 6 $procmux$4087_Y
  wire $procmux$4088_CMP
  wire width 6 $procmux$4089_Y
  wire width 6 $procmux$4091_Y
  wire width 6 $procmux$4094_Y
  wire width 6 $procmux$4098_Y
  wire width 6 $procmux$4102_Y
  wire width 6 $procmux$4105_Y
  wire width 6 $procmux$4109_Y
  wire width 6 $procmux$4112_Y
  wire width 6 $procmux$4115_Y
  wire width 6 $procmux$4119_Y
  wire width 6 $procmux$4124_Y
  wire width 3 $procmux$4131_Y
  wire width 3 $procmux$4133_Y
  wire width 3 $procmux$4136_Y
  wire width 3 $procmux$4140_Y
  wire width 3 $procmux$4147_Y
  wire width 3 $procmux$4151_Y
  wire width 3 $procmux$4154_Y
  wire width 3 $procmux$4157_Y
  wire width 3 $procmux$4161_Y
  wire width 3 $procmux$4164_Y
  wire $procmux$4172_Y
  wire $procmux$4174_Y
  wire $procmux$4176_Y
  wire $procmux$4183_Y
  wire $procmux$4185_Y
  wire $procmux$4187_Y
  wire width 4 $procmux$4199_Y
  wire width 4 $procmux$4201_Y
  wire width 32 $procmux$4215_Y
  wire width 32 $procmux$4217_Y
  wire $procmux$4228_Y
  wire $procmux$4230_Y
  wire $procmux$4241_Y
  wire $procmux$4243_Y
  wire width 5 $procmux$4254_Y
  wire width 5 $procmux$4256_Y
  wire width 4 $procmux$4267_Y
  wire width 4 $procmux$4269_Y
  wire width 4 $procmux$4280_Y
  wire width 4 $procmux$4282_Y
  wire width 4 $procmux$4293_Y
  wire width 4 $procmux$4295_Y
  wire width 4 $procmux$4306_Y
  wire width 4 $procmux$4308_Y
  wire width 6 $procmux$4314_Y
  wire width 6 $procmux$4318_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$1316_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$2358_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$2362_Y
  attribute \src "hyperram.v:1010.55-1010.94"
  wire width 32 $sub$hyperram.v:1010$2502_Y
  attribute \src "hyperram.v:1010.55-1010.105"
  wire width 32 $sub$hyperram.v:1010$2504_Y
  attribute \src "hyperram.v:1012.54-1012.94"
  wire width 32 $sub$hyperram.v:1012$2509_Y
  attribute \src "hyperram.v:1012.54-1012.105"
  wire width 32 $sub$hyperram.v:1012$2511_Y
  attribute \src "hyperram.v:1016.51-1016.66"
  wire width 32 $sub$hyperram.v:1016$2522_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$1367_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$1293_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$1360_Y
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:89$1294_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1010.60-1010.80"
  cell $add $add$hyperram.v:1010$2499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1010$2499_Y
  end
  attribute \src "hyperram.v:1012.59-1012.80"
  cell $add $add$hyperram.v:1012$2506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1012$2506_Y
  end
  attribute \src "hyperram.v:997.49-997.64"
  cell $add $add$hyperram.v:997$2462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:997$2462_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$1308_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1084.7-1084.43"
  cell $assert $assert$hyperram.v:1084$2633
    connect \A $formal$hyperram.v:1084$1283_CHECK
    connect \EN $formal$hyperram.v:1084$1283_EN
  end
  attribute \src "hyperram.v:1085.7-1085.43"
  cell $assert $assert$hyperram.v:1085$2634
    connect \A $formal$hyperram.v:1085$1284_CHECK
    connect \EN $formal$hyperram.v:1085$1284_EN
  end
  attribute \src "hyperram.v:1086.7-1086.43"
  cell $assert $assert$hyperram.v:1086$2635
    connect \A $formal$hyperram.v:1086$1285_CHECK
    connect \EN $formal$hyperram.v:1086$1285_EN
  end
  attribute \src "hyperram.v:1087.7-1087.43"
  cell $assert $assert$hyperram.v:1087$2636
    connect \A $formal$hyperram.v:1087$1286_CHECK
    connect \EN $formal$hyperram.v:1087$1286_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$2628
    connect \A $formal$hyperram.v:854$1222_CHECK
    connect \EN $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$2629
    connect \A $formal$hyperram.v:879$1232_CHECK
    connect \EN $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$2630
    connect \A $formal$hyperram.v:881$1233_CHECK
    connect \EN $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$2631
    connect \A $formal$hyperram.v:893$1236_CHECK
    connect \EN $formal$hyperram.v:893$1236_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$2632
    connect \A $formal$hyperram.v:907$1237_CHECK
    connect \EN $formal$hyperram.v:907$1237_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$2624
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$1188_EN[0:0]$2640
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$2625
    connect \A $0$formal$hyperram.v:393$1190_CHECK[0:0]$2642
    connect \EN $0$formal$hyperram.v:392$1188_EN[0:0]$2640
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$2626
    connect \A $formal$hyperram.v:402$1192_CHECK
    connect \EN $formal$hyperram.v:402$1192_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$2627
    connect \A $formal$hyperram.v:405$1193_CHECK
    connect \EN $formal$hyperram.v:405$1193_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6026
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6025
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6036
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6035
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6046
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6045
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6056
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6055
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6066
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6065
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6076
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6075
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6086
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6085
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6096
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6095
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6106
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6105
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6116
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6115
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6126
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6125
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6136
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6135
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6146
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6145
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6156
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6155
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6166
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6165
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6176
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6175
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6186
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6185
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6196
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6195
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6206
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6205
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6216
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6215
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6028
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6027
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6078
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6077
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$6027 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$6030
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$6077 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$6080
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6032
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6031
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6042
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6041
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6052
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6051
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6062
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6061
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6072
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6071
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6082
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6081
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6092
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6091
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6102
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6101
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6112
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6111
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6122
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6121
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6132
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6131
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6142
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6141
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6152
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6151
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6162
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6161
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6172
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6171
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6182
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6181
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6192
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6191
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6202
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6201
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6212
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6211
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6222
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6221
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6033
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6025
    connect \B $auto$clk2fflogic.cc:192:execute$6031
    connect \S $auto$rtlil.cc:2167:Eqx$6030
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6043
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6035
    connect \B $auto$clk2fflogic.cc:192:execute$6041
    connect \S $auto$rtlil.cc:2167:Eqx$6030
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6053
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$6045
    connect \B $auto$clk2fflogic.cc:192:execute$6051
    connect \S $auto$rtlil.cc:2167:Eqx$6030
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6063
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6055
    connect \B $auto$clk2fflogic.cc:192:execute$6061
    connect \S $auto$rtlil.cc:2167:Eqx$6030
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6073
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$6065
    connect \B $auto$clk2fflogic.cc:192:execute$6071
    connect \S $auto$rtlil.cc:2167:Eqx$6030
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6083
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6075
    connect \B $auto$clk2fflogic.cc:192:execute$6081
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6093
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6085
    connect \B $auto$clk2fflogic.cc:192:execute$6091
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6103
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6095
    connect \B $auto$clk2fflogic.cc:192:execute$6101
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6113
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6105
    connect \B $auto$clk2fflogic.cc:192:execute$6111
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6123
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$6115
    connect \B $auto$clk2fflogic.cc:192:execute$6121
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6133
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6125
    connect \B $auto$clk2fflogic.cc:192:execute$6131
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6143
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6135
    connect \B $auto$clk2fflogic.cc:192:execute$6141
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6153
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$6145
    connect \B $auto$clk2fflogic.cc:192:execute$6151
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6163
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$6155
    connect \B $auto$clk2fflogic.cc:192:execute$6161
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6173
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$6165
    connect \B $auto$clk2fflogic.cc:192:execute$6171
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6183
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6175
    connect \B $auto$clk2fflogic.cc:192:execute$6181
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6193
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6185
    connect \B $auto$clk2fflogic.cc:192:execute$6191
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6203
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B $auto$clk2fflogic.cc:192:execute$6201
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6213
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6205
    connect \B $auto$clk2fflogic.cc:192:execute$6211
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6223
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$6215
    connect \B $auto$clk2fflogic.cc:192:execute$6221
    connect \S $auto$rtlil.cc:2167:Eqx$6080
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$6287
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6288
  end
  cell $anyseq $auto$setundef.cc:501:execute$6289
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6290
  end
  cell $anyseq $auto$setundef.cc:501:execute$6291
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6292
  end
  cell $anyseq $auto$setundef.cc:501:execute$6293
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6294
  end
  cell $anyseq $auto$setundef.cc:501:execute$6295
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6296
  end
  cell $anyseq $auto$setundef.cc:501:execute$6297
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6298
  end
  cell $anyseq $auto$setundef.cc:501:execute$6299
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6300
  end
  cell $anyseq $auto$setundef.cc:501:execute$6301
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6302
  end
  cell $anyseq $auto$setundef.cc:501:execute$6303
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6304
  end
  cell $anyseq $auto$setundef.cc:501:execute$6305
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6306
  end
  cell $anyseq $auto$setundef.cc:501:execute$6307
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6308
  end
  cell $anyseq $auto$setundef.cc:501:execute$6309
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6310
  end
  cell $anyseq $auto$setundef.cc:501:execute$6311
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6312
  end
  cell $anyseq $auto$setundef.cc:501:execute$6313
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6314
  end
  cell $anyseq $auto$setundef.cc:501:execute$6315
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6316
  end
  cell $anyseq $auto$setundef.cc:501:execute$6317
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6318
  end
  cell $anyseq $auto$setundef.cc:501:execute$6319
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6320
  end
  cell $anyseq $auto$setundef.cc:501:execute$6321
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6322
  end
  cell $anyseq $auto$setundef.cc:501:execute$6323
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6324
  end
  cell $anyseq $auto$setundef.cc:501:execute$6325
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6326
  end
  cell $anyseq $auto$setundef.cc:501:execute$6327
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6328
  end
  cell $anyseq $auto$setundef.cc:501:execute$6329
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6330
  end
  cell $anyseq $auto$setundef.cc:501:execute$6331
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6332
  end
  cell $anyseq $auto$setundef.cc:501:execute$6333
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6334
  end
  cell $anyseq $auto$setundef.cc:501:execute$6335
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6336
  end
  cell $anyseq $auto$setundef.cc:501:execute$6337
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6338
  end
  cell $anyseq $auto$setundef.cc:501:execute$6339
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6340
  end
  cell $anyseq $auto$setundef.cc:501:execute$6341
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6342
  end
  cell $anyseq $auto$setundef.cc:501:execute$6343
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6344
  end
  cell $anyseq $auto$setundef.cc:501:execute$6345
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6346
  end
  cell $anyseq $auto$setundef.cc:501:execute$6347
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6348
  end
  cell $anyseq $auto$setundef.cc:501:execute$6349
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6350
  end
  cell $anyseq $auto$setundef.cc:501:execute$6351
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6352
  end
  cell $anyseq $auto$setundef.cc:501:execute$6353
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6354
  end
  cell $anyseq $auto$setundef.cc:501:execute$6355
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6356
  end
  cell $anyseq $auto$setundef.cc:501:execute$6357
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6358
  end
  cell $anyseq $auto$setundef.cc:501:execute$6359
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6360
  end
  cell $anyseq $auto$setundef.cc:501:execute$6361
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6362
  end
  cell $anyseq $auto$setundef.cc:501:execute$6363
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6364
  end
  cell $anyseq $auto$setundef.cc:501:execute$6365
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6366
  end
  cell $anyseq $auto$setundef.cc:501:execute$6367
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6368
  end
  cell $anyseq $auto$setundef.cc:501:execute$6369
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6370
  end
  cell $anyseq $auto$setundef.cc:501:execute$6371
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6372
  end
  cell $anyseq $auto$setundef.cc:501:execute$6373
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6374
  end
  cell $anyseq $auto$setundef.cc:501:execute$6375
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6376
  end
  cell $anyseq $auto$setundef.cc:501:execute$6377
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6378
  end
  cell $anyseq $auto$setundef.cc:501:execute$6379
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6380
  end
  cell $anyseq $auto$setundef.cc:501:execute$6381
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6382
  end
  cell $anyseq $auto$setundef.cc:501:execute$6383
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6384
  end
  cell $anyseq $auto$setundef.cc:501:execute$6385
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6386
  end
  cell $anyseq $auto$setundef.cc:501:execute$6387
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6388
  end
  cell $anyseq $auto$setundef.cc:501:execute$6389
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6390
  end
  cell $anyseq $auto$setundef.cc:501:execute$6391
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6392
  end
  cell $anyseq $auto$setundef.cc:501:execute$6393
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6394
  end
  cell $anyseq $auto$setundef.cc:501:execute$6395
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6396
  end
  cell $anyseq $auto$setundef.cc:501:execute$6397
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6398
  end
  cell $anyseq $auto$setundef.cc:501:execute$6399
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6400
  end
  cell $anyseq $auto$setundef.cc:501:execute$6401
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6402
  end
  cell $anyseq $auto$setundef.cc:501:execute$6403
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6404
  end
  cell $anyseq $auto$setundef.cc:501:execute$6405
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6406
  end
  cell $anyseq $auto$setundef.cc:501:execute$6407
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6408
  end
  cell $anyseq $auto$setundef.cc:501:execute$6409
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6410
  end
  cell $anyseq $auto$setundef.cc:501:execute$6411
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6412
  end
  cell $anyseq $auto$setundef.cc:501:execute$6413
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6414
  end
  cell $anyseq $auto$setundef.cc:501:execute$6415
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6416
  end
  cell $anyseq $auto$setundef.cc:501:execute$6417
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6418
  end
  cell $anyseq $auto$setundef.cc:501:execute$6419
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6420
  end
  cell $anyseq $auto$setundef.cc:501:execute$6421
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6422
  end
  cell $anyseq $auto$setundef.cc:501:execute$6423
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6424
  end
  cell $anyseq $auto$setundef.cc:501:execute$6425
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6426
  end
  cell $anyseq $auto$setundef.cc:501:execute$6427
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6428
  end
  cell $anyseq $auto$setundef.cc:501:execute$6429
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6430
  end
  cell $anyseq $auto$setundef.cc:501:execute$6431
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6432
  end
  cell $anyseq $auto$setundef.cc:501:execute$6433
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6434
  end
  cell $anyseq $auto$setundef.cc:501:execute$6435
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6436
  end
  cell $anyseq $auto$setundef.cc:501:execute$6437
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6438
  end
  cell $anyseq $auto$setundef.cc:501:execute$6439
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6440
  end
  cell $anyseq $auto$setundef.cc:501:execute$6441
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6442
  end
  cell $anyseq $auto$setundef.cc:501:execute$6443
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6444
  end
  cell $anyseq $auto$setundef.cc:501:execute$6445
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6446
  end
  cell $anyseq $auto$setundef.cc:501:execute$6447
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6448
  end
  cell $anyseq $auto$setundef.cc:501:execute$6449
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6450
  end
  cell $anyseq $auto$setundef.cc:501:execute$6451
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6452
  end
  cell $anyseq $auto$setundef.cc:501:execute$6453
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6454
  end
  cell $anyseq $auto$setundef.cc:501:execute$6455
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6456
  end
  cell $anyseq $auto$setundef.cc:501:execute$6457
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6458
  end
  cell $anyseq $auto$setundef.cc:501:execute$6459
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6460
  end
  cell $anyseq $auto$setundef.cc:501:execute$6461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6462
  end
  cell $anyseq $auto$setundef.cc:501:execute$6463
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6464
  end
  cell $anyseq $auto$setundef.cc:501:execute$6465
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6466
  end
  cell $anyseq $auto$setundef.cc:501:execute$6467
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6468
  end
  cell $anyseq $auto$setundef.cc:501:execute$6469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6470
  end
  cell $anyseq $auto$setundef.cc:501:execute$6471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6472
  end
  cell $anyseq $auto$setundef.cc:501:execute$6473
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6474
  end
  cell $anyseq $auto$setundef.cc:501:execute$6475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6476
  end
  cell $anyseq $auto$setundef.cc:501:execute$6477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6478
  end
  cell $anyseq $auto$setundef.cc:501:execute$6479
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6480
  end
  cell $anyseq $auto$setundef.cc:501:execute$6481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6482
  end
  cell $anyseq $auto$setundef.cc:501:execute$6483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6484
  end
  cell $anyseq $auto$setundef.cc:501:execute$6485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6486
  end
  cell $anyseq $auto$setundef.cc:501:execute$6487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6488
  end
  cell $anyseq $auto$setundef.cc:501:execute$6489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6490
  end
  cell $anyseq $auto$setundef.cc:501:execute$6491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6492
  end
  cell $anyseq $auto$setundef.cc:501:execute$6493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6494
  end
  cell $anyseq $auto$setundef.cc:501:execute$6495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6496
  end
  cell $anyseq $auto$setundef.cc:501:execute$6497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6498
  end
  cell $anyseq $auto$setundef.cc:501:execute$6499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6500
  end
  cell $anyseq $auto$setundef.cc:501:execute$6501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6502
  end
  cell $anyseq $auto$setundef.cc:501:execute$6503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6504
  end
  cell $anyseq $auto$setundef.cc:501:execute$6505
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6506
  end
  cell $anyseq $auto$setundef.cc:501:execute$6507
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6508
  end
  cell $anyseq $auto$setundef.cc:501:execute$6509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6510
  end
  cell $anyseq $auto$setundef.cc:501:execute$6511
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6512
  end
  cell $anyseq $auto$setundef.cc:501:execute$6513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6514
  end
  cell $anyseq $auto$setundef.cc:501:execute$6515
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6516
  end
  cell $anyseq $auto$setundef.cc:501:execute$6517
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6518
  end
  cell $anyseq $auto$setundef.cc:501:execute$6519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6520
  end
  cell $anyseq $auto$setundef.cc:501:execute$6521
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6522
  end
  cell $anyseq $auto$setundef.cc:501:execute$6523
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6524
  end
  cell $anyseq $auto$setundef.cc:501:execute$6525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6526
  end
  cell $anyseq $auto$setundef.cc:501:execute$6527
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6528
  end
  cell $anyseq $auto$setundef.cc:501:execute$6529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6530
  end
  cell $anyseq $auto$setundef.cc:501:execute$6531
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6532
  end
  cell $anyseq $auto$setundef.cc:501:execute$6533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6534
  end
  cell $anyseq $auto$setundef.cc:501:execute$6535
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6536
  end
  cell $anyseq $auto$setundef.cc:501:execute$6537
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6538
  end
  cell $anyseq $auto$setundef.cc:501:execute$6539
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6540
  end
  cell $anyseq $auto$setundef.cc:501:execute$6541
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6542
  end
  cell $anyseq $auto$setundef.cc:501:execute$6543
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6544
  end
  cell $anyseq $auto$setundef.cc:501:execute$6545
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6546
  end
  cell $anyseq $auto$setundef.cc:501:execute$6547
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6548
  end
  cell $anyseq $auto$setundef.cc:501:execute$6549
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6550
  end
  cell $anyseq $auto$setundef.cc:501:execute$6551
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6552
  end
  cell $anyseq $auto$setundef.cc:501:execute$6553
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6554
  end
  cell $anyseq $auto$setundef.cc:501:execute$6555
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6556
  end
  cell $anyseq $auto$setundef.cc:501:execute$6557
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6558
  end
  cell $anyseq $auto$setundef.cc:501:execute$6559
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6560
  end
  cell $anyseq $auto$setundef.cc:501:execute$6561
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6562
  end
  cell $anyseq $auto$setundef.cc:501:execute$6563
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6564
  end
  cell $anyseq $auto$setundef.cc:501:execute$6565
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6566
  end
  cell $anyseq $auto$setundef.cc:501:execute$6567
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6568
  end
  cell $anyseq $auto$setundef.cc:501:execute$6569
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6570
  end
  cell $anyseq $auto$setundef.cc:501:execute$6571
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6572
  end
  cell $anyseq $auto$setundef.cc:501:execute$6573
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6574
  end
  cell $anyseq $auto$setundef.cc:501:execute$6575
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6576
  end
  cell $anyseq $auto$setundef.cc:501:execute$6577
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6578
  end
  cell $anyseq $auto$setundef.cc:501:execute$6579
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6580
  end
  cell $anyseq $auto$setundef.cc:501:execute$6581
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6582
  end
  cell $anyseq $auto$setundef.cc:501:execute$6583
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6584
  end
  cell $anyseq $auto$setundef.cc:501:execute$6585
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6586
  end
  cell $anyseq $auto$setundef.cc:501:execute$6587
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6588
  end
  attribute \src "hyperram.v:1000.31-1000.52"
  cell $eq $eq$hyperram.v:1000$2472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:1000$2472_Y
  end
  attribute \src "hyperram.v:1002.24-1002.51"
  cell $eq $eq$hyperram.v:1002$2477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 1'1
    connect \Y $eq$hyperram.v:1002$2477_Y
  end
  attribute \src "hyperram.v:1002.57-1002.76"
  cell $eq $eq$hyperram.v:1002$2479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1002$2479_Y
  end
  attribute \src "hyperram.v:1003.30-1003.46"
  cell $eq $eq$hyperram.v:1003$2481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1003$2481_Y
  end
  attribute \src "hyperram.v:1005.24-1005.50"
  cell $eq $eq$hyperram.v:1005$2486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 2'10
    connect \Y $eq$hyperram.v:1005$2486_Y
  end
  attribute \src "hyperram.v:1005.56-1005.78"
  cell $eq $eq$hyperram.v:1005$2488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1005$2488_Y
  end
  attribute \src "hyperram.v:1006.35-1006.51"
  cell $eq $eq$hyperram.v:1006$2490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1006$2490_Y
  end
  attribute \src "hyperram.v:1008.56-1008.80"
  cell $eq $eq$hyperram.v:1008$2497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1008$2497_Y
  end
  attribute \src "hyperram.v:1010.40-1010.105"
  cell $eq $eq$hyperram.v:1010$2505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1010$2504_Y
    connect \Y $eq$hyperram.v:1010$2505_Y
  end
  attribute \src "hyperram.v:1012.39-1012.105"
  cell $eq $eq$hyperram.v:1012$2512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1012$2511_Y
    connect \Y $eq$hyperram.v:1012$2512_Y
  end
  attribute \src "hyperram.v:1015.24-1015.55"
  cell $eq $eq$hyperram.v:1015$2517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 2'11
    connect \Y $eq$hyperram.v:1015$2517_Y
  end
  attribute \src "hyperram.v:1015.61-1015.82"
  cell $eq $eq$hyperram.v:1015$2519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1015$2519_Y
  end
  attribute \src "hyperram.v:1016.36-1016.66"
  cell $eq $eq$hyperram.v:1016$2523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [6:0] }
    connect \Y $eq$hyperram.v:1016$2523_Y
  end
  attribute \src "hyperram.v:1018.38-1018.53"
  cell $eq $eq$hyperram.v:1018$2524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1018$2524_Y
  end
  attribute \src "hyperram.v:1020.38-1020.53"
  cell $eq $eq$hyperram.v:1020$2525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1020$2525_Y
  end
  attribute \src "hyperram.v:1024.36-1024.52"
  cell $eq $eq$hyperram.v:1024$2534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1024$2534_Y
  end
  attribute \src "hyperram.v:1026.25-1026.54"
  cell $eq $eq$hyperram.v:1026$2539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 3'100
    connect \Y $eq$hyperram.v:1026$2539_Y
  end
  attribute \src "hyperram.v:1026.60-1026.88"
  cell $eq $eq$hyperram.v:1026$2540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 3'101
    connect \Y $eq$hyperram.v:1026$2540_Y
  end
  attribute \src "hyperram.v:1026.95-1026.116"
  cell $eq $eq$hyperram.v:1026$2543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1026$2543_Y
  end
  attribute \src "hyperram.v:1027.32-1027.54"
  cell $eq $eq$hyperram.v:1027$2545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1027$2545_Y
  end
  attribute \src "hyperram.v:1029.24-1029.52"
  cell $eq $eq$hyperram.v:1029$2550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B 3'110
    connect \Y $eq$hyperram.v:1029$2550_Y
  end
  attribute \src "hyperram.v:1029.58-1029.79"
  cell $logic_not $eq$hyperram.v:1029$2552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1029$2552_Y
  end
  attribute \src "hyperram.v:1030.32-1030.53"
  cell $eq $eq$hyperram.v:1030$2554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1030$2554_Y
  end
  attribute \src "hyperram.v:1038.24-1038.52"
  cell $logic_not $eq$hyperram.v:1038$2562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \Y $eq$hyperram.v:1038$2562_Y
  end
  attribute \src "hyperram.v:1056.9-1056.32"
  cell $logic_not $eq$hyperram.v:1056$2587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6215
    connect \Y $eq$hyperram.v:1056$2587_Y
  end
  attribute \src "hyperram.v:1071.13-1071.33"
  cell $eq $eq$hyperram.v:1071$2623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $0$past$hyperram.v:1071$1173$0[0:0]$1566
  end
  attribute \src "hyperram.v:1072.30-1072.42"
  cell $logic_not $eq$hyperram.v:1072$2594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \datar_r
    connect \Y $eq$hyperram.v:1072$2594_Y
  end
  attribute \src "hyperram.v:1084.16-1084.41"
  cell $eq $eq$hyperram.v:1084$2600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1084$1176$0
    connect \Y $eq$hyperram.v:1084$2600_Y
  end
  attribute \src "hyperram.v:1085.16-1085.41"
  cell $eq $eq$hyperram.v:1085$2601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1084$1176$0
    connect \Y $eq$hyperram.v:1085$2601_Y
  end
  attribute \src "hyperram.v:1086.16-1086.41"
  cell $eq $eq$hyperram.v:1086$2602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1084$1176$0
    connect \Y $eq$hyperram.v:1086$2602_Y
  end
  attribute \src "hyperram.v:1087.16-1087.41"
  cell $eq $eq$hyperram.v:1087$2603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1084$1176$0
    connect \Y $eq$hyperram.v:1087$2603_Y
  end
  attribute \src "hyperram.v:1095.29-1095.53"
  cell $eq $eq$hyperram.v:1095$2617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1095$1184$0
    connect \Y $eq$hyperram.v:1095$2617_Y
  end
  attribute \src "hyperram.v:1096.26-1096.47"
  cell $eq $eq$hyperram.v:1096$2618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1096$1185$0
    connect \Y $eq$hyperram.v:1096$2618_Y
  end
  attribute \src "hyperram.v:1097.29-1097.60"
  cell $eq $eq$hyperram.v:1097$2619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1097$1186$0
    connect \Y $eq$hyperram.v:1097$2619_Y
  end
  attribute \src "hyperram.v:1098.28-1098.53"
  cell $eq $eq$hyperram.v:1098$2621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1098$2620_Y
    connect \Y $eq$hyperram.v:1098$2621_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$1337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$1337_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$1338_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$1361_Y
  end
  attribute \src "hyperram.v:726.13-726.25"
  cell $eq $eq$hyperram.v:726$2174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:726$2174_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$2329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$2328_Y
    connect \Y $eq$hyperram.v:855$2329_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$2339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$1112$0
    connect \Y $eq$hyperram.v:867$2339_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$2340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$1113$0
    connect \Y $eq$hyperram.v:868$2340_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$2341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$1114$0
    connect \Y $eq$hyperram.v:869$2341_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$2343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$1115$0
    connect \Y $eq$hyperram.v:872$2343_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$2346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$1117$0
    connect \Y $eq$hyperram.v:877$2346_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$2347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$2347_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$2348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$1119$0
    connect \Y $eq$hyperram.v:881$2348_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$2349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$1120$0
    connect \Y $eq$hyperram.v:882$2349_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$2359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$2358_Y
    connect \Y $eq$hyperram.v:894$2359_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$2363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$2362_Y
    connect \Y $eq$hyperram.v:908$2363_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$2374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $auto$wreduce.cc:454:run$5483 [0]
    connect \Y $eq$hyperram.v:929$2374_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$2384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$2383_Y
    connect \Y $eq$hyperram.v:949$2384_Y
  end
  attribute \src "hyperram.v:986.24-986.46"
  cell $logic_not $eq$hyperram.v:986$2437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6045
    connect \Y $eq$hyperram.v:986$2437_Y
  end
  attribute \src "hyperram.v:996.24-996.57"
  cell $eq $eq$hyperram.v:996$2458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:996$2458_Y
  end
  attribute \src "hyperram.v:997.27-997.64"
  cell $eq $eq$hyperram.v:997$2463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6215
    connect \B $add$hyperram.v:997$2462_Y
    connect \Y $eq$hyperram.v:997$2463_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$1322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$1322_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$1325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$1325_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$2332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$2332_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$2333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$2333_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$2342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$1115$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$2342_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$2345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$1117$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$2345_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$1189
    connect \Y $0$formal$hyperram.v:392$1188_EN[0:0]$2640
  end
  attribute \src "hyperram.v:1002.7-1002.52"
  cell $logic_and $logic_and$hyperram.v:1002$2478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1002$2477_Y
    connect \Y $logic_and$hyperram.v:1002$2478_Y
  end
  attribute \src "hyperram.v:1002.7-1002.77"
  cell $logic_and $logic_and$hyperram.v:1002$2480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2478_Y
    connect \B $eq$hyperram.v:1002$2479_Y
    connect \Y $logic_and$hyperram.v:1002$2480_Y
  end
  attribute \src "hyperram.v:1005.7-1005.51"
  cell $logic_and $logic_and$hyperram.v:1005$2487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1005$2486_Y
    connect \Y $logic_and$hyperram.v:1005$2487_Y
  end
  attribute \src "hyperram.v:1005.7-1005.79"
  cell $logic_and $logic_and$hyperram.v:1005$2489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1005$2487_Y
    connect \B $eq$hyperram.v:1005$2488_Y
    connect \Y $logic_and$hyperram.v:1005$2489_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81"
  cell $logic_and $logic_and$hyperram.v:1008$2498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1005$2487_Y
    connect \B $eq$hyperram.v:1008$2497_Y
    connect \Y $logic_and$hyperram.v:1008$2498_Y
  end
  attribute \src "hyperram.v:1015.7-1015.12"
  cell $logic_and $logic_and$hyperram.v:1015$2516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1788_Y }
    connect \B $logic_not$hyperram.v:0$1790_Y
    connect \Y $logic_and$hyperram.v:1015$2516_Y
  end
  attribute \src "hyperram.v:1015.7-1015.56"
  cell $logic_and $logic_and$hyperram.v:1015$2518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1015$2516_Y
    connect \B $eq$hyperram.v:1015$2517_Y
    connect \Y $logic_and$hyperram.v:1015$2518_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83"
  cell $logic_and $logic_and$hyperram.v:1015$2520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1015$2518_Y
    connect \B $eq$hyperram.v:1015$2519_Y
    connect \Y $logic_and$hyperram.v:1015$2520_Y
  end
  attribute \src "hyperram.v:1023.7-1023.56"
  cell $logic_and $logic_and$hyperram.v:1023$2531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1015$2517_Y
    connect \Y $logic_and$hyperram.v:1023$2531_Y
  end
  attribute \src "hyperram.v:1023.7-1023.84"
  cell $logic_and $logic_and$hyperram.v:1023$2533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1023$2531_Y
    connect \B $eq$hyperram.v:1005$2488_Y
    connect \Y $logic_and$hyperram.v:1023$2533_Y
  end
  attribute \src "hyperram.v:1026.7-1026.90"
  cell $logic_and $logic_and$hyperram.v:1026$2542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $logic_or$hyperram.v:1026$2541_Y
    connect \Y $logic_and$hyperram.v:1026$2542_Y
  end
  attribute \src "hyperram.v:1026.7-1026.117"
  cell $logic_and $logic_and$hyperram.v:1026$2544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1026$2542_Y
    connect \B $eq$hyperram.v:1026$2543_Y
    connect \Y $logic_and$hyperram.v:1026$2544_Y
  end
  attribute \src "hyperram.v:1029.7-1029.53"
  cell $logic_and $logic_and$hyperram.v:1029$2551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1029$2550_Y
    connect \Y $logic_and$hyperram.v:1029$2551_Y
  end
  attribute \src "hyperram.v:1029.7-1029.80"
  cell $logic_and $logic_and$hyperram.v:1029$2553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1029$2551_Y
    connect \B $eq$hyperram.v:1029$2552_Y
    connect \Y $logic_and$hyperram.v:1029$2553_Y
  end
  attribute \src "hyperram.v:1038.7-1038.96"
  cell $logic_and $logic_and$hyperram.v:1038$2566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2563_Y
    connect \B $logic_or$hyperram.v:1038$2565_Y
    connect \Y $logic_and$hyperram.v:1038$2566_Y
  end
  attribute \src "hyperram.v:1041.7-1041.64"
  cell $logic_and $logic_and$hyperram.v:1041$2570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$2552_Y
    connect \B $eq$hyperram.v:1029$2550_Y
    connect \Y $logic_and$hyperram.v:1041$2570_Y
  end
  attribute \src "hyperram.v:1044.7-1044.47"
  cell $logic_and $logic_and$hyperram.v:1044$2573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1044$2571_Y
    connect \B $eq$hyperram.v:1029$2552_Y
    connect \Y $logic_and$hyperram.v:1044$2573_Y
  end
  attribute \src "hyperram.v:1044.7-1044.81"
  cell $logic_and $logic_and$hyperram.v:1044$2575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$2573_Y
    connect \B $eq$hyperram.v:1038$2562_Y
    connect \Y $logic_and$hyperram.v:1044$2575_Y
  end
  attribute \src "hyperram.v:1044.7-1044.104"
  cell $logic_and $logic_and$hyperram.v:1044$2577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$2575_Y
    connect \B $logic_not$hyperram.v:1044$2576_Y
    connect \Y $logic_and$hyperram.v:1044$2577_Y
  end
  attribute \src "hyperram.v:1044.7-1044.122"
  cell $logic_and $logic_and$hyperram.v:1044$2578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$2577_Y
    connect \B $past$hyperram.v:1038$1164$0
    connect \Y $logic_and$hyperram.v:1044$2578_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64"
  cell $logic_and $logic_and$hyperram.v:1055$2586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$2540_Y
    connect \B $eq$hyperram.v:1026$2543_Y
    connect \Y $logic_and$hyperram.v:1055$2586_Y
  end
  attribute \src "hyperram.v:1056.8-1056.61"
  cell $logic_and $logic_and$hyperram.v:1056$2589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$2587_Y
    connect \B $ne$hyperram.v:1056$2588_Y
    connect \Y $logic_and$hyperram.v:1056$2589_Y
  end
  attribute \src "hyperram.v:1078.7-1078.62"
  cell $logic_and $logic_and$hyperram.v:1078$2597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$2519_Y
    connect \B $logic_or$hyperram.v:1078$2596_Y
    connect \Y $logic_and$hyperram.v:1078$2597_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99"
  cell $logic_and $logic_and$hyperram.v:1078$2599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1078$2597_Y
    connect \B $ne$hyperram.v:1078$2598_Y
    connect \Y $logic_and$hyperram.v:1078$2599_Y
  end
  attribute \src "hyperram.v:1093.6-1093.35"
  cell $logic_and $logic_and$hyperram.v:1093$2605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1044$2571_Y
    connect \Y $logic_and$hyperram.v:1093$2605_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45"
  cell $logic_and $logic_and$hyperram.v:1093$2607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1093$2605_Y
    connect \B $logic_not$hyperram.v:1035$2555_Y
    connect \Y $logic_and$hyperram.v:1093$2607_Y
  end
  attribute \src "hyperram.v:1094.7-1094.75"
  cell $logic_and $logic_and$hyperram.v:1094$2614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2563_Y
    connect \B $past$hyperram.v:1038$1163$0
    connect \Y $logic_and$hyperram.v:1094$2614_Y
  end
  attribute \src "hyperram.v:1094.7-1094.86"
  cell $logic_and $logic_and$hyperram.v:1094$2616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1094$2614_Y
    connect \B $logic_not$hyperram.v:1094$2615_Y
    connect \Y $logic_and$hyperram.v:1094$2616_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$1314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1094$2615_Y
    connect \Y $logic_and$hyperram.v:145$1314_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$1321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$1317_Y
    connect \B $logic_or$hyperram.v:164$1320_Y
    connect \Y $logic_and$hyperram.v:164$1321_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$1342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1337_Y
    connect \B $ne$hyperram.v:245$1341_Y
    connect \Y $logic_and$hyperram.v:245$1342_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$1349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1047$2579_Y
    connect \B $ne$hyperram.v:270$1348_Y
    connect \Y $logic_and$hyperram.v:270$1349_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1349_Y
    connect \B $ne$hyperram.v:270$1350_Y
    connect \Y $logic_and$hyperram.v:270$1351_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$2519_Y
    connect \B $lt$hyperram.v:270$1353_Y
    connect \Y $logic_and$hyperram.v:270$1354_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1351_Y
    connect \B $logic_not$hyperram.v:270$1355_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$1363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$1362_Y
    connect \Y $logic_and$hyperram.v:309$1363_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$1364_Y
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_and $logic_and$hyperram.v:338$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:338$1381_Y
    connect \B $ne$hyperram.v:333$1372_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$1782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1779_Y }
    connect \B $logic_not$hyperram.v:0$1781_Y
    connect \Y $logic_and$hyperram.v:402$1782_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$1786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1784_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$1786_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$2327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1035$2555_Y
    connect \Y $logic_and$hyperram.v:1035$2556_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$2338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$2562_Y
    connect \B $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \Y $logic_and$hyperram.v:866$2338_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$2368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$2488_Y
    connect \B $logic_not$hyperram.v:335$1375_Y
    connect \Y $logic_and$hyperram.v:335$1376_Y
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$2385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$1779_Y
    connect \Y $logic_and$hyperram.v:954$2385_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$2400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$2488_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$2400_Y
  end
  attribute \src "hyperram.v:983.7-983.48"
  cell $logic_and $logic_and$hyperram.v:983$2429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1056$2587_Y
    connect \Y $logic_and$hyperram.v:983$2429_Y
  end
  attribute \src "hyperram.v:983.7-983.82"
  cell $logic_and $logic_and$hyperram.v:983$2431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:983$2429_Y
    connect \B $ne$hyperram.v:983$2430_Y
    connect \Y $logic_and$hyperram.v:983$2431_Y
  end
  attribute \src "hyperram.v:986.7-986.12"
  cell $logic_and $logic_and$hyperram.v:986$2436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$2425_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1002$2476_Y
  end
  attribute \src "hyperram.v:986.7-986.47"
  cell $logic_and $logic_and$hyperram.v:986$2438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:986$2437_Y
    connect \Y $logic_and$hyperram.v:986$2438_Y
  end
  attribute \src "hyperram.v:986.7-986.81"
  cell $logic_and $logic_and$hyperram.v:986$2440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:986$2438_Y
    connect \B $eq$hyperram.v:1026$2540_Y
    connect \Y $logic_and$hyperram.v:986$2440_Y
  end
  attribute \src "hyperram.v:989.7-989.53"
  cell $logic_and $logic_and$hyperram.v:989$2447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:1038$2562_Y
    connect \Y $logic_and$hyperram.v:1038$2563_Y
  end
  attribute \src "hyperram.v:989.7-989.82"
  cell $logic_and $logic_and$hyperram.v:989$2449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2563_Y
    connect \B $eq$hyperram.v:1056$2587_Y
    connect \Y $logic_and$hyperram.v:989$2449_Y
  end
  attribute \src "hyperram.v:989.7-989.99"
  cell $logic_and $logic_and$hyperram.v:989$2450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:989$2449_Y
    connect \B $auto$clk2fflogic.cc:156:execute$6175
    connect \Y $logic_and$hyperram.v:989$2450_Y
  end
  attribute \src "hyperram.v:996.7-996.58"
  cell $logic_and $logic_and$hyperram.v:996$2459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$2476_Y
    connect \B $eq$hyperram.v:996$2458_Y
    connect \Y $logic_and$hyperram.v:996$2459_Y
  end
  attribute \src "hyperram.v:996.7-996.85"
  cell $logic_and $logic_and$hyperram.v:996$2461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:996$2459_Y
    connect \B $ne$hyperram.v:1047$2579_Y
    connect \Y $logic_and$hyperram.v:996$2461_Y
  end
  attribute \src "hyperram.v:999.7-999.79"
  cell $logic_and $logic_and$hyperram.v:999$2471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$2563_Y
    connect \B $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \Y $logic_and$hyperram.v:999$2471_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$1781_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1779_Y }
    connect \Y $logic_not$hyperram.v:0$1784_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1790_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$2425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1788_Y }
    connect \Y $logic_not$hyperram.v:0$2425_Y
  end
  attribute \src "hyperram.v:1010.97-1010.105"
  cell $logic_not $logic_not$hyperram.v:1010$2503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$5475 [0]
  end
  attribute \src "hyperram.v:1035.22-1035.28"
  cell $logic_not $logic_not$hyperram.v:1035$2555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1035$2555_Y
  end
  attribute \src "hyperram.v:1038.80-1038.95"
  cell $logic_not $logic_not$hyperram.v:1038$2564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$1164$0
    connect \Y $logic_not$hyperram.v:1038$2564_Y
  end
  attribute \src "hyperram.v:1044.7-1044.20"
  cell $logic_not $logic_not$hyperram.v:1044$2571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1779_Y
    connect \Y $logic_not$hyperram.v:1044$2571_Y
  end
  attribute \src "hyperram.v:1044.85-1044.104"
  cell $logic_not $logic_not$hyperram.v:1044$2576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$1163$0
    connect \Y $logic_not$hyperram.v:1044$2576_Y
  end
  attribute \src "hyperram.v:1059.33-1059.48"
  cell $logic_not $logic_not$hyperram.v:1059$2590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1059$2590_Y
  end
  attribute \src "hyperram.v:1094.79-1094.86"
  cell $logic_not $logic_not$hyperram.v:1094$2615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1094$2615_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$1317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$1316_Y
    connect \Y $logic_not$hyperram.v:164$1317_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1354_Y
    connect \Y $logic_not$hyperram.v:270$1355_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$1362_Y
  end
  attribute \src "hyperram.v:335.50-335.61"
  cell $logic_not $logic_not$hyperram.v:335$1375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:335$1375_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$2644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$1190_CHECK[0:0]$2642
  end
  attribute \src "hyperram.v:889.26-889.36"
  cell $logic_not $logic_not$hyperram.v:889$2355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:889$2355_Y
  end
  attribute \src "hyperram.v:923.28-923.40"
  cell $logic_not $logic_not$hyperram.v:923$2369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:923$2369_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$2375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$2375_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$2380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$2380_Y
  end
  attribute \src "hyperram.v:1026.24-1026.89"
  cell $logic_or $logic_or$hyperram.v:1026$2541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$2539_Y
    connect \B $eq$hyperram.v:1026$2540_Y
    connect \Y $logic_or$hyperram.v:1026$2541_Y
  end
  attribute \src "hyperram.v:1038.58-1038.95"
  cell $logic_or $logic_or$hyperram.v:1038$2565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$1163$0
    connect \B $logic_not$hyperram.v:1038$2564_Y
    connect \Y $logic_or$hyperram.v:1038$2565_Y
  end
  attribute \src "hyperram.v:1078.35-1078.61"
  cell $logic_or $logic_or$hyperram.v:1078$2596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1078$1174$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1078$2596_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$1320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$1314_Y
    connect \Y $logic_or$hyperram.v:164$1320_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1337_Y
    connect \B $eq$hyperram.v:240$1338_Y
    connect \Y $logic_or$hyperram.v:240$1339_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$1363_Y
    connect \B $logic_and$hyperram.v:309$1364_Y
    connect \Y $logic_or$hyperram.v:309$1365_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$2552_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:333.22-333.60"
  cell $logic_or $logic_or$hyperram.v:333$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:333$1372_Y
    connect \B \CA_r [46]
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$1782_Y
    connect \B $logic_and$hyperram.v:402$1786_Y
    connect \Y $logic_or$hyperram.v:402$1787_Y
  end
  attribute \src "hyperram.v:888.7-888.56"
  cell $logic_or $logic_or$hyperram.v:888$2354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1002$2479_Y
    connect \B $eq$hyperram.v:1005$2488_Y
    connect \Y $logic_or$hyperram.v:888$2354_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$2392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$2552_Y
    connect \B $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \Y $logic_or$hyperram.v:959$2392_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$2396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \B $eq$hyperram.v:1002$2479_Y
    connect \Y $logic_or$hyperram.v:962$2396_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$2401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1002$2479_Y
    connect \B $logic_and$hyperram.v:965$2400_Y
    connect \Y $logic_or$hyperram.v:965$2401_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$2403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$2401_Y
    connect \B $eq$hyperram.v:1008$2497_Y
    connect \Y $logic_or$hyperram.v:965$2403_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$2407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$2488_Y
    connect \B $eq$hyperram.v:1026$2543_Y
    connect \Y $logic_or$hyperram.v:968$2407_Y
  end
  attribute \src "hyperram.v:972.34-972.87"
  cell $logic_or $logic_or$hyperram.v:972$2411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$2519_Y
    connect \B $eq$hyperram.v:1008$2497_Y
    connect \Y $logic_or$hyperram.v:972$2411_Y
  end
  attribute \src "hyperram.v:974.35-974.89"
  cell $logic_or $logic_or$hyperram.v:974$2415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$2488_Y
    connect \B $eq$hyperram.v:1008$2497_Y
    connect \Y $logic_or$hyperram.v:974$2415_Y
  end
  attribute \src "hyperram.v:978.32-978.82"
  cell $logic_or $logic_or$hyperram.v:978$2419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$2519_Y
    connect \B $eq$hyperram.v:1026$2543_Y
    connect \Y $logic_or$hyperram.v:978$2419_Y
  end
  attribute \src "hyperram.v:981.32-981.82"
  cell $logic_or $logic_or$hyperram.v:981$2423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$2543_Y
    connect \B $eq$hyperram.v:1029$2552_Y
    connect \Y $logic_or$hyperram.v:981$2423_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$1353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$1353_Y
  end
  attribute \src "hyperram.v:1010.55-1010.81"
  cell $mul $mul$hyperram.v:1010$2500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1010$2499_Y
    connect \Y $auto$wreduce.cc:454:run$5476 [3:0]
  end
  attribute \src "hyperram.v:1010.55-1010.90"
  cell $mul $mul$hyperram.v:1010$2501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5476 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$5477 [7:0]
  end
  attribute \src "hyperram.v:1012.54-1012.81"
  cell $mul $mul$hyperram.v:1012$2507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1012$2506_Y
    connect \Y $auto$wreduce.cc:454:run$5478 [3:0]
  end
  attribute \src "hyperram.v:1012.54-1012.90"
  cell $mul $mul$hyperram.v:1012$2508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5478 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$5479 [7:0]
  end
  attribute \src "hyperram.v:1016.51-1016.62"
  cell $mul $mul$hyperram.v:1016$2521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$5480 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$2357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$5481 [9:0]
  end
  attribute \src "hyperram.v:1036.20-1036.37"
  cell $ne $ne$hyperram.v:1036$2557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1036$2557_Y
  end
  attribute \src "hyperram.v:1047.7-1047.28"
  cell $reduce_bool $ne$hyperram.v:1047$2579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1047$2579_Y
  end
  attribute \src "hyperram.v:1056.38-1056.60"
  cell $reduce_bool $ne$hyperram.v:1056$2588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6045
    connect \Y $ne$hyperram.v:1056$2588_Y
  end
  attribute \src "hyperram.v:1078.67-1078.98"
  cell $ne $ne$hyperram.v:1078$2598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$6045
    connect \Y $ne$hyperram.v:1078$2598_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$1341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$1341_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$1348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$1348_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$1350_Y
  end
  attribute \src "hyperram.v:333.23-333.45"
  cell $ne $ne$hyperram.v:333$1372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $ne$hyperram.v:333$1372_Y
  end
  attribute \src "hyperram.v:338.21-338.40"
  cell $ne $ne$hyperram.v:338$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $ne$hyperram.v:338$1381_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$1792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1788_Y
    connect \Y $ne$hyperram.v:406$1792_Y
  end
  attribute \src "hyperram.v:983.53-983.81"
  cell $reduce_bool $ne$hyperram.v:983$2430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6195
    connect \Y $ne$hyperram.v:983$2430_Y
  end
  attribute \src "hyperram.v:984.30-984.63"
  cell $ne $ne$hyperram.v:984$2432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$6195
    connect \Y $ne$hyperram.v:984$2432_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$1308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$1308_Y
  end
  attribute \src "hyperram.v:1098.39-1098.53"
  cell $not $not$hyperram.v:1098$2620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1098$1187$0
    connect \Y $not$hyperram.v:1098$2620_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$1315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$1315_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$1359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$1368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$5474 [0]
    connect \Y $auto$wreduce.cc:454:run$5483 [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$1385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$2328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1788_Y
    connect \Y $not$hyperram.v:855$2328_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$2383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6055
    connect \Y $not$hyperram.v:949$2383_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4774
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4775
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$1779_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4777
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1788_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4782
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1038$1164$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4893
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$1112$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4894
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$1113$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4895
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$1114$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4896
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$1115$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4898
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$1117$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4900
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$1119$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4901
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$1120$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4944
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1038$1163$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4954
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \Q $past$hyperram.v:1071$1173$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4955
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1078$1174$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4957
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1084$1176$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4965
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1095$1184$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4966
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1096$1185$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4967
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1097$1186$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4968
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1098$1187$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4969
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1192_CHECK[0:0]$1581
    connect \Q $formal$hyperram.v:402$1192_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4970
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1192_EN[0:0]$1582
    connect \Q $formal$hyperram.v:402$1192_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4971
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1193_CHECK[0:0]$1583
    connect \Q $formal$hyperram.v:405$1193_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$4972
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1193_EN[0:0]$1584
    connect \Q $formal$hyperram.v:405$1193_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5029
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$1222_CHECK[0:0]$1641
    connect \Q $formal$hyperram.v:854$1222_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5030
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1273_EN[0:0]$1744
    connect \Q $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5031
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$1223_CHECK[0:0]$1643
    connect \Q $formal$hyperram.v:860$1223_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5033
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1224_CHECK[0:0]$1645
    connect \Q $formal$hyperram.v:861$1224_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5035
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1225_CHECK[0:0]$1647
    connect \Q $formal$hyperram.v:867$1225_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5036
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1225_EN[0:0]$1648
    connect \Q $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5037
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1226_CHECK[0:0]$1649
    connect \Q $formal$hyperram.v:868$1226_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5039
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$1227_CHECK[0:0]$1651
    connect \Q $formal$hyperram.v:869$1227_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5041
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1228_CHECK[0:0]$1653
    connect \Q $formal$hyperram.v:872$1228_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5042
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1228_EN[0:0]$1654
    connect \Q $formal$hyperram.v:872$1228_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5043
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1229_CHECK[0:0]$1655
    connect \Q $formal$hyperram.v:874$1229_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5044
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1229_EN[0:0]$1656
    connect \Q $formal$hyperram.v:874$1229_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5045
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1230_CHECK[0:0]$1657
    connect \Q $formal$hyperram.v:877$1230_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5046
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1230_EN[0:0]$1658
    connect \Q $formal$hyperram.v:877$1230_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5047
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1231_CHECK[0:0]$1659
    connect \Q $formal$hyperram.v:879$1231_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5048
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1231_EN[0:0]$1660
    connect \Q $formal$hyperram.v:879$1231_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5049
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1232_CHECK[0:0]$1661
    connect \Q $formal$hyperram.v:879$1232_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5051
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$1233_CHECK[0:0]$1663
    connect \Q $formal$hyperram.v:881$1233_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5053
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1234_CHECK[0:0]$1665
    connect \Q $formal$hyperram.v:889$1234_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5054
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1234_EN[0:0]$1666
    connect \Q $formal$hyperram.v:889$1234_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5055
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1235_CHECK[0:0]$1667
    connect \Q $formal$hyperram.v:891$1235_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5056
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1235_EN[0:0]$1668
    connect \Q $formal$hyperram.v:891$1235_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5057
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1236_CHECK[0:0]$1669
    connect \Q $formal$hyperram.v:893$1236_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5058
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1236_EN[0:0]$1670
    connect \Q $formal$hyperram.v:893$1236_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5059
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1237_CHECK[0:0]$1671
    connect \Q $formal$hyperram.v:907$1237_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5060
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1237_EN[0:0]$1672
    connect \Q $formal$hyperram.v:907$1237_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5061
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1238_CHECK[0:0]$1673
    connect \Q $formal$hyperram.v:923$1238_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5062
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1238_EN[0:0]$1674
    connect \Q $formal$hyperram.v:923$1238_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5063
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1239_CHECK[0:0]$1675
    connect \Q $formal$hyperram.v:925$1239_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5064
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1239_EN[0:0]$1676
    connect \Q $formal$hyperram.v:925$1239_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5065
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1240_CHECK[0:0]$1677
    connect \Q $formal$hyperram.v:929$1240_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5066
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1240_EN[0:0]$1678
    connect \Q $formal$hyperram.v:929$1240_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5067
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1241_CHECK[0:0]$1679
    connect \Q $formal$hyperram.v:931$1241_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5068
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1241_EN[0:0]$1680
    connect \Q $formal$hyperram.v:931$1241_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5069
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1242_CHECK[0:0]$1681
    connect \Q $formal$hyperram.v:937$1242_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5070
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1242_EN[0:0]$1682
    connect \Q $formal$hyperram.v:937$1242_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5071
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1243_CHECK[0:0]$1683
    connect \Q $formal$hyperram.v:939$1243_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5072
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1243_EN[0:0]$1684
    connect \Q $formal$hyperram.v:939$1243_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5073
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1244_CHECK[0:0]$1685
    connect \Q $formal$hyperram.v:944$1244_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5074
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1244_EN[0:0]$1686
    connect \Q $formal$hyperram.v:944$1244_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5075
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$1245_CHECK[0:0]$1687
    connect \Q $formal$hyperram.v:945$1245_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5077
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$1246_CHECK[0:0]$1689
    connect \Q $formal$hyperram.v:946$1246_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5079
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1247_CHECK[0:0]$1691
    connect \Q $formal$hyperram.v:947$1247_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5081
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1248_CHECK[0:0]$1693
    connect \Q $formal$hyperram.v:949$1248_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5082
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1248_EN[0:0]$1694
    connect \Q $formal$hyperram.v:949$1248_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5083
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1249_CHECK[0:0]$1695
    connect \Q $formal$hyperram.v:955$1249_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5084
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1249_EN[0:0]$1696
    connect \Q $formal$hyperram.v:955$1249_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5085
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1250_CHECK[0:0]$1697
    connect \Q $formal$hyperram.v:959$1250_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5086
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1250_EN[0:0]$1698
    connect \Q $formal$hyperram.v:959$1250_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5087
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1251_CHECK[0:0]$1699
    connect \Q $formal$hyperram.v:962$1251_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5088
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1251_EN[0:0]$1700
    connect \Q $formal$hyperram.v:962$1251_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5089
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1252_CHECK[0:0]$1701
    connect \Q $formal$hyperram.v:965$1252_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5090
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1252_EN[0:0]$1702
    connect \Q $formal$hyperram.v:965$1252_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5091
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1253_CHECK[0:0]$1703
    connect \Q $formal$hyperram.v:968$1253_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5092
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1253_EN[0:0]$1704
    connect \Q $formal$hyperram.v:968$1253_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5093
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:972$1254_CHECK[0:0]$1705
    connect \Q $formal$hyperram.v:972$1254_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5094
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:972$1254_EN[0:0]$1706
    connect \Q $formal$hyperram.v:972$1254_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5095
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1255_CHECK[0:0]$1707
    connect \Q $formal$hyperram.v:974$1255_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5096
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1255_EN[0:0]$1708
    connect \Q $formal$hyperram.v:974$1255_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5097
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:978$1256_CHECK[0:0]$1709
    connect \Q $formal$hyperram.v:978$1256_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5098
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:978$1256_EN[0:0]$1710
    connect \Q $formal$hyperram.v:978$1256_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5099
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:981$1257_CHECK[0:0]$1711
    connect \Q $formal$hyperram.v:981$1257_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5100
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:981$1257_EN[0:0]$1712
    connect \Q $formal$hyperram.v:981$1257_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5101
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:984$1258_CHECK[0:0]$1713
    connect \Q $formal$hyperram.v:984$1258_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5102
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:984$1258_EN[0:0]$1714
    connect \Q $formal$hyperram.v:984$1258_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5103
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$1259_CHECK[0:0]$1715
    connect \Q $formal$hyperram.v:987$1259_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5104
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$1259_EN[0:0]$1716
    connect \Q $formal$hyperram.v:987$1259_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5105
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:990$1260_CHECK[0:0]$1717
    connect \Q $formal$hyperram.v:990$1260_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5106
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:990$1260_EN[0:0]$1718
    connect \Q $formal$hyperram.v:990$1260_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5107
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$1261_CHECK[0:0]$1719
    connect \Q $formal$hyperram.v:997$1261_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5108
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$1261_EN[0:0]$1720
    connect \Q $formal$hyperram.v:997$1261_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5109
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1000$1262_CHECK[0:0]$1721
    connect \Q $formal$hyperram.v:1000$1262_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5110
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1000$1262_EN[0:0]$1722
    connect \Q $formal$hyperram.v:1000$1262_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5111
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1003$1263_CHECK[0:0]$1723
    connect \Q $formal$hyperram.v:1003$1263_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5112
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1003$1263_EN[0:0]$1724
    connect \Q $formal$hyperram.v:1003$1263_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5113
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1006$1264_CHECK[0:0]$1725
    connect \Q $formal$hyperram.v:1006$1264_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5114
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1006$1264_EN[0:0]$1726
    connect \Q $formal$hyperram.v:1006$1264_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5115
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1010$1265_CHECK[0:0]$1727
    connect \Q $formal$hyperram.v:1010$1265_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5116
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1010$1265_EN[0:0]$1728
    connect \Q $formal$hyperram.v:1010$1265_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5117
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$1266_CHECK[0:0]$1729
    connect \Q $formal$hyperram.v:1012$1266_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5118
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$1266_EN[0:0]$1730
    connect \Q $formal$hyperram.v:1012$1266_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5119
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1016$1267_CHECK[0:0]$1731
    connect \Q $formal$hyperram.v:1016$1267_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5120
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1016$1267_EN[0:0]$1732
    connect \Q $formal$hyperram.v:1016$1267_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5121
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$1268_CHECK[0:0]$1733
    connect \Q $formal$hyperram.v:1018$1268_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5122
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$1268_EN[0:0]$1734
    connect \Q $formal$hyperram.v:1018$1268_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5123
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1020$1269_CHECK[0:0]$1735
    connect \Q $formal$hyperram.v:1020$1269_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5124
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1020$1269_EN[0:0]$1736
    connect \Q $formal$hyperram.v:1020$1269_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5125
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$1270_CHECK[0:0]$1737
    connect \Q $formal$hyperram.v:1024$1270_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5126
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$1270_EN[0:0]$1738
    connect \Q $formal$hyperram.v:1024$1270_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5127
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1027$1271_CHECK[0:0]$1739
    connect \Q $formal$hyperram.v:1027$1271_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5128
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1027$1271_EN[0:0]$1740
    connect \Q $formal$hyperram.v:1027$1271_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5129
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1272_CHECK[0:0]$1741
    connect \Q $formal$hyperram.v:1030$1272_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5130
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1272_EN[0:0]$1742
    connect \Q $formal$hyperram.v:1030$1272_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5131
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1273_CHECK[0:0]$1743
    connect \Q $formal$hyperram.v:1036$1273_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5133
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1274_CHECK[0:0]$1745
    connect \Q $formal$hyperram.v:1039$1274_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5134
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1274_EN[0:0]$1746
    connect \Q $formal$hyperram.v:1039$1274_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5135
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1275_CHECK[0:0]$1747
    connect \Q $formal$hyperram.v:1042$1275_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5136
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1275_EN[0:0]$1748
    connect \Q $formal$hyperram.v:1042$1275_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5137
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1045$1276_CHECK[0:0]$1749
    connect \Q $formal$hyperram.v:1045$1276_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5138
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1045$1276_EN[0:0]$1750
    connect \Q $formal$hyperram.v:1045$1276_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5139
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1048$1277_CHECK[0:0]$1751
    connect \Q $formal$hyperram.v:1048$1277_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5140
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1048$1277_EN[0:0]$1752
    connect \Q $formal$hyperram.v:1048$1277_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5141
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1278_CHECK[0:0]$1753
    connect \Q $formal$hyperram.v:1053$1278_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5143
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1279_CHECK[0:0]$1755
    connect \Q $formal$hyperram.v:1057$1279_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5144
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1279_EN[0:0]$1756
    connect \Q $formal$hyperram.v:1057$1279_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5145
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1059$1280_CHECK[0:0]$1757
    connect \Q $formal$hyperram.v:1059$1280_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5146
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1059$1280_EN[0:0]$1758
    connect \Q $formal$hyperram.v:1059$1280_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5149
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1072$1282_CHECK[0:0]$1761
    connect \Q $formal$hyperram.v:1072$1282_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5150
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1072$1282_EN[0:0]$1762
    connect \Q $formal$hyperram.v:1072$1282_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5151
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$1283_CHECK[0:0]$1763
    connect \Q $formal$hyperram.v:1084$1283_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5152
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$1283_EN[0:0]$1764
    connect \Q $formal$hyperram.v:1084$1283_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5153
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$1284_CHECK[0:0]$1765
    connect \Q $formal$hyperram.v:1085$1284_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5154
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$1284_EN[0:0]$1766
    connect \Q $formal$hyperram.v:1085$1284_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5155
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$1285_CHECK[0:0]$1767
    connect \Q $formal$hyperram.v:1086$1285_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5156
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$1285_EN[0:0]$1768
    connect \Q $formal$hyperram.v:1086$1285_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5157
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$1286_CHECK[0:0]$1769
    connect \Q $formal$hyperram.v:1087$1286_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5158
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$1286_EN[0:0]$1770
    connect \Q $formal$hyperram.v:1087$1286_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5159
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1095$1287_CHECK[0:0]$1771
    connect \Q $formal$hyperram.v:1095$1287_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5160
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1095$1287_EN[0:0]$1772
    connect \Q $formal$hyperram.v:1095$1287_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5161
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1096$1288_CHECK[0:0]$1773
    connect \Q $formal$hyperram.v:1096$1288_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5163
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1097$1289_CHECK[0:0]$1775
    connect \Q $formal$hyperram.v:1097$1289_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$5165
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1098$1290_CHECK[0:0]$1777
    connect \Q $formal$hyperram.v:1098$1290_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$3140
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$1787_Y
    connect \Y $procmux$3140_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$3142
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3140_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1192_EN[0:0]$1582
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$3144
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6288
    connect \B $logic_and$hyperram.v:1015$2516_Y
    connect \S $logic_or$hyperram.v:402$1787_Y
    connect \Y $procmux$3144_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$3146
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6290
    connect \B $procmux$3144_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1192_CHECK[0:0]$1581
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$3148
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1193_EN[0:0]$1584
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$3150
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6292
    connect \B $ne$hyperram.v:406$1792_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1193_CHECK[0:0]$1583
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$3264
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1036$1273_EN[0:0]$1744
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$3266
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6294
    connect \B $eq$hyperram.v:855$2329_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:854$1222_CHECK[0:0]$1641
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$3270
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6296
    connect \B $ge$hyperram.v:860$2332_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:860$1223_CHECK[0:0]$1643
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$3274
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6298
    connect \B $ge$hyperram.v:861$2333_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:861$1224_CHECK[0:0]$1645
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3276
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3276_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3278
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3276_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:867$1225_EN[0:0]$1648
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3280
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6300
    connect \B $eq$hyperram.v:867$2339_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3280_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3282
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6302
    connect \B $procmux$3280_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:867$1225_CHECK[0:0]$1647
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3288
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6304
    connect \B $eq$hyperram.v:868$2340_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3288_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3290
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6306
    connect \B $procmux$3288_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:868$1226_CHECK[0:0]$1649
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3296
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6308
    connect \B $eq$hyperram.v:869$2341_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3296_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3298
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6310
    connect \B $procmux$3296_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:869$1227_CHECK[0:0]$1651
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3301
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$2342_Y
    connect \Y $procmux$3301_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3303
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3301_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3303_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3305
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3303_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:872$1228_EN[0:0]$1654
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3308
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6312
    connect \B $eq$hyperram.v:872$2343_Y
    connect \S $ge$hyperram.v:871$2342_Y
    connect \Y $procmux$3308_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3310
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6314
    connect \B $procmux$3308_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3310_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3312
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6316
    connect \B $procmux$3310_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:872$1228_CHECK[0:0]$1653
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3315
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$2342_Y
    connect \Y $procmux$3315_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3317
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3315_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3317_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3319
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3317_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:874$1229_EN[0:0]$1656
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$3322
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:726$2174_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6318
    connect \S $ge$hyperram.v:871$2342_Y
    connect \Y $procmux$3322_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3324
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6320
    connect \B $procmux$3322_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3324_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3326
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6322
    connect \B $procmux$3324_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:874$1229_CHECK[0:0]$1655
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3329
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$2345_Y
    connect \Y $procmux$3329_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3331
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3329_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3331_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3331_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:877$1230_EN[0:0]$1658
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3336
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6324
    connect \B $eq$hyperram.v:877$2346_Y
    connect \S $ge$hyperram.v:876$2345_Y
    connect \Y $procmux$3336_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3338
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6326
    connect \B $procmux$3336_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3338_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3340
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6328
    connect \B $procmux$3338_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:877$1230_CHECK[0:0]$1657
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3343
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$2345_Y
    connect \Y $procmux$3343_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3345
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3343_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3345_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3347
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3345_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:879$1231_EN[0:0]$1660
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$3350
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$2347_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6330
    connect \S $ge$hyperram.v:876$2345_Y
    connect \Y $procmux$3350_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3352
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6332
    connect \B $procmux$3350_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3352_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3354
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6334
    connect \B $procmux$3352_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:879$1231_CHECK[0:0]$1659
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3360
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6336
    connect \B $eq$hyperram.v:881$2348_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3360_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3362
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6338
    connect \B $procmux$3360_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:879$1232_CHECK[0:0]$1661
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$3368
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6340
    connect \B $eq$hyperram.v:882$2349_Y
    connect \S $logic_and$hyperram.v:866$2338_Y
    connect \Y $procmux$3368_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$3370
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6342
    connect \B $procmux$3368_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:881$1233_CHECK[0:0]$1663
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3373
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:888$2354_Y
    connect \Y $procmux$3373_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3375
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3373_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:889$1234_EN[0:0]$1666
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3378
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6344
    connect \B $logic_not$hyperram.v:889$2355_Y
    connect \S $logic_or$hyperram.v:888$2354_Y
    connect \Y $procmux$3378_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3380
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6346
    connect \B $procmux$3378_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:889$1234_CHECK[0:0]$1665
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3383
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$hyperram.v:888$2354_Y
    connect \Y $procmux$3383_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3385
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3383_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:891$1235_EN[0:0]$1668
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$3388
    parameter \WIDTH 1
    connect \A \hb_dq_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$6348
    connect \S $logic_or$hyperram.v:888$2354_Y
    connect \Y $procmux$3388_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3390
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6350
    connect \B $procmux$3388_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:891$1235_CHECK[0:0]$1667
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$3392
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1002$2479_Y
    connect \Y $procmux$3392_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3394
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3392_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:893$1236_EN[0:0]$1670
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$3396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6352
    connect \B $eq$hyperram.v:894$2359_Y
    connect \S $eq$hyperram.v:1002$2479_Y
    connect \Y $procmux$3396_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3398
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6354
    connect \B $procmux$3396_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:893$1236_CHECK[0:0]$1669
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$3400
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3400_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3402
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3400_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:907$1237_EN[0:0]$1672
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$3404
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6356
    connect \B $eq$hyperram.v:908$2363_Y
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3404_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$3406
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6358
    connect \B $procmux$3404_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:907$1237_CHECK[0:0]$1671
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3409
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:335$1376_Y
    connect \Y $procmux$3409_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3411
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3409_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:923$1238_EN[0:0]$1674
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3414
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6360
    connect \B $logic_not$hyperram.v:923$2369_Y
    connect \S $logic_and$hyperram.v:335$1376_Y
    connect \Y $procmux$3414_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3416
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6362
    connect \B $procmux$3414_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:923$1238_CHECK[0:0]$1673
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3419
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:335$1376_Y
    connect \Y $procmux$3419_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3421
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3419_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:925$1239_EN[0:0]$1676
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$3424
    parameter \WIDTH 1
    connect \A \hb_rwds_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$6364
    connect \S $logic_and$hyperram.v:335$1376_Y
    connect \Y $procmux$3424_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3426
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6366
    connect \B $procmux$3424_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:925$1239_CHECK[0:0]$1675
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3429
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$3429_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3429_Y
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3431_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3431_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:929$1240_EN[0:0]$1678
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3436
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$2374_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6368
    connect \S \CA_r [46]
    connect \Y $procmux$3436_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3438
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6370
    connect \B $procmux$3436_Y
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3438_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3440
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6372
    connect \B $procmux$3438_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:929$1240_CHECK[0:0]$1677
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$3443_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3443_Y
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3445_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3447
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3445_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:931$1241_EN[0:0]$1680
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$3450
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6374
    connect \B $logic_not$hyperram.v:931$2375_Y
    connect \S \CA_r [46]
    connect \Y $procmux$3450_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$3452
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6376
    connect \B $procmux$3450_Y
    connect \S $eq$hyperram.v:1005$2488_Y
    connect \Y $procmux$3452_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$3454
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6378
    connect \B $procmux$3452_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:931$1241_CHECK[0:0]$1679
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1242_EN[0:0]$1682
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3460
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6380
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1242_CHECK[0:0]$1681
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3463
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1243_EN[0:0]$1684
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$3466
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$6382
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1243_CHECK[0:0]$1683
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3468
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3468_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3470
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3468_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:944$1244_EN[0:0]$1686
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3472
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6384
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3472_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3474
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6386
    connect \B $procmux$3472_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:944$1244_CHECK[0:0]$1685
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3480
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6388
    connect \B $logic_not$hyperram.v:945$2380_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3480_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3482
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6390
    connect \B $procmux$3480_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:945$1245_CHECK[0:0]$1687
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3488
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6392
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3488_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3490
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6394
    connect \B $procmux$3488_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:946$1246_CHECK[0:0]$1689
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3496
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6396
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3496_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3498
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6398
    connect \B $procmux$3496_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:947$1247_CHECK[0:0]$1691
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$3500
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$3500_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3502
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3500_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3502_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3502_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:949$1248_EN[0:0]$1694
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$3506
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6400
    connect \B $eq$hyperram.v:949$2384_Y
    connect \S \clk_active
    connect \Y $procmux$3506_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$3508
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6402
    connect \B $procmux$3506_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$3508_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$3510
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6404
    connect \B $procmux$3508_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:949$1248_CHECK[0:0]$1693
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$3512
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$2385_Y
    connect \Y $0$formal$hyperram.v:955$1249_EN[0:0]$1696
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$3514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6406
    connect \B $eq$hyperram.v:1029$2552_Y
    connect \S $logic_and$hyperram.v:954$2385_Y
    connect \Y $0$formal$hyperram.v:955$1249_CHECK[0:0]$1695
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$3516
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1038$2562_Y
    connect \Y $procmux$3516_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3518
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3516_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:959$1250_EN[0:0]$1698
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$3520
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6408
    connect \B $logic_or$hyperram.v:959$2392_Y
    connect \S $eq$hyperram.v:1038$2562_Y
    connect \Y $procmux$3520_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3522
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6410
    connect \B $procmux$3520_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:959$1250_CHECK[0:0]$1697
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$3524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1002$2477_Y
    connect \Y $procmux$3524_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3524_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:962$1251_EN[0:0]$1700
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$3528
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6412
    connect \B $logic_or$hyperram.v:962$2396_Y
    connect \S $eq$hyperram.v:1002$2477_Y
    connect \Y $procmux$3528_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3530
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6414
    connect \B $procmux$3528_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:962$1251_CHECK[0:0]$1699
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$3532
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1005$2486_Y
    connect \Y $procmux$3532_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3534
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3532_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:965$1252_EN[0:0]$1702
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$3536
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6416
    connect \B $logic_or$hyperram.v:965$2403_Y
    connect \S $eq$hyperram.v:1005$2486_Y
    connect \Y $procmux$3536_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3538
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6418
    connect \B $procmux$3536_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:965$1252_CHECK[0:0]$1701
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$3540
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1026$2539_Y
    connect \Y $procmux$3540_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3540_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:968$1253_EN[0:0]$1704
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$3544
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6420
    connect \B $logic_or$hyperram.v:968$2407_Y
    connect \S $eq$hyperram.v:1026$2539_Y
    connect \Y $procmux$3544_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6422
    connect \B $procmux$3544_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:968$1253_CHECK[0:0]$1703
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$3549
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$5484 [0]
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$3551
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$5484 [0]
    connect \S $eq$hyperram.v:1015$2517_Y
    connect \Y $procmux$3551_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3553
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3551_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:972$1254_EN[0:0]$1706
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$3556
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6424
    connect \B $logic_or$hyperram.v:972$2411_Y
    connect \S \CA_r [47]
    connect \Y $procmux$3556_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$3558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6426
    connect \B $procmux$3556_Y
    connect \S $eq$hyperram.v:1015$2517_Y
    connect \Y $procmux$3558_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6428
    connect \B $procmux$3558_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:972$1254_CHECK[0:0]$1705
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$3565
    parameter \WIDTH 1
    connect \A $procmux$3429_Y
    connect \B 1'0
    connect \S \CA_r [47]
    connect \Y $procmux$3565_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$3567
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3565_Y
    connect \S $eq$hyperram.v:1015$2517_Y
    connect \Y $procmux$3567_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3569
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3567_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:974$1255_EN[0:0]$1708
  end
  attribute \src "hyperram.v:973.13-973.24|hyperram.v:973.9-974.92"
  cell $mux $procmux$3571
    parameter \WIDTH 1
    connect \A $logic_or$hyperram.v:974$2415_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6430
    connect \S \CA_r [46]
    connect \Y $procmux$3571_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$3574
    parameter \WIDTH 1
    connect \A $procmux$3571_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6432
    connect \S \CA_r [47]
    connect \Y $procmux$3574_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$3576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6434
    connect \B $procmux$3574_Y
    connect \S $eq$hyperram.v:1015$2517_Y
    connect \Y $procmux$3576_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6436
    connect \B $procmux$3576_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:974$1255_CHECK[0:0]$1707
  end
  attribute \src "hyperram.v:977.7-977.35|hyperram.v:977.3-978.85"
  cell $mux $procmux$3580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1026$2540_Y
    connect \Y $procmux$3580_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3580_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:978$1256_EN[0:0]$1710
  end
  attribute \src "hyperram.v:977.7-977.35|hyperram.v:977.3-978.85"
  cell $mux $procmux$3584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6438
    connect \B $logic_or$hyperram.v:978$2419_Y
    connect \S $eq$hyperram.v:1026$2540_Y
    connect \Y $procmux$3584_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6440
    connect \B $procmux$3584_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:978$1256_CHECK[0:0]$1709
  end
  attribute \src "hyperram.v:980.7-980.35|hyperram.v:980.3-981.85"
  cell $mux $procmux$3588
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$2550_Y
    connect \Y $procmux$3588_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3588_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:981$1257_EN[0:0]$1712
  end
  attribute \src "hyperram.v:980.7-980.35|hyperram.v:980.3-981.85"
  cell $mux $procmux$3592
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6442
    connect \B $logic_or$hyperram.v:981$2423_Y
    connect \S $eq$hyperram.v:1029$2550_Y
    connect \Y $procmux$3592_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6444
    connect \B $procmux$3592_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:981$1257_CHECK[0:0]$1711
  end
  attribute \src "hyperram.v:983.7-983.82|hyperram.v:983.3-984.66"
  cell $mux $procmux$3596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:983$2431_Y
    connect \Y $procmux$3596_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3596_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:984$1258_EN[0:0]$1714
  end
  attribute \src "hyperram.v:983.7-983.82|hyperram.v:983.3-984.66"
  cell $mux $procmux$3600
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6446
    connect \B $ne$hyperram.v:984$2432_Y
    connect \S $logic_and$hyperram.v:983$2431_Y
    connect \Y $procmux$3600_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6448
    connect \B $procmux$3600_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:984$1258_CHECK[0:0]$1713
  end
  attribute \src "hyperram.v:986.7-986.81|hyperram.v:986.3-987.51"
  cell $mux $procmux$3604
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:986$2440_Y
    connect \Y $procmux$3604_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3604_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:987$1259_EN[0:0]$1716
  end
  attribute \src "hyperram.v:986.7-986.81|hyperram.v:986.3-987.51"
  cell $mux $procmux$3608
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6450
    connect \B $eq$hyperram.v:1026$2543_Y
    connect \S $logic_and$hyperram.v:986$2440_Y
    connect \Y $procmux$3608_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6452
    connect \B $procmux$3608_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:987$1259_CHECK[0:0]$1715
  end
  attribute \src "hyperram.v:989.7-989.99|hyperram.v:989.3-990.52"
  cell $mux $procmux$3612
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:989$2450_Y
    connect \Y $procmux$3612_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3612_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:990$1260_EN[0:0]$1718
  end
  attribute \src "hyperram.v:989.7-989.99|hyperram.v:989.3-990.52"
  cell $mux $procmux$3616
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6454
    connect \B $0$past$hyperram.v:1071$1173$0[0:0]$1566
    connect \S $logic_and$hyperram.v:989$2450_Y
    connect \Y $procmux$3616_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$3618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6456
    connect \B $procmux$3616_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:990$1260_CHECK[0:0]$1717
  end
  attribute \src "hyperram.v:996.7-996.85|hyperram.v:996.3-997.67"
  cell $mux $procmux$3620
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:996$2461_Y
    connect \Y $procmux$3620_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3622
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3620_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:997$1261_EN[0:0]$1720
  end
  attribute \src "hyperram.v:996.7-996.85|hyperram.v:996.3-997.67"
  cell $mux $procmux$3624
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6458
    connect \B $eq$hyperram.v:997$2463_Y
    connect \S $logic_and$hyperram.v:996$2461_Y
    connect \Y $procmux$3624_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3626
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6460
    connect \B $procmux$3624_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:997$1261_CHECK[0:0]$1719
  end
  attribute \src "hyperram.v:999.7-999.79|hyperram.v:999.3-1000.55"
  cell $mux $procmux$3628
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:999$2471_Y
    connect \Y $procmux$3628_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3630
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3628_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1000$1262_EN[0:0]$1722
  end
  attribute \src "hyperram.v:999.7-999.79|hyperram.v:999.3-1000.55"
  cell $mux $procmux$3632
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6462
    connect \B $eq$hyperram.v:1000$2472_Y
    connect \S $logic_and$hyperram.v:999$2471_Y
    connect \Y $procmux$3632_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6464
    connect \B $procmux$3632_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1000$1262_CHECK[0:0]$1721
  end
  attribute \src "hyperram.v:1002.7-1002.77|hyperram.v:1002.3-1003.49"
  cell $mux $procmux$3636
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1002$2480_Y
    connect \Y $procmux$3636_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3636_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1003$1263_EN[0:0]$1724
  end
  attribute \src "hyperram.v:1002.7-1002.77|hyperram.v:1002.3-1003.49"
  cell $mux $procmux$3640
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6466
    connect \B $eq$hyperram.v:1003$2481_Y
    connect \S $logic_and$hyperram.v:1002$2480_Y
    connect \Y $procmux$3640_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3642
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6468
    connect \B $procmux$3640_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1003$1263_CHECK[0:0]$1723
  end
  attribute \src "hyperram.v:1005.7-1005.79|hyperram.v:1005.3-1006.54"
  cell $mux $procmux$3644
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1005$2489_Y
    connect \Y $procmux$3644_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3646
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3644_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1006$1264_EN[0:0]$1726
  end
  attribute \src "hyperram.v:1005.7-1005.79|hyperram.v:1005.3-1006.54"
  cell $mux $procmux$3648
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6470
    connect \B $eq$hyperram.v:1006$2490_Y
    connect \S $logic_and$hyperram.v:1005$2489_Y
    connect \Y $procmux$3648_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3650
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6472
    connect \B $procmux$3648_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1006$1264_CHECK[0:0]$1725
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$3653
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$3653_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$3655
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3653_Y
    connect \S $logic_and$hyperram.v:1008$2498_Y
    connect \Y $procmux$3655_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3657
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3655_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1010$1265_EN[0:0]$1728
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$3660
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6474
    connect \B $eq$hyperram.v:1010$2505_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$3660_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$3662
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6476
    connect \B $procmux$3660_Y
    connect \S $logic_and$hyperram.v:1008$2498_Y
    connect \Y $procmux$3662_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3664
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6478
    connect \B $procmux$3662_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1010$1265_CHECK[0:0]$1727
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$3667
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$3667_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$3669
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3667_Y
    connect \S $logic_and$hyperram.v:1008$2498_Y
    connect \Y $procmux$3669_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3669_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1012$1266_EN[0:0]$1730
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$3674
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1012$2512_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6480
    connect \S \fixed_latency_r
    connect \Y $procmux$3674_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$3676
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6482
    connect \B $procmux$3674_Y
    connect \S $logic_and$hyperram.v:1008$2498_Y
    connect \Y $procmux$3676_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3678
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6484
    connect \B $procmux$3676_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1012$1266_CHECK[0:0]$1729
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3680_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3682
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3680_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1016$1267_EN[0:0]$1732
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3684
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6486
    connect \B $eq$hyperram.v:1016$2523_Y
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3684_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3686
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6488
    connect \B $procmux$3684_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1016$1267_CHECK[0:0]$1731
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3691
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3443_Y
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3691_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3691_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1018$1268_EN[0:0]$1734
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1017.8-1017.18|hyperram.v:1017.4-1020.55"
  cell $mux $procmux$3696
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6490
    connect \B $eq$hyperram.v:1018$2524_Y
    connect \S \CA_r [46]
    connect \Y $procmux$3696_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3698
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6492
    connect \B $procmux$3696_Y
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3698_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3700
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6494
    connect \B $procmux$3698_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1018$1268_CHECK[0:0]$1733
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3429_Y
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3705_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3707
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3705_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1020$1269_EN[0:0]$1736
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1017.8-1017.18|hyperram.v:1017.4-1020.55"
  cell $mux $procmux$3710
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1020$2525_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6496
    connect \S \CA_r [46]
    connect \Y $procmux$3710_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$3712
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6498
    connect \B $procmux$3710_Y
    connect \S $logic_and$hyperram.v:1015$2520_Y
    connect \Y $procmux$3712_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3714
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6500
    connect \B $procmux$3712_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1020$1269_CHECK[0:0]$1735
  end
  attribute \src "hyperram.v:1023.7-1023.84|hyperram.v:1023.3-1024.55"
  cell $mux $procmux$3716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1023$2533_Y
    connect \Y $procmux$3716_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3718
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3716_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1024$1270_EN[0:0]$1738
  end
  attribute \src "hyperram.v:1023.7-1023.84|hyperram.v:1023.3-1024.55"
  cell $mux $procmux$3720
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6502
    connect \B $eq$hyperram.v:1024$2534_Y
    connect \S $logic_and$hyperram.v:1023$2533_Y
    connect \Y $procmux$3720_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3722
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6504
    connect \B $procmux$3720_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1024$1270_CHECK[0:0]$1737
  end
  attribute \src "hyperram.v:1026.7-1026.117|hyperram.v:1026.3-1027.57"
  cell $mux $procmux$3724
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1026$2544_Y
    connect \Y $procmux$3724_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3726
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3724_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1027$1271_EN[0:0]$1740
  end
  attribute \src "hyperram.v:1026.7-1026.117|hyperram.v:1026.3-1027.57"
  cell $mux $procmux$3728
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6506
    connect \B $eq$hyperram.v:1027$2545_Y
    connect \S $logic_and$hyperram.v:1026$2544_Y
    connect \Y $procmux$3728_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3730
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6508
    connect \B $procmux$3728_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1027$1271_CHECK[0:0]$1739
  end
  attribute \src "hyperram.v:1029.7-1029.80|hyperram.v:1029.3-1030.56"
  cell $mux $procmux$3732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$2553_Y
    connect \Y $procmux$3732_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3732_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1030$1272_EN[0:0]$1742
  end
  attribute \src "hyperram.v:1029.7-1029.80|hyperram.v:1029.3-1030.56"
  cell $mux $procmux$3736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6510
    connect \B $eq$hyperram.v:1030$2554_Y
    connect \S $logic_and$hyperram.v:1029$2553_Y
    connect \Y $procmux$3736_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$3738
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6512
    connect \B $procmux$3736_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1030$1272_CHECK[0:0]$1741
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3742
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6514
    connect \B $ne$hyperram.v:1036$2557_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1036$1273_CHECK[0:0]$1743
  end
  attribute \src "hyperram.v:1038.7-1038.96|hyperram.v:1038.3-1039.41"
  cell $mux $procmux$3744
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$2566_Y
    connect \Y $procmux$3744_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3746
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3744_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1039$1274_EN[0:0]$1746
  end
  attribute \src "hyperram.v:1038.7-1038.96|hyperram.v:1038.3-1039.41"
  cell $mux $procmux$3748
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6516
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1038$2566_Y
    connect \Y $procmux$3748_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3750
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6518
    connect \B $procmux$3748_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1039$1274_CHECK[0:0]$1745
  end
  attribute \src "hyperram.v:1041.7-1041.64|hyperram.v:1041.3-1042.40"
  cell $mux $procmux$3752
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1041$2570_Y
    connect \Y $procmux$3752_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3754
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3752_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1042$1275_EN[0:0]$1748
  end
  attribute \src "hyperram.v:1041.7-1041.64|hyperram.v:1041.3-1042.40"
  cell $mux $procmux$3756
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6520
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1041$2570_Y
    connect \Y $procmux$3756_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3758
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6522
    connect \B $procmux$3756_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1042$1275_CHECK[0:0]$1747
  end
  attribute \src "hyperram.v:1044.7-1044.122|hyperram.v:1044.3-1045.43"
  cell $mux $procmux$3760
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1044$2578_Y
    connect \Y $procmux$3760_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3762
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3760_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1045$1276_EN[0:0]$1750
  end
  attribute \src "hyperram.v:1044.7-1044.122|hyperram.v:1044.3-1045.43"
  cell $mux $procmux$3764
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6524
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1044$2578_Y
    connect \Y $procmux$3764_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3766
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6526
    connect \B $procmux$3764_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1045$1276_CHECK[0:0]$1749
  end
  attribute \src "hyperram.v:1047.7-1047.28|hyperram.v:1047.3-1048.38"
  cell $mux $procmux$3768
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1047$2579_Y
    connect \Y $procmux$3768_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3768_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1048$1277_EN[0:0]$1752
  end
  attribute \src "hyperram.v:1047.7-1047.28|hyperram.v:1047.3-1048.38"
  cell $mux $procmux$3772
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6528
    connect \B \busy_r
    connect \S $ne$hyperram.v:1047$2579_Y
    connect \Y $procmux$3772_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$3774
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6530
    connect \B $procmux$3772_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1048$1277_CHECK[0:0]$1751
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$3778
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6532
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1053$1278_CHECK[0:0]$1753
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$3781
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1056$2589_Y
    connect \Y $procmux$3781_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$3783
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3781_Y
    connect \S $logic_and$hyperram.v:1055$2586_Y
    connect \Y $procmux$3783_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$3785
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3783_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1057$1279_EN[0:0]$1756
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$3788
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6534
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1056$2589_Y
    connect \Y $procmux$3788_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$3790
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6536
    connect \B $procmux$3788_Y
    connect \S $logic_and$hyperram.v:1055$2586_Y
    connect \Y $procmux$3790_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$3792
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6538
    connect \B $procmux$3790_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1057$1279_CHECK[0:0]$1755
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$3795
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1056$2589_Y
    connect \Y $procmux$3795_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$3797
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3795_Y
    connect \S $logic_and$hyperram.v:1055$2586_Y
    connect \Y $procmux$3797_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$3799
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3797_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1059$1280_EN[0:0]$1758
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$3802
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1059$2590_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6540
    connect \S $logic_and$hyperram.v:1056$2589_Y
    connect \Y $procmux$3802_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$3804
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6542
    connect \B $procmux$3802_Y
    connect \S $logic_and$hyperram.v:1055$2586_Y
    connect \Y $procmux$3804_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$3806
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6544
    connect \B $procmux$3804_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1059$1280_CHECK[0:0]$1757
  end
  attribute \src "hyperram.v:1071.7-1071.34|hyperram.v:1071.3-1072.45"
  cell $mux $procmux$3812
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$hyperram.v:1071$1173$0
    connect \Y $procmux$3812_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3814
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3812_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1072$1282_EN[0:0]$1762
  end
  attribute \src "hyperram.v:1071.7-1071.34|hyperram.v:1071.3-1072.45"
  cell $mux $procmux$3816
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6546
    connect \B $eq$hyperram.v:1072$2594_Y
    connect \S $past$hyperram.v:1071$1173$0
    connect \Y $procmux$3816_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3818
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6548
    connect \B $procmux$3816_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1072$1282_CHECK[0:0]$1761
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3823
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$3824_CMP
    connect \Y $procmux$3823_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $eq $procmux$3824_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$3824_CMP
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3825
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3823_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3825_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3827
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3825_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1084$1283_EN[0:0]$1764
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3832
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6550
    connect \B $eq$hyperram.v:1084$2600_Y
    connect \S $procmux$3824_CMP
    connect \Y $procmux$3832_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3834
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6552
    connect \B $procmux$3832_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3834_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3836
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6554
    connect \B $procmux$3834_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1084$1283_CHECK[0:0]$1763
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3840
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1018$2524_Y
    connect \Y $procmux$3840_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3842
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3840_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3842_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3844
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3842_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1085$1284_EN[0:0]$1766
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3848
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6556
    connect \B $eq$hyperram.v:1085$2601_Y
    connect \S $eq$hyperram.v:1018$2524_Y
    connect \Y $procmux$3848_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3850
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6558
    connect \B $procmux$3848_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3850_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3852
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6560
    connect \B $procmux$3850_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1085$1284_CHECK[0:0]$1765
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3855
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$3856_CMP
    connect \Y $procmux$3855_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $eq $procmux$3856_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$3856_CMP
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3857
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3855_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3857_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3859
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3857_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1086$1285_EN[0:0]$1768
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3862
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6562
    connect \B $eq$hyperram.v:1086$2602_Y
    connect \S $procmux$3856_CMP
    connect \Y $procmux$3862_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3864
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6564
    connect \B $procmux$3862_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3864_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3866
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6566
    connect \B $procmux$3864_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1086$1285_CHECK[0:0]$1767
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$1338_Y
    connect \Y $procmux$3868_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3870
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3868_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3870_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3872
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3870_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1087$1286_EN[0:0]$1770
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$3874
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6568
    connect \B $eq$hyperram.v:1087$2603_Y
    connect \S $eq$hyperram.v:240$1338_Y
    connect \Y $procmux$3874_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$3876
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6570
    connect \B $procmux$3874_Y
    connect \S $logic_and$hyperram.v:1078$2599_Y
    connect \Y $procmux$3876_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$3878
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6572
    connect \B $procmux$3876_Y
    connect \S $logic_and$hyperram.v:1035$2556_Y
    connect \Y $0$formal$hyperram.v:1087$1286_CHECK[0:0]$1769
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$3880
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1094$2616_Y
    connect \Y $procmux$3880_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$3882
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3880_Y
    connect \S $logic_and$hyperram.v:1093$2607_Y
    connect \Y $0$formal$hyperram.v:1095$1287_EN[0:0]$1772
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$3884
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6574
    connect \B $eq$hyperram.v:1095$2617_Y
    connect \S $logic_and$hyperram.v:1094$2616_Y
    connect \Y $procmux$3884_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$3886
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6576
    connect \B $procmux$3884_Y
    connect \S $logic_and$hyperram.v:1093$2607_Y
    connect \Y $0$formal$hyperram.v:1095$1287_CHECK[0:0]$1771
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$3892
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6578
    connect \B $eq$hyperram.v:1096$2618_Y
    connect \S $logic_and$hyperram.v:1094$2616_Y
    connect \Y $procmux$3892_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$3894
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6580
    connect \B $procmux$3892_Y
    connect \S $logic_and$hyperram.v:1093$2607_Y
    connect \Y $0$formal$hyperram.v:1096$1288_CHECK[0:0]$1773
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$3900
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6582
    connect \B $eq$hyperram.v:1097$2619_Y
    connect \S $logic_and$hyperram.v:1094$2616_Y
    connect \Y $procmux$3900_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$3902
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6584
    connect \B $procmux$3900_Y
    connect \S $logic_and$hyperram.v:1093$2607_Y
    connect \Y $0$formal$hyperram.v:1097$1289_CHECK[0:0]$1775
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$3908
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6586
    connect \B $eq$hyperram.v:1098$2621_Y
    connect \S $logic_and$hyperram.v:1094$2616_Y
    connect \Y $procmux$3908_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$3910
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6588
    connect \B $procmux$3908_Y
    connect \S $logic_and$hyperram.v:1093$2607_Y
    connect \Y $0$formal$hyperram.v:1098$1290_CHECK[0:0]$1777
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$3914
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1024$2534_Y $eq$hyperram.v:297$1361_Y $eq$hyperram.v:1006$2490_Y $eq$hyperram.v:240$1337_Y }
    connect \Y $procmux$3914_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$3919
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$3922_Y $procmux$3914_Y }
    connect \S { $eq$hyperram.v:1002$2479_Y $eq$hyperram.v:1005$2488_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$3922
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:1003$2481_Y $procmux$3927_CMP $eq$hyperram.v:1024$2534_Y $eq$hyperram.v:297$1361_Y $eq$hyperram.v:1006$2490_Y $eq$hyperram.v:240$1337_Y }
    connect \Y $procmux$3922_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$3927_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$3927_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3931
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1018$2524_Y
    connect \Y $procmux$3931_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3933
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$3931_Y
    connect \S $logic_or$hyperram.v:309$1365_Y
    connect \Y $procmux$3933_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3935
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$3933_Y }
    connect \S { $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$3935_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3939
    parameter \WIDTH 8
    connect \A $procmux$3935_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3941
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$3856_CMP
    connect \Y $procmux$3941_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3943
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$3941_Y
    connect \S $logic_or$hyperram.v:309$1365_Y
    connect \Y $procmux$3943_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3945
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$3943_Y }
    connect \S { $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$3945_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3949
    parameter \WIDTH 8
    connect \A $procmux$3945_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3953
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$3824_CMP
    connect \Y $procmux$3953_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3955
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$3953_Y
    connect \S $logic_or$hyperram.v:309$1365_Y
    connect \Y $procmux$3955_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3957
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$3955_Y }
    connect \S { $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$3957_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3961
    parameter \WIDTH 8
    connect \A $procmux$3957_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$3966
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1020$2525_Y
    connect \Y $procmux$3966_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3968
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$3966_Y
    connect \S $logic_or$hyperram.v:309$1365_Y
    connect \Y $procmux$3968_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3970
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$3968_Y }
    connect \S { $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$3970_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3974
    parameter \WIDTH 8
    connect \A $procmux$3970_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3977
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$1360_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$3979
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$1367_Y [2:0]
    connect \S $ne$hyperram.v:245$1341_Y
    connect \Y $procmux$3979_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$3981
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$3979_Y
    connect \S $logic_or$hyperram.v:309$1365_Y
    connect \Y $procmux$3981_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3983
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$3988_Y $procmux$3981_Y }
    connect \S { $eq$hyperram.v:1002$2479_Y $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$3983_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$3986
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$3986_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$3988
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$3986_Y
    connect \S $eq$hyperram.v:297$1361_Y
    connect \Y $procmux$3988_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3992
    parameter \WIDTH 3
    connect \A $procmux$3983_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$3995
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$1361_Y
    connect \Y $procmux$3995_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3997
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$3995_Y }
    connect \S { $eq$hyperram.v:1029$2552_Y $eq$hyperram.v:1002$2479_Y }
    connect \Y $procmux$3997_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4001
    parameter \WIDTH 1
    connect \A $procmux$3997_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$4003
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1015$2519_Y
    connect \Y $procmux$4003_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$4006
    parameter \WIDTH 1
    connect \A $procmux$4003_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4014
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4014_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4016
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$4014_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4016_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4019
    parameter \WIDTH 13
    connect \A $procmux$4016_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4027
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4027_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4029
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$4027_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4029_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4032
    parameter \WIDTH 3
    connect \A $procmux$4029_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4040
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4040_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4042
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$4040_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4042_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4045
    parameter \WIDTH 29
    connect \A $procmux$4042_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4053
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4053_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4055
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$4053_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4055_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4058
    parameter \WIDTH 1
    connect \A $procmux$4055_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4066
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4066_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4068
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$4066_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4068_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4071
    parameter \WIDTH 1
    connect \A $procmux$4068_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4079
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$1315_Y
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4079_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4081
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$4079_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4081_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4084
    parameter \WIDTH 1
    connect \A $procmux$4081_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4087
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4087_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4089
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$4124_Y $procmux$4119_Y $procmux$4115_Y $procmux$4105_Y $procmux$4098_Y $procmux$4094_Y $procmux$4087_Y }
    connect \S { $eq$hyperram.v:1029$2552_Y $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1002$2479_Y $eq$hyperram.v:1008$2497_Y $eq$hyperram.v:1005$2488_Y $eq$hyperram.v:1015$2519_Y $eq$hyperram.v:1026$2543_Y }
    connect \Y $procmux$4089_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$4091
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4091_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4094
    parameter \WIDTH 6
    connect \A $procmux$4091_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$1339_Y
    connect \Y $procmux$4094_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$4098
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4098_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$4102
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $auto$wreduce.cc:454:run$5486 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4102_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$4105
    parameter \WIDTH 6
    connect \A $procmux$4102_Y
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4105_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$4109
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$4109_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$4112
    parameter \WIDTH 6
    connect \A $procmux$4109_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$4112_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$4115
    parameter \WIDTH 6
    connect \A $procmux$4112_Y
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4115_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$4119
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $auto$wreduce.cc:454:run$5485 [5:0]
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4119_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4124
    parameter \WIDTH 6
    connect \A $procmux$4091_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4124_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4128
    parameter \WIDTH 6
    connect \A $procmux$4089_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4131
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4131_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4133
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$4164_Y $procmux$4161_Y $procmux$4157_Y $procmux$4147_Y $procmux$4140_Y $procmux$4136_Y $procmux$4131_Y }
    connect \S { $eq$hyperram.v:1029$2552_Y $0$past$hyperram.v:1071$1173$0[0:0]$1566 $eq$hyperram.v:1002$2479_Y $eq$hyperram.v:1008$2497_Y $eq$hyperram.v:1005$2488_Y $eq$hyperram.v:1015$2519_Y $eq$hyperram.v:1026$2543_Y }
    connect \Y $procmux$4133_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4136
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$1339_Y
    connect \Y $procmux$4136_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$4140
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4140_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$4147
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$5484 [0] }
    connect \B \bus_state_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4147_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$4151
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$4151_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$4154
    parameter \WIDTH 3
    connect \A $procmux$4151_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$4154_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$4157
    parameter \WIDTH 3
    connect \A $procmux$4154_Y
    connect \B \bus_state_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4157_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$4161
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4161_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4164
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4164_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4168
    parameter \WIDTH 3
    connect \A $procmux$4133_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$4172
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$1342_Y
    connect \S $logic_or$hyperram.v:240$1339_Y
    connect \Y $procmux$4172_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4174
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$4176_Y $procmux$4172_Y }
    connect \S { $eq$hyperram.v:1029$2552_Y $eq$hyperram.v:1015$2519_Y }
    connect \Y $procmux$4174_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4176
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4176_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4180
    parameter \WIDTH 1
    connect \A $procmux$4174_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$4183
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$4088_CMP
    connect \Y $procmux$4183_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$4185
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$4187_Y $procmux$4183_Y }
    connect \S { $eq$hyperram.v:1029$2552_Y $eq$hyperram.v:1026$2543_Y }
    connect \Y $procmux$4185_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4187
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4187_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4191
    parameter \WIDTH 1
    connect \A $procmux$4185_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4199
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4199_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4201
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$4199_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4201_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4204
    parameter \WIDTH 4
    connect \A $procmux$4201_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4207
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$4215
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$1314_Y
    connect \Y $procmux$4215_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4217
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$4215_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4217_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4220
    parameter \WIDTH 32
    connect \A $procmux$4217_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4228
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4228_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4230
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$4228_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4230_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4233
    parameter \WIDTH 1
    connect \A $procmux$4230_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4241
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4241_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4243
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$4241_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4243_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4246
    parameter \WIDTH 1
    connect \A $procmux$4243_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4254
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $auto$wreduce.cc:454:run$5491 [4:0]
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4254_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4256
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$4254_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4256_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4259
    parameter \WIDTH 5
    connect \A $procmux$4256_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4267
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4267_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4269
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$4267_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4269_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4272
    parameter \WIDTH 4
    connect \A $procmux$4269_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4280
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $auto$wreduce.cc:454:run$5490 [3:0]
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4280_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4282
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$4280_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4282_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4285
    parameter \WIDTH 4
    connect \A $procmux$4282_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4293
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4293_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4295
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$4293_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4295_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4298
    parameter \WIDTH 4
    connect \A $procmux$4295_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$4306
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$1321_Y
    connect \Y $procmux$4306_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$4308
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$4306_Y
    connect \S $eq$hyperram.v:1029$2552_Y
    connect \Y $procmux$4308_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$4311
    parameter \WIDTH 4
    connect \A $procmux$4308_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$4314
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$5494 [5:0]
    connect \B $auto$wreduce.cc:454:run$5493 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4314_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$4318
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$5492 [5:0]
    connect \B $ternary$hyperram.v:89$1294_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$4318_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$4320
    parameter \WIDTH 6
    connect \A $procmux$4314_Y
    connect \B $procmux$4318_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$4088_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$1316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$1316_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$5474 [0]
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$2358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$5481 [9:0] }
    connect \Y $shiftx$hyperram.v:0$2358_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$2362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$5481 [9:0] }
    connect \Y $shiftx$hyperram.v:0$2362_Y
  end
  attribute \src "hyperram.v:1010.55-1010.94"
  cell $sub $sub$hyperram.v:1010$2502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$5477 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [7:0] }
  end
  attribute \src "hyperram.v:1010.55-1010.105"
  cell $sub $sub$hyperram.v:1010$2504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$5475 [0]
    connect \Y $sub$hyperram.v:1010$2504_Y
  end
  attribute \src "hyperram.v:1012.54-1012.94"
  cell $sub $sub$hyperram.v:1012$2509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$5479 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [7:0] }
  end
  attribute \src "hyperram.v:1012.54-1012.105"
  cell $sub $sub$hyperram.v:1012$2511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$5475 [0]
    connect \Y $sub$hyperram.v:1012$2511_Y
  end
  attribute \src "hyperram.v:1016.51-1016.66"
  cell $sub $sub$hyperram.v:1016$2522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$5480 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$1312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$5485 [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$1334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$5486 [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$1367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$1367_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$1292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$5487 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$1293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$1296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$5487 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$5488 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [4:0] }
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$5489 [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$1324
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$1322_Y
    connect \Y $auto$wreduce.cc:454:run$5490 [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$1327
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$1325_Y
    connect \Y $auto$wreduce.cc:454:run$5491 [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$1360
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$1360_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$1380
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$5483 [0]
    connect \S $logic_and$hyperram.v:335$1376_Y
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$1294
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$5487 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:89$1294_Y [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$1299
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$5489 [5:0]
    connect \B $auto$wreduce.cc:454:run$5488 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$5492 [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$1302
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$5487 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$5493 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$1307
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$5489 [5:0]
    connect \B $auto$wreduce.cc:454:run$5488 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$5494 [5:0]
  end
  attribute \src "hyperram.v:1036.3-1036.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1036$1273_CHECK
    connect \EN $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$1252_CHECK
    connect \EN $formal$hyperram.v:965$1252_EN
  end
  attribute \src "hyperram.v:997.4-997.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:997$1261_CHECK
    connect \EN $formal$hyperram.v:997$1261_EN
  end
  attribute \src "hyperram.v:1069.3-1069.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1053$1278_CHECK
    connect \EN $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:1072.4-1072.44"
  cell $assert \_datar_r_clear_
    connect \A $formal$hyperram.v:1072$1282_CHECK
    connect \EN $formal$hyperram.v:1072$1282_EN
  end
  attribute \src "hyperram.v:1039.4-1039.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1039$1274_CHECK
    connect \EN $formal$hyperram.v:1039$1274_EN
  end
  attribute \src "hyperram.v:987.4-987.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:987$1259_CHECK
    connect \EN $formal$hyperram.v:987$1259_EN
  end
  attribute \src "hyperram.v:1042.4-1042.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1042$1275_CHECK
    connect \EN $formal$hyperram.v:1042$1275_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$1248_CHECK
    connect \EN $formal$hyperram.v:949$1248_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$1247_CHECK
    connect \EN $formal$hyperram.v:944$1244_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$1245_CHECK
    connect \EN $formal$hyperram.v:944$1244_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$1246_CHECK
    connect \EN $formal$hyperram.v:944$1244_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$1244_CHECK
    connect \EN $formal$hyperram.v:944$1244_EN
  end
  attribute \src "hyperram.v:891.4-891.37"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$1235_CHECK
    connect \EN $formal$hyperram.v:891$1235_EN
  end
  attribute \src "hyperram.v:889.4-889.38"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$1234_CHECK
    connect \EN $formal$hyperram.v:889$1234_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$1242_CHECK
    connect \EN $formal$hyperram.v:937$1242_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$1243_CHECK
    connect \EN $formal$hyperram.v:939$1243_EN
  end
  attribute \src "hyperram.v:925.4-925.41"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$1239_CHECK
    connect \EN $formal$hyperram.v:925$1239_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$1241_CHECK
    connect \EN $formal$hyperram.v:931$1241_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$1240_CHECK
    connect \EN $formal$hyperram.v:929$1240_EN
  end
  attribute \src "hyperram.v:923.4-923.42"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$1238_CHECK
    connect \EN $formal$hyperram.v:923$1238_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$1249_CHECK
    connect \EN $formal$hyperram.v:955$1249_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$1250_CHECK
    connect \EN $formal$hyperram.v:959$1250_EN
  end
  attribute \src "hyperram.v:972.5-972.89"
  cell $assert \_latency_then_read_
    connect \A $formal$hyperram.v:972$1254_CHECK
    connect \EN $formal$hyperram.v:972$1254_EN
  end
  attribute \src "hyperram.v:974.5-974.91"
  cell $assert \_latency_then_write_
    connect \A $formal$hyperram.v:974$1255_CHECK
    connect \EN $formal$hyperram.v:974$1255_EN
  end
  attribute \src "hyperram.v:1003.4-1003.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:1003$1263_CHECK
    connect \EN $formal$hyperram.v:1003$1263_EN
  end
  attribute \src "hyperram.v:1010.5-1010.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1010$1265_CHECK
    connect \EN $formal$hyperram.v:1010$1265_EN
  end
  attribute \src "hyperram.v:1030.4-1030.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1030$1272_CHECK
    connect \EN $formal$hyperram.v:1030$1272_EN
  end
  attribute \src "hyperram.v:1027.4-1027.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1027$1271_CHECK
    connect \EN $formal$hyperram.v:1027$1271_EN
  end
  attribute \src "hyperram.v:1000.4-1000.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:1000$1262_CHECK
    connect \EN $formal$hyperram.v:1000$1262_EN
  end
  attribute \src "hyperram.v:1016.4-1016.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1016$1267_CHECK
    connect \EN $formal$hyperram.v:1016$1267_EN
  end
  attribute \src "hyperram.v:1012.5-1012.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1012$1266_CHECK
    connect \EN $formal$hyperram.v:1012$1266_EN
  end
  attribute \src "hyperram.v:1024.4-1024.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1024$1270_CHECK
    connect \EN $formal$hyperram.v:1024$1270_EN
  end
  attribute \src "hyperram.v:1006.4-1006.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1006$1264_CHECK
    connect \EN $formal$hyperram.v:1006$1264_EN
  end
  attribute \src "hyperram.v:1020.5-1020.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1020$1269_CHECK
    connect \EN $formal$hyperram.v:1020$1269_EN
  end
  attribute \src "hyperram.v:1018.5-1018.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1018$1268_CHECK
    connect \EN $formal$hyperram.v:1018$1268_EN
  end
  attribute \src "hyperram.v:1048.4-1048.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1048$1277_CHECK
    connect \EN $formal$hyperram.v:1048$1277_EN
  end
  attribute \src "hyperram.v:981.4-981.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:981$1257_CHECK
    connect \EN $formal$hyperram.v:981$1257_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$1251_CHECK
    connect \EN $formal$hyperram.v:962$1251_EN
  end
  attribute \src "hyperram.v:978.4-978.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:978$1256_CHECK
    connect \EN $formal$hyperram.v:978$1256_EN
  end
  attribute \src "hyperram.v:1059.5-1059.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1059$1280_CHECK
    connect \EN $formal$hyperram.v:1059$1280_EN
  end
  attribute \src "hyperram.v:1057.5-1057.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1057$1279_CHECK
    connect \EN $formal$hyperram.v:1057$1279_EN
  end
  attribute \src "hyperram.v:1045.4-1045.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1045$1276_CHECK
    connect \EN $formal$hyperram.v:1045$1276_EN
  end
  attribute \src "hyperram.v:990.4-990.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:990$1260_CHECK
    connect \EN $formal$hyperram.v:990$1260_EN
  end
  attribute \src "hyperram.v:984.4-984.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:984$1258_CHECK
    connect \EN $formal$hyperram.v:984$1258_EN
  end
  attribute \src "hyperram.v:1095.4-1095.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1095$1287_CHECK
    connect \EN $formal$hyperram.v:1095$1287_EN
  end
  attribute \src "hyperram.v:1098.4-1098.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1098$1290_CHECK
    connect \EN $formal$hyperram.v:1095$1287_EN
  end
  attribute \src "hyperram.v:1097.4-1097.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1097$1289_CHECK
    connect \EN $formal$hyperram.v:1095$1287_EN
  end
  attribute \src "hyperram.v:1096.4-1096.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1096$1288_CHECK
    connect \EN $formal$hyperram.v:1095$1287_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$1223_CHECK
    connect \EN $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$1230_CHECK
    connect \EN $formal$hyperram.v:877$1230_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$1231_CHECK
    connect \EN $formal$hyperram.v:879$1231_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$1225_CHECK
    connect \EN $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$1227_CHECK
    connect \EN $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$1226_CHECK
    connect \EN $formal$hyperram.v:867$1225_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$1224_CHECK
    connect \EN $formal$hyperram.v:854$1222_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$1228_CHECK
    connect \EN $formal$hyperram.v:872$1228_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$1229_CHECK
    connect \EN $formal$hyperram.v:874$1229_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$1253_CHECK
    connect \EN $formal$hyperram.v:968$1253_EN
  end
  connect $auto$wreduce.cc:454:run$5474 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5475 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5476 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5477 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$5478 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$5479 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$5480 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$5481 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$5484 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$5487 [30:6] { $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] $auto$wreduce.cc:454:run$5487 [31] }
  connect $sub$hyperram.v:1010$2502_Y [30:8] { $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] $sub$hyperram.v:1010$2502_Y [31] }
  connect $sub$hyperram.v:1012$2509_Y [30:8] { $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] $sub$hyperram.v:1012$2509_Y [31] }
  connect $sub$hyperram.v:1016$2522_Y [30:7] { $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] $sub$hyperram.v:1016$2522_Y [31] }
  connect $sub$hyperram.v:89$1293_Y [30:5] { $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] $sub$hyperram.v:89$1293_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
attribute \keep 1
attribute \hdlname "\\wb_hyperram"
attribute \top 1
attribute \src "wb_hyperram.v:2.1-575.10"
module \wb_hyperram
  parameter \BASE_ADDR 805306368
  parameter \MEM_SIZE 8388608
  parameter \HB_RAM_ADDR_MASK 32'11111111100000000000000000000000
  parameter \HB_RAM_BASE 805306368
  parameter \HB_REG_OR_CSR_ADDR_MASK 32'11111111110000000000000000000000
  parameter \HB_REG_BASE 813694976
  parameter \CSR_BASE 817889280
  parameter \CSR_LATENCY_BASE 817889280
  parameter \CSR_TPRE_TPOST_BASE 817889284
  parameter \CSR_TCSH_BASE 817889288
  parameter \CSR_TRMAX_BASE 817889292
  parameter \CSR_STATUS_BASE 817889296
  parameter \WB_RST 0
  parameter \WB_IDLE 1
  parameter \WB_WAITING 2
  parameter \WB_FINISH 3
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_ack_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\hb_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire width 2 $0\wb_state[1:0]
  wire $and$wb_hyperram.v:0$463_Y
  wire $and$wb_hyperram.v:0$472_Y
  wire $and$wb_hyperram.v:0$476_Y
  wire $and$wb_hyperram.v:0$494_Y
  wire $and$wb_hyperram.v:0$507_Y
  attribute \src "wb_hyperram.v:107.31-107.59"
  wire $and$wb_hyperram.v:107$207_Y
  attribute \src "wb_hyperram.v:107.31-107.74"
  wire $and$wb_hyperram.v:107$208_Y
  attribute \src "wb_hyperram.v:121.31-121.62"
  wire $and$wb_hyperram.v:121$211_Y
  attribute \src "wb_hyperram.v:121.31-121.77"
  wire $and$wb_hyperram.v:121$212_Y
  attribute \src "wb_hyperram.v:135.31-135.56"
  wire $and$wb_hyperram.v:135$215_Y
  attribute \src "wb_hyperram.v:135.31-135.71"
  wire $and$wb_hyperram.v:135$216_Y
  attribute \src "wb_hyperram.v:149.31-149.57"
  wire $and$wb_hyperram.v:149$219_Y
  attribute \src "wb_hyperram.v:149.31-149.72"
  wire $and$wb_hyperram.v:149$220_Y
  attribute \src "wb_hyperram.v:205.12-205.41"
  wire width 32 $and$wb_hyperram.v:205$225_Y
  attribute \src "wb_hyperram.v:205.64-205.100"
  wire width 32 $and$wb_hyperram.v:205$227_Y
  attribute \src "wb_hyperram.v:237.8-237.29"
  wire $and$wb_hyperram.v:237$239_Y
  attribute \src "wb_hyperram.v:69.19-69.49"
  wire width 32 $and$wb_hyperram.v:69$193_Y
  attribute \src "wb_hyperram.v:71.19-71.56"
  wire width 32 $and$wb_hyperram.v:71$195_Y
  wire $auto$clk2fflogic.cc:156:execute$6225
  wire $auto$clk2fflogic.cc:156:execute$6235
  wire $auto$clk2fflogic.cc:156:execute$6245
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$6227
  wire $auto$clk2fflogic.cc:192:execute$6231
  wire $auto$clk2fflogic.cc:192:execute$6241
  wire $auto$clk2fflogic.cc:192:execute$6251
  wire $auto$rtlil.cc:2167:Eqx$6230
  wire $auto$rtlil.cc:2817:Anyseq$6604
  wire $auto$rtlil.cc:2817:Anyseq$6606
  wire $auto$rtlil.cc:2817:Anyseq$6608
  wire $auto$rtlil.cc:2817:Anyseq$6610
  wire $auto$rtlil.cc:2817:Anyseq$6612
  wire $auto$rtlil.cc:2817:Anyseq$6614
  wire $auto$rtlil.cc:2817:Anyseq$6616
  wire $auto$rtlil.cc:2817:Anyseq$6618
  wire $auto$rtlil.cc:2817:Anyseq$6620
  wire $auto$rtlil.cc:2817:Anyseq$6622
  wire $auto$rtlil.cc:2817:Anyseq$6624
  wire $auto$rtlil.cc:2817:Anyseq$6626
  wire $auto$rtlil.cc:2817:Anyseq$6628
  wire $auto$rtlil.cc:2817:Anyseq$6630
  wire $auto$rtlil.cc:2817:Anyseq$6632
  wire $auto$rtlil.cc:2817:Anyseq$6634
  wire $auto$rtlil.cc:2817:Anyseq$6636
  wire $auto$rtlil.cc:2817:Anyseq$6638
  wire $auto$rtlil.cc:2817:Anyseq$6640
  wire $auto$rtlil.cc:2817:Anyseq$6642
  wire $auto$rtlil.cc:2817:Anyseq$6644
  wire $auto$rtlil.cc:2817:Anyseq$6646
  wire $auto$rtlil.cc:2817:Anyseq$6648
  wire $auto$rtlil.cc:2817:Anyseq$6650
  wire $auto$rtlil.cc:2817:Anyseq$6652
  wire $auto$rtlil.cc:2817:Anyseq$6654
  wire $auto$rtlil.cc:2817:Anyseq$6656
  wire $auto$rtlil.cc:2817:Anyseq$6658
  wire $auto$rtlil.cc:2817:Anyseq$6660
  wire $auto$rtlil.cc:2817:Anyseq$6662
  wire $auto$rtlil.cc:2817:Anyseq$6664
  wire $auto$rtlil.cc:2817:Anyseq$6666
  wire $auto$rtlil.cc:2817:Anyseq$6668
  wire $auto$rtlil.cc:2817:Anyseq$6670
  wire $auto$rtlil.cc:2817:Anyseq$6672
  wire $auto$rtlil.cc:2817:Anyseq$6674
  wire $auto$rtlil.cc:2817:Anyseq$6676
  wire $auto$rtlil.cc:2817:Anyseq$6678
  wire $auto$rtlil.cc:2817:Anyseq$6680
  wire $auto$rtlil.cc:2817:Anyseq$6682
  wire $auto$rtlil.cc:2817:Anyseq$6684
  wire $auto$rtlil.cc:2817:Anyseq$6686
  wire $auto$rtlil.cc:2817:Anyseq$6688
  wire $auto$rtlil.cc:2817:Anyseq$6690
  wire $auto$rtlil.cc:2817:Anyseq$6692
  wire $auto$rtlil.cc:2817:Anyseq$6694
  wire $auto$rtlil.cc:2817:Anyseq$6696
  wire $auto$rtlil.cc:2817:Anyseq$6698
  wire $auto$rtlil.cc:2817:Anyseq$6700
  wire $auto$rtlil.cc:2817:Anyseq$6702
  wire $auto$rtlil.cc:2817:Anyseq$6704
  wire $auto$rtlil.cc:2817:Anyseq$6706
  wire $auto$rtlil.cc:2817:Anyseq$6708
  wire $auto$rtlil.cc:2817:Anyseq$6710
  wire $auto$rtlil.cc:2817:Anyseq$6712
  wire $auto$rtlil.cc:2817:Anyseq$6714
  wire $auto$rtlil.cc:2817:Anyseq$6716
  attribute \src "wb_hyperram.v:205.11-205.57"
  wire $eq$wb_hyperram.v:205$226_Y
  attribute \src "wb_hyperram.v:205.63-205.116"
  wire $eq$wb_hyperram.v:205$228_Y
  attribute \src "wb_hyperram.v:322.6-322.24"
  wire $eq$wb_hyperram.v:322$525_Y
  attribute \src "wb_hyperram.v:327.6-327.28"
  wire $eq$wb_hyperram.v:327$528_Y
  attribute \src "wb_hyperram.v:330.10-330.17"
  wire $eq$wb_hyperram.v:330$529_Y
  attribute \src "wb_hyperram.v:331.10-331.17"
  wire $eq$wb_hyperram.v:331$530_Y
  attribute \src "wb_hyperram.v:332.10-332.17"
  wire $eq$wb_hyperram.v:332$531_Y
  attribute \src "wb_hyperram.v:333.10-333.17"
  wire $eq$wb_hyperram.v:333$532_Y
  attribute \src "wb_hyperram.v:336.6-336.27"
  wire $eq$wb_hyperram.v:336$533_Y
  attribute \src "wb_hyperram.v:530.66-530.95"
  wire $eq$wb_hyperram.v:530$758_Y
  attribute \src "wb_hyperram.v:531.36-531.50"
  wire $eq$wb_hyperram.v:531$760_Y
  attribute \src "wb_hyperram.v:532.47-532.77"
  wire $eq$wb_hyperram.v:532$764_Y
  attribute \src "wb_hyperram.v:533.32-533.96"
  wire $eq$wb_hyperram.v:533$766_Y
  attribute \src "wb_hyperram.v:534.47-534.80"
  wire $eq$wb_hyperram.v:534$770_Y
  attribute \src "wb_hyperram.v:535.34-535.73"
  wire $eq$wb_hyperram.v:535$772_Y
  attribute \src "wb_hyperram.v:536.47-536.75"
  wire $eq$wb_hyperram.v:536$776_Y
  attribute \src "wb_hyperram.v:537.30-537.64"
  wire $eq$wb_hyperram.v:537$778_Y
  attribute \src "wb_hyperram.v:538.47-538.74"
  wire $eq$wb_hyperram.v:538$782_Y
  attribute \src "wb_hyperram.v:539.30-539.63"
  wire $eq$wb_hyperram.v:539$784_Y
  attribute \src "wb_hyperram.v:54.48-54.98"
  wire $eq$wb_hyperram.v:54$190_Y
  attribute \src "wb_hyperram.v:544.86-544.110"
  wire $eq$wb_hyperram.v:544$796_Y
  attribute \src "wb_hyperram.v:545.8-545.45"
  wire $eq$wb_hyperram.v:545$798_Y
  attribute \src "wb_hyperram.v:546.34-546.89"
  wire $eq$wb_hyperram.v:546$799_Y
  attribute \src "wb_hyperram.v:547.8-547.48"
  wire $eq$wb_hyperram.v:547$800_Y
  attribute \src "wb_hyperram.v:548.36-548.67"
  wire $eq$wb_hyperram.v:548$801_Y
  attribute \src "wb_hyperram.v:549.8-549.43"
  wire $eq$wb_hyperram.v:549$802_Y
  attribute \src "wb_hyperram.v:550.32-550.55"
  wire $eq$wb_hyperram.v:550$803_Y
  attribute \src "wb_hyperram.v:552.31-552.53"
  wire $eq$wb_hyperram.v:552$805_Y
  attribute \src "wb_hyperram.v:559.29-559.53"
  wire $eq$wb_hyperram.v:559$816_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:323$136_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:328$138_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:329$139_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:330$140_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:331$141_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:332$142_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:337$144_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:338$145_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:339$146_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:340$147_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_EN
  attribute \src "wb_hyperram.v:107.10-107.74"
  wire $logic_and$wb_hyperram.v:107$209_Y
  attribute \src "wb_hyperram.v:121.10-121.77"
  wire $logic_and$wb_hyperram.v:121$213_Y
  attribute \src "wb_hyperram.v:135.10-135.71"
  wire $logic_and$wb_hyperram.v:135$217_Y
  attribute \src "wb_hyperram.v:149.10-149.72"
  wire $logic_and$wb_hyperram.v:149$221_Y
  attribute \src "wb_hyperram.v:236.8-236.35"
  wire $logic_and$wb_hyperram.v:236$238_Y
  attribute \src "wb_hyperram.v:270.10-270.15"
  wire $logic_and$wb_hyperram.v:270$466_Y
  attribute \src "wb_hyperram.v:270.26-270.31"
  wire $logic_and$wb_hyperram.v:270$470_Y
  attribute \src "wb_hyperram.v:271.17-271.22"
  wire $logic_and$wb_hyperram.v:271$475_Y
  attribute \src "wb_hyperram.v:272.7-272.12"
  wire $logic_and$wb_hyperram.v:272$479_Y
  attribute \src "wb_hyperram.v:272.26-272.31"
  wire $logic_and$wb_hyperram.v:272$483_Y
  attribute \src "wb_hyperram.v:288.7-288.12"
  wire $logic_and$wb_hyperram.v:288$497_Y
  attribute \src "wb_hyperram.v:288.27-288.32"
  wire $logic_and$wb_hyperram.v:288$501_Y
  attribute \src "wb_hyperram.v:289.11-289.16"
  wire $logic_and$wb_hyperram.v:289$506_Y
  attribute \src "wb_hyperram.v:290.7-290.12"
  wire $logic_and$wb_hyperram.v:290$510_Y
  attribute \src "wb_hyperram.v:290.27-290.32"
  wire $logic_and$wb_hyperram.v:290$514_Y
  attribute \src "wb_hyperram.v:295.6-295.34"
  wire $logic_and$wb_hyperram.v:295$521_Y
  attribute \src "wb_hyperram.v:304.10-304.32"
  wire $logic_and$wb_hyperram.v:304$523_Y
  attribute \src "wb_hyperram.v:529.6-529.28"
  wire $logic_and$wb_hyperram.v:529$751_Y
  attribute \src "wb_hyperram.v:529.6-529.41"
  wire $logic_and$wb_hyperram.v:529$753_Y
  attribute \src "wb_hyperram.v:530.7-530.35"
  wire $logic_and$wb_hyperram.v:530$754_Y
  attribute \src "wb_hyperram.v:530.7-530.48"
  wire $logic_and$wb_hyperram.v:530$755_Y
  attribute \src "wb_hyperram.v:530.7-530.61"
  wire $logic_and$wb_hyperram.v:530$757_Y
  attribute \src "wb_hyperram.v:530.7-530.96"
  wire $logic_and$wb_hyperram.v:530$759_Y
  attribute \src "wb_hyperram.v:532.7-532.42"
  wire $logic_and$wb_hyperram.v:532$763_Y
  attribute \src "wb_hyperram.v:532.7-532.78"
  wire $logic_and$wb_hyperram.v:532$765_Y
  attribute \src "wb_hyperram.v:534.7-534.81"
  wire $logic_and$wb_hyperram.v:534$771_Y
  attribute \src "wb_hyperram.v:536.7-536.76"
  wire $logic_and$wb_hyperram.v:536$777_Y
  attribute \src "wb_hyperram.v:538.7-538.75"
  wire $logic_and$wb_hyperram.v:538$783_Y
  attribute \src "wb_hyperram.v:544.7-544.42"
  wire $logic_and$wb_hyperram.v:544$793_Y
  attribute \src "wb_hyperram.v:544.7-544.62"
  wire $logic_and$wb_hyperram.v:544$794_Y
  attribute \src "wb_hyperram.v:544.7-544.81"
  wire $logic_and$wb_hyperram.v:544$795_Y
  attribute \src "wb_hyperram.v:544.7-544.111"
  wire $logic_and$wb_hyperram.v:544$797_Y
  attribute \src "wb_hyperram.v:558.7-558.94"
  wire $logic_and$wb_hyperram.v:558$815_Y
  attribute \src "wb_hyperram.v:560.7-560.101"
  wire $logic_and$wb_hyperram.v:560$822_Y
  attribute \src "wb_hyperram.v:566.7-566.41"
  wire $logic_and$wb_hyperram.v:566$829_Y
  attribute \src "wb_hyperram.v:566.7-566.93"
  wire $logic_and$wb_hyperram.v:566$832_Y
  attribute \src "wb_hyperram.v:566.7-566.106"
  wire $logic_and$wb_hyperram.v:566$834_Y
  attribute \src "wb_hyperram.v:568.7-568.100"
  wire $logic_and$wb_hyperram.v:568$840_Y
  attribute \src "wb_hyperram.v:568.7-568.113"
  wire $logic_and$wb_hyperram.v:568$842_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$465_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$468_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$474_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$478_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$481_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$496_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$499_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$504_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$509_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$512_Y
  attribute \src "wb_hyperram.v:107.10-107.27"
  wire $logic_not$wb_hyperram.v:107$206_Y
  attribute \src "wb_hyperram.v:282.11-282.17"
  wire $logic_not$wb_hyperram.v:282$491_Y
  attribute \src "wb_hyperram.v:284.11-284.20"
  wire $logic_not$wb_hyperram.v:284$493_Y
  attribute \src "wb_hyperram.v:376.11-376.21"
  wire $logic_not$wb_hyperram.v:376$580_Y
  attribute \src "wb_hyperram.v:530.52-530.61"
  wire $logic_not$wb_hyperram.v:530$756_Y
  attribute \src "wb_hyperram.v:566.97-566.106"
  wire $logic_not$wb_hyperram.v:566$833_Y
  attribute \src "wb_hyperram.v:161.11-161.28"
  wire $logic_or$wb_hyperram.v:161$222_Y
  attribute \src "wb_hyperram.v:205.10-205.117"
  wire $logic_or$wb_hyperram.v:205$229_Y
  attribute \src "wb_hyperram.v:227.8-227.49"
  wire $logic_or$wb_hyperram.v:227$233_Y
  attribute \src "wb_hyperram.v:227.8-227.67"
  wire $logic_or$wb_hyperram.v:227$234_Y
  attribute \src "wb_hyperram.v:227.8-227.86"
  wire $logic_or$wb_hyperram.v:227$235_Y
  attribute \src "wb_hyperram.v:227.8-227.106"
  wire $logic_or$wb_hyperram.v:227$236_Y
  attribute \src "wb_hyperram.v:235.22-235.50"
  wire $logic_or$wb_hyperram.v:235$237_Y
  attribute \src "wb_hyperram.v:270.10-270.38"
  wire $logic_or$wb_hyperram.v:270$471_Y
  attribute \src "wb_hyperram.v:272.7-272.41"
  wire $logic_or$wb_hyperram.v:272$484_Y
  attribute \src "wb_hyperram.v:288.7-288.43"
  wire $logic_or$wb_hyperram.v:288$502_Y
  attribute \src "wb_hyperram.v:290.7-290.43"
  wire $logic_or$wb_hyperram.v:290$515_Y
  attribute \src "wb_hyperram.v:524.6-524.30"
  wire $logic_or$wb_hyperram.v:524$748_Y
  attribute \src "wb_hyperram.v:70.12-70.37"
  wire $logic_or$wb_hyperram.v:70$194_Y
  attribute \src "wb_hyperram.v:277.16-277.43"
  wire $ne$wb_hyperram.v:277$489_Y
  attribute \src "wb_hyperram.v:162.13-162.40"
  wire $or$wb_hyperram.v:162$223_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:330$17$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:331$18$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:332$19$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:333$20$0
  wire $procmux$4322_Y
  wire $procmux$4326_Y
  wire $procmux$4330_Y
  wire $procmux$4334_Y
  wire $procmux$4342_Y
  wire $procmux$4346_Y
  wire $procmux$4350_Y
  wire $procmux$4354_Y
  wire $procmux$4358_Y
  wire $procmux$4362_Y
  wire $procmux$4366_Y
  wire $procmux$4370_Y
  wire $procmux$4502_Y
  wire $procmux$4506_Y
  wire $procmux$4510_Y
  wire $procmux$4514_Y
  wire $procmux$4518_Y
  wire $procmux$4522_Y
  wire $procmux$4526_Y
  wire $procmux$4530_Y
  wire $procmux$4534_Y
  wire $procmux$4538_Y
  wire $procmux$4542_Y
  wire $procmux$4544_Y
  wire $procmux$4548_Y
  wire $procmux$4550_Y
  wire $procmux$4554_Y
  wire $procmux$4556_Y
  wire $procmux$4560_Y
  wire $procmux$4562_Y
  wire $procmux$4566_Y
  wire $procmux$4568_Y
  wire $procmux$4572_Y
  wire $procmux$4574_Y
  wire $procmux$4578_Y
  wire $procmux$4580_Y
  wire $procmux$4584_Y
  wire $procmux$4586_Y
  wire $procmux$4590_Y
  wire $procmux$4594_Y
  wire $procmux$4598_Y
  wire $procmux$4602_Y
  wire $procmux$4606_Y
  wire $procmux$4610_Y
  wire $procmux$4614_Y
  wire $procmux$4618_Y
  wire width 2 $procmux$4622_Y
  wire width 2 $procmux$4624_Y
  wire width 2 $procmux$4626_Y
  wire width 2 $procmux$4629_Y
  wire $procmux$4631_CMP
  wire width 2 $procmux$4634_Y
  wire $procmux$4645_Y
  wire width 32 $procmux$4651_Y
  wire width 32 $procmux$4654_Y
  wire width 32 $procmux$4664_Y
  attribute \src "wb_hyperram.v:217.6-217.15"
  wire \csr_ack_r
  attribute \src "wb_hyperram.v:82.7-82.24"
  wire \csr_latency_valid
  attribute \src "wb_hyperram.v:82.81-82.97"
  wire \csr_status_valid
  attribute \src "wb_hyperram.v:82.48-82.62"
  wire \csr_tcsh_valid
  attribute \src "wb_hyperram.v:82.26-82.46"
  wire \csr_tpre_tpost_valid
  attribute \src "wb_hyperram.v:82.64-82.79"
  wire \csr_trmax_valid
  attribute \src "wb_hyperram.v:50.7-50.16"
  wire \csr_valid
  attribute \src "wb_hyperram.v:59.6-59.22"
  wire \csr_valid_prev_r
  attribute \src "wb_hyperram.v:193.15-193.23"
  wire width 32 \data_out
  attribute \src "wb_hyperram.v:92.7-92.21"
  wire \double_latency
  attribute \init 1'0
  attribute \src "wb_hyperram.v:247.5-247.17"
  wire \f_past_valid
  attribute \src "wb_hyperram.v:91.7-91.20"
  wire \fixed_latency
  attribute \src "wb_hyperram.v:24.11-24.19"
  wire output 14 \hb_clk_o
  attribute \src "wb_hyperram.v:25.11-25.20"
  wire output 15 \hb_clkn_o
  attribute \src "wb_hyperram.v:23.11-23.19"
  wire output 13 \hb_csn_o
  attribute \src "wb_hyperram.v:156.14-156.25"
  wire width 32 \hb_data_out
  attribute \src "wb_hyperram.v:31.14-31.21"
  wire width 8 input 21 \hb_dq_i
  attribute \src "wb_hyperram.v:28.15-28.22"
  wire width 8 output 18 \hb_dq_o
  attribute \src "wb_hyperram.v:29.11-29.20"
  wire output 19 \hb_dq_oen
  attribute \src "wb_hyperram.v:48.7-48.19"
  wire \hb_ram_valid
  attribute \src "wb_hyperram.v:154.7-154.22"
  wire \hb_read_timeout
  attribute \src "wb_hyperram.v:155.7-155.15"
  wire \hb_ready
  attribute \src "wb_hyperram.v:49.7-49.19"
  wire \hb_reg_valid
  attribute \src "wb_hyperram.v:22.11-22.20"
  wire output 12 \hb_rstn_o
  attribute \src "wb_hyperram.v:30.10-30.19"
  wire input 20 \hb_rwds_i
  attribute \src "wb_hyperram.v:26.11-26.20"
  wire output 16 \hb_rwds_o
  attribute \src "wb_hyperram.v:27.11-27.22"
  wire output 17 \hb_rwds_oen
  attribute \src "wb_hyperram.v:64.6-64.21"
  wire \hb_valid_prev_r
  attribute \src "wb_hyperram.v:20.10-20.15"
  wire input 11 \rst_i
  attribute \src "wb_hyperram.v:66.15-66.26"
  attribute \unused_bits "0"
  wire width 32 \sub_address
  attribute \src "wb_hyperram.v:93.13-93.17"
  wire width 4 \tacc
  attribute \src "wb_hyperram.v:96.13-96.17"
  wire width 4 \tcsh
  attribute \src "wb_hyperram.v:95.13-95.18"
  wire width 4 \tpost
  attribute \src "wb_hyperram.v:94.13-94.17"
  wire width 4 \tpre
  attribute \src "wb_hyperram.v:97.13-97.18"
  wire width 5 \trmax
  attribute \src "wb_hyperram.v:8.10-8.18"
  wire input 1 \wb_clk_i
  attribute \src "wb_hyperram.v:9.10-9.18"
  wire input 2 \wb_rst_i
  attribute \init 2'00
  attribute \src "wb_hyperram.v:250.11-250.19"
  wire width 2 \wb_state
  attribute \src "wb_hyperram.v:17.11-17.20"
  wire output 9 \wbs_ack_o
  attribute \src "wb_hyperram.v:16.16-16.26"
  wire width 32 input 8 \wbs_addr_i
  attribute \src "wb_hyperram.v:12.10-12.19"
  wire input 4 \wbs_cyc_i
  attribute \src "wb_hyperram.v:15.17-15.26"
  wire width 32 input 7 \wbs_dat_i
  attribute \src "wb_hyperram.v:18.17-18.26"
  wire width 32 output 10 \wbs_dat_o
  attribute \src "wb_hyperram.v:14.15-14.24"
  wire width 4 input 6 \wbs_sel_i
  attribute \src "wb_hyperram.v:11.10-11.19"
  wire input 3 \wbs_stb_i
  attribute \src "wb_hyperram.v:13.10-13.18"
  wire input 5 \wbs_we_i
  attribute \src "wb_hyperram.v:107.31-107.59"
  cell $and $and$wb_hyperram.v:107$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:107$207_Y
  end
  attribute \src "wb_hyperram.v:107.31-107.74"
  cell $and $and$wb_hyperram.v:107$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:107$207_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:107$208_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.62"
  cell $and $and$wb_hyperram.v:121$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tpre_tpost_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:121$211_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.77"
  cell $and $and$wb_hyperram.v:121$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:121$211_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:121$212_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.56"
  cell $and $and$wb_hyperram.v:135$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tcsh_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:135$215_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.71"
  cell $and $and$wb_hyperram.v:135$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:135$215_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:135$216_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.57"
  cell $and $and$wb_hyperram.v:149$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_trmax_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:149$219_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.72"
  cell $and $and$wb_hyperram.v:149$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:149$219_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:149$220_Y
  end
  attribute \src "wb_hyperram.v:205.12-205.41"
  cell $and $and$wb_hyperram.v:205$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111100000000000000000000000
    connect \Y $and$wb_hyperram.v:205$225_Y
  end
  attribute \src "wb_hyperram.v:205.64-205.100"
  cell $and $and$wb_hyperram.v:205$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111110000000000000000000000
    connect \Y $and$wb_hyperram.v:205$227_Y
  end
  attribute \src "wb_hyperram.v:237.8-237.29"
  cell $and $and$wb_hyperram.v:237$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_ack_r
    connect \B \csr_valid
    connect \Y $and$wb_hyperram.v:237$239_Y
  end
  attribute \src "wb_hyperram.v:69.19-69.49"
  cell $and $and$wb_hyperram.v:69$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 23'11111111111111111111111
    connect \Y $and$wb_hyperram.v:69$193_Y
  end
  attribute \src "wb_hyperram.v:71.19-71.56"
  cell $and $and$wb_hyperram.v:71$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 22'1111111111111111111111
    connect \Y $and$wb_hyperram.v:71$195_Y
  end
  attribute \src "wb_hyperram.v:524.37-525.21"
  cell $assert $assert$wb_hyperram.v:524$869
    connect \A $formal$wb_hyperram.v:524$166_CHECK
    connect \EN $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:255.8-255.22"
  cell $assume $assume$wb_hyperram.v:255$844
    connect \A \rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:256.8-256.26"
  cell $assume $assume$wb_hyperram.v:256$845
    connect \A $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:257.8-257.25"
  cell $assume $assume$wb_hyperram.v:257$846
    connect \A \wb_rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:258.8-258.27"
  cell $assume $assume$wb_hyperram.v:258$847
    connect \A $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:259.8-259.27"
  cell $assume $assume$wb_hyperram.v:259$848
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:270.39-271.33"
  cell $assume $assume$wb_hyperram.v:270$849
    connect \A $formal$wb_hyperram.v:270$128_CHECK
    connect \EN $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:272.42-273.27"
  cell $assume $assume$wb_hyperram.v:272$850
    connect \A $formal$wb_hyperram.v:272$129_CHECK
    connect \EN $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:276.28-277.44"
  cell $assume $assume$wb_hyperram.v:276$851
    connect \A $formal$wb_hyperram.v:276$130_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:281.21-282.18"
  cell $assume $assume$wb_hyperram.v:281$852
    connect \A $formal$wb_hyperram.v:281$131_CHECK
    connect \EN $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:283.24-284.21"
  cell $assume $assume$wb_hyperram.v:283$853
    connect \A $formal$wb_hyperram.v:283$132_CHECK
    connect \EN $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:288.44-289.27"
  cell $assume $assume$wb_hyperram.v:288$854
    connect \A $formal$wb_hyperram.v:288$133_CHECK
    connect \EN $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:290.44-291.27"
  cell $assume $assume$wb_hyperram.v:290$855
    connect \A $formal$wb_hyperram.v:290$134_CHECK
    connect \EN $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:322.31-323.21"
  cell $assume $assume$wb_hyperram.v:322$856
    connect \A $formal$wb_hyperram.v:322$135_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:323.22-324.21"
  cell $assume $assume$wb_hyperram.v:323$857
    connect \A $formal$wb_hyperram.v:323$136_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:327.35-328.20"
  cell $assume $assume$wb_hyperram.v:327$858
    connect \A $formal$wb_hyperram.v:327$137_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:328.21-329.20"
  cell $assume $assume$wb_hyperram.v:328$859
    connect \A $formal$wb_hyperram.v:328$138_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:329.21-330.30"
  cell $assume $assume$wb_hyperram.v:329$860
    connect \A $formal$wb_hyperram.v:329$139_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:330.31-331.29"
  cell $assume $assume$wb_hyperram.v:330$861
    connect \A $formal$wb_hyperram.v:330$140_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:331.30-332.29"
  cell $assume $assume$wb_hyperram.v:331$862
    connect \A $formal$wb_hyperram.v:331$141_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:332.30-333.28"
  cell $assume $assume$wb_hyperram.v:332$863
    connect \A $formal$wb_hyperram.v:332$142_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:336.34-337.21"
  cell $assume $assume$wb_hyperram.v:336$864
    connect \A $formal$wb_hyperram.v:336$143_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:337.22-338.30"
  cell $assume $assume$wb_hyperram.v:337$865
    connect \A $formal$wb_hyperram.v:337$144_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:338.31-339.29"
  cell $assume $assume$wb_hyperram.v:338$866
    connect \A $formal$wb_hyperram.v:338$145_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:339.30-340.29"
  cell $assume $assume$wb_hyperram.v:339$867
    connect \A $formal$wb_hyperram.v:339$146_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:340.30-341.28"
  cell $assume $assume$wb_hyperram.v:340$868
    connect \A $formal$wb_hyperram.v:340$147_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6226
    parameter \WIDTH 1
    connect \D \csr_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6225
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6236
    parameter \WIDTH 1
    connect \D \hb_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6235
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$6246
    parameter \WIDTH 1
    connect \D \csr_ack_r
    connect \Q $auto$clk2fflogic.cc:156:execute$6245
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$6228
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$6227
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$6229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wb_clk_i $auto$clk2fflogic.cc:168:execute$6227 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$6230
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6232
    parameter \WIDTH 1
    connect \D $0\csr_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6231
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6242
    parameter \WIDTH 1
    connect \D $0\hb_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6241
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$6252
    parameter \WIDTH 1
    connect \D $0\csr_ack_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$6251
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6233
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6225
    connect \B $auto$clk2fflogic.cc:192:execute$6231
    connect \S $auto$rtlil.cc:2167:Eqx$6230
    connect \Y \csr_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6243
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6235
    connect \B $auto$clk2fflogic.cc:192:execute$6241
    connect \S $auto$rtlil.cc:2167:Eqx$6230
    connect \Y \hb_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$6253
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$6245
    connect \B $auto$clk2fflogic.cc:192:execute$6251
    connect \S $auto$rtlil.cc:2167:Eqx$6230
    connect \Y \csr_ack_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$6603
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6604
  end
  cell $anyseq $auto$setundef.cc:501:execute$6605
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6606
  end
  cell $anyseq $auto$setundef.cc:501:execute$6607
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6608
  end
  cell $anyseq $auto$setundef.cc:501:execute$6609
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6610
  end
  cell $anyseq $auto$setundef.cc:501:execute$6611
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6612
  end
  cell $anyseq $auto$setundef.cc:501:execute$6613
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6614
  end
  cell $anyseq $auto$setundef.cc:501:execute$6615
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6616
  end
  cell $anyseq $auto$setundef.cc:501:execute$6617
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6618
  end
  cell $anyseq $auto$setundef.cc:501:execute$6619
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6620
  end
  cell $anyseq $auto$setundef.cc:501:execute$6621
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6622
  end
  cell $anyseq $auto$setundef.cc:501:execute$6623
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6624
  end
  cell $anyseq $auto$setundef.cc:501:execute$6625
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6626
  end
  cell $anyseq $auto$setundef.cc:501:execute$6627
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6628
  end
  cell $anyseq $auto$setundef.cc:501:execute$6629
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6630
  end
  cell $anyseq $auto$setundef.cc:501:execute$6631
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6632
  end
  cell $anyseq $auto$setundef.cc:501:execute$6633
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6634
  end
  cell $anyseq $auto$setundef.cc:501:execute$6635
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6636
  end
  cell $anyseq $auto$setundef.cc:501:execute$6637
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6638
  end
  cell $anyseq $auto$setundef.cc:501:execute$6639
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6640
  end
  cell $anyseq $auto$setundef.cc:501:execute$6641
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6642
  end
  cell $anyseq $auto$setundef.cc:501:execute$6643
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6644
  end
  cell $anyseq $auto$setundef.cc:501:execute$6645
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6646
  end
  cell $anyseq $auto$setundef.cc:501:execute$6647
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6648
  end
  cell $anyseq $auto$setundef.cc:501:execute$6649
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6650
  end
  cell $anyseq $auto$setundef.cc:501:execute$6651
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6652
  end
  cell $anyseq $auto$setundef.cc:501:execute$6653
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6654
  end
  cell $anyseq $auto$setundef.cc:501:execute$6655
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6656
  end
  cell $anyseq $auto$setundef.cc:501:execute$6657
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6658
  end
  cell $anyseq $auto$setundef.cc:501:execute$6659
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6660
  end
  cell $anyseq $auto$setundef.cc:501:execute$6661
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6662
  end
  cell $anyseq $auto$setundef.cc:501:execute$6663
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6664
  end
  cell $anyseq $auto$setundef.cc:501:execute$6665
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6666
  end
  cell $anyseq $auto$setundef.cc:501:execute$6667
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6668
  end
  cell $anyseq $auto$setundef.cc:501:execute$6669
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6670
  end
  cell $anyseq $auto$setundef.cc:501:execute$6671
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6672
  end
  cell $anyseq $auto$setundef.cc:501:execute$6673
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6674
  end
  cell $anyseq $auto$setundef.cc:501:execute$6675
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6676
  end
  cell $anyseq $auto$setundef.cc:501:execute$6677
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6678
  end
  cell $anyseq $auto$setundef.cc:501:execute$6679
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6680
  end
  cell $anyseq $auto$setundef.cc:501:execute$6681
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6682
  end
  cell $anyseq $auto$setundef.cc:501:execute$6683
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6684
  end
  cell $anyseq $auto$setundef.cc:501:execute$6685
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6686
  end
  cell $anyseq $auto$setundef.cc:501:execute$6687
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6688
  end
  cell $anyseq $auto$setundef.cc:501:execute$6689
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6690
  end
  cell $anyseq $auto$setundef.cc:501:execute$6691
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6692
  end
  cell $anyseq $auto$setundef.cc:501:execute$6693
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6694
  end
  cell $anyseq $auto$setundef.cc:501:execute$6695
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6696
  end
  cell $anyseq $auto$setundef.cc:501:execute$6697
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6698
  end
  cell $anyseq $auto$setundef.cc:501:execute$6699
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6700
  end
  cell $anyseq $auto$setundef.cc:501:execute$6701
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6702
  end
  cell $anyseq $auto$setundef.cc:501:execute$6703
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6704
  end
  cell $anyseq $auto$setundef.cc:501:execute$6705
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6706
  end
  cell $anyseq $auto$setundef.cc:501:execute$6707
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6708
  end
  cell $anyseq $auto$setundef.cc:501:execute$6709
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6710
  end
  cell $anyseq $auto$setundef.cc:501:execute$6711
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6712
  end
  cell $anyseq $auto$setundef.cc:501:execute$6713
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6714
  end
  cell $anyseq $auto$setundef.cc:501:execute$6715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$6716
  end
  attribute \src "wb_hyperram.v:205.11-205.57"
  cell $eq $eq$wb_hyperram.v:205$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$225_Y
    connect \B 30'110000000000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$226_Y
  end
  attribute \src "wb_hyperram.v:205.63-205.116"
  cell $eq $eq$wb_hyperram.v:205$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000100000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$228_Y
  end
  attribute \src "wb_hyperram.v:322.6-322.24"
  cell $logic_not $eq$wb_hyperram.v:322$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \Y $eq$wb_hyperram.v:322$525_Y
  end
  attribute \src "wb_hyperram.v:327.6-327.28"
  cell $eq $eq$wb_hyperram.v:327$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:327$528_Y
  end
  attribute \src "wb_hyperram.v:330.10-330.17"
  cell $eq $eq$wb_hyperram.v:330$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B \wbs_addr_i
    connect \Y $eq$wb_hyperram.v:330$529_Y
  end
  attribute \src "wb_hyperram.v:331.10-331.17"
  cell $eq $eq$wb_hyperram.v:331$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:331$18$0
    connect \B \wbs_dat_i
    connect \Y $eq$wb_hyperram.v:331$530_Y
  end
  attribute \src "wb_hyperram.v:332.10-332.17"
  cell $eq $eq$wb_hyperram.v:332$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B \wbs_sel_i
    connect \Y $eq$wb_hyperram.v:332$531_Y
  end
  attribute \src "wb_hyperram.v:333.10-333.17"
  cell $eq $eq$wb_hyperram.v:333$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$20$0
    connect \B \wbs_we_i
    connect \Y $eq$wb_hyperram.v:333$532_Y
  end
  attribute \src "wb_hyperram.v:336.6-336.27"
  cell $eq $eq$wb_hyperram.v:336$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:336$533_Y
  end
  attribute \src "wb_hyperram.v:530.66-530.95"
  cell $eq $eq$wb_hyperram.v:530$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000010000
    connect \Y $eq$wb_hyperram.v:530$758_Y
  end
  attribute \src "wb_hyperram.v:531.36-531.50"
  cell $eq $eq$wb_hyperram.v:531$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:531$760_Y
  end
  attribute \src "wb_hyperram.v:532.47-532.77"
  cell $eq $eq$wb_hyperram.v:532$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:532$764_Y
  end
  attribute \src "wb_hyperram.v:533.32-533.96"
  cell $eq $eq$wb_hyperram.v:533$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:533$766_Y
  end
  attribute \src "wb_hyperram.v:534.47-534.80"
  cell $eq $eq$wb_hyperram.v:534$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:534$770_Y
  end
  attribute \src "wb_hyperram.v:535.34-535.73"
  cell $eq $eq$wb_hyperram.v:535$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:535$772_Y
  end
  attribute \src "wb_hyperram.v:536.47-536.75"
  cell $eq $eq$wb_hyperram.v:536$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:536$776_Y
  end
  attribute \src "wb_hyperram.v:537.30-537.64"
  cell $eq $eq$wb_hyperram.v:537$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:537$778_Y
  end
  attribute \src "wb_hyperram.v:538.47-538.74"
  cell $eq $eq$wb_hyperram.v:538$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001000
    connect \Y $eq$wb_hyperram.v:538$782_Y
  end
  attribute \src "wb_hyperram.v:539.30-539.63"
  cell $eq $eq$wb_hyperram.v:539$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:539$784_Y
  end
  attribute \src "wb_hyperram.v:54.48-54.98"
  cell $eq $eq$wb_hyperram.v:54$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:54$190_Y
  end
  attribute \src "wb_hyperram.v:545.8-545.45"
  cell $eq $eq$wb_hyperram.v:545$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:545$798_Y
  end
  attribute \src "wb_hyperram.v:546.34-546.89"
  cell $eq $eq$wb_hyperram.v:546$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [5:0]
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:546$799_Y
  end
  attribute \src "wb_hyperram.v:547.8-547.48"
  cell $eq $eq$wb_hyperram.v:547$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:547$800_Y
  end
  attribute \src "wb_hyperram.v:548.36-548.67"
  cell $eq $eq$wb_hyperram.v:548$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [7:0]
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:548$801_Y
  end
  attribute \src "wb_hyperram.v:549.8-549.43"
  cell $eq $eq$wb_hyperram.v:549$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:549$802_Y
  end
  attribute \src "wb_hyperram.v:550.32-550.55"
  cell $eq $eq$wb_hyperram.v:550$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [4:0]
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:550$803_Y
  end
  attribute \src "wb_hyperram.v:552.31-552.53"
  cell $eq $eq$wb_hyperram.v:552$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [3:0]
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:552$805_Y
  end
  attribute \src "wb_hyperram.v:559.29-559.53"
  cell $eq $eq$wb_hyperram.v:559$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \hb_data_out
    connect \Y $eq$wb_hyperram.v:559$816_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $initstate $initstate$119
    connect \Y $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:107.10-107.74"
  cell $logic_and $logic_and$wb_hyperram.v:107$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:107$208_Y
    connect \Y $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \src "wb_hyperram.v:121.10-121.77"
  cell $logic_and $logic_and$wb_hyperram.v:121$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:121$212_Y
    connect \Y $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \src "wb_hyperram.v:135.10-135.71"
  cell $logic_and $logic_and$wb_hyperram.v:135$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:135$216_Y
    connect \Y $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \src "wb_hyperram.v:149.10-149.72"
  cell $logic_and $logic_and$wb_hyperram.v:149$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:149$220_Y
    connect \Y $logic_and$wb_hyperram.v:149$221_Y
  end
  attribute \src "wb_hyperram.v:236.8-236.35"
  cell $logic_and $logic_and$wb_hyperram.v:236$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_valid_prev_r
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:236$238_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.15"
  cell $logic_and $logic_and$wb_hyperram.v:270$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \B $logic_not$wb_hyperram.v:0$465_Y
    connect \Y $logic_and$wb_hyperram.v:270$466_Y
  end
  attribute \src "wb_hyperram.v:270.26-270.31"
  cell $logic_and $logic_and$wb_hyperram.v:270$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$468_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$wb_hyperram.v:270$470_Y
  end
  attribute \src "wb_hyperram.v:271.17-271.22"
  cell $logic_and $logic_and$wb_hyperram.v:271$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \B $logic_not$wb_hyperram.v:0$474_Y
    connect \Y $logic_and$wb_hyperram.v:271$475_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.12"
  cell $logic_and $logic_and$wb_hyperram.v:272$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \B $logic_not$wb_hyperram.v:0$478_Y
    connect \Y $logic_and$wb_hyperram.v:272$479_Y
  end
  attribute \src "wb_hyperram.v:272.26-272.31"
  cell $logic_and $logic_and$wb_hyperram.v:272$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$481_Y
    connect \B { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_and$wb_hyperram.v:272$483_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.12"
  cell $logic_and $logic_and$wb_hyperram.v:288$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \B $logic_not$wb_hyperram.v:0$496_Y
    connect \Y $logic_and$wb_hyperram.v:288$497_Y
  end
  attribute \src "wb_hyperram.v:288.27-288.32"
  cell $logic_and $logic_and$wb_hyperram.v:288$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$499_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_and$wb_hyperram.v:288$501_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.12"
  cell $logic_and $logic_and$wb_hyperram.v:290$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \B $logic_not$wb_hyperram.v:0$509_Y
    connect \Y $logic_and$wb_hyperram.v:290$510_Y
  end
  attribute \src "wb_hyperram.v:290.27-290.32"
  cell $logic_and $logic_and$wb_hyperram.v:290$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$512_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_and$wb_hyperram.v:290$514_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34"
  cell $logic_and $logic_and$wb_hyperram.v:295$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$472_Y
    connect \B $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \Y $logic_and$wb_hyperram.v:295$521_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32"
  cell $logic_and $logic_and$wb_hyperram.v:304$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:304$523_Y
  end
  attribute \src "wb_hyperram.v:52.24-52.98"
  cell $logic_and $logic_and$wb_hyperram.v:52$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y \hb_ram_valid
  end
  attribute \src "wb_hyperram.v:529.6-529.28"
  cell $logic_and $logic_and$wb_hyperram.v:529$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$wb_hyperram.v:282$491_Y
    connect \Y $logic_and$wb_hyperram.v:529$751_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41"
  cell $logic_and $logic_and$wb_hyperram.v:529$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$751_Y
    connect \B $logic_not$wb_hyperram.v:284$493_Y
    connect \Y $logic_and$wb_hyperram.v:529$753_Y
  end
  attribute \src "wb_hyperram.v:53.24-53.105"
  cell $logic_and $logic_and$wb_hyperram.v:53$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y \hb_reg_valid
  end
  attribute \src "wb_hyperram.v:530.7-530.35"
  cell $logic_and $logic_and$wb_hyperram.v:530$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \B \wbs_cyc_i
    connect \Y $logic_and$wb_hyperram.v:530$754_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.48"
  cell $logic_and $logic_and$wb_hyperram.v:530$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$754_Y
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:530$755_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.61"
  cell $logic_and $logic_and$wb_hyperram.v:530$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$755_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:530$757_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.96"
  cell $logic_and $logic_and$wb_hyperram.v:530$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$757_Y
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y $logic_and$wb_hyperram.v:530$759_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.42"
  cell $logic_and $logic_and$wb_hyperram.v:532$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:532$763_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.78"
  cell $logic_and $logic_and$wb_hyperram.v:532$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y $logic_and$wb_hyperram.v:532$765_Y
  end
  attribute \src "wb_hyperram.v:534.7-534.81"
  cell $logic_and $logic_and$wb_hyperram.v:534$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y $logic_and$wb_hyperram.v:534$771_Y
  end
  attribute \src "wb_hyperram.v:536.7-536.76"
  cell $logic_and $logic_and$wb_hyperram.v:536$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y $logic_and$wb_hyperram.v:536$777_Y
  end
  attribute \src "wb_hyperram.v:538.7-538.75"
  cell $logic_and $logic_and$wb_hyperram.v:538$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y $logic_and$wb_hyperram.v:538$783_Y
  end
  attribute \src "wb_hyperram.v:54.21-54.99"
  cell $logic_and $logic_and$wb_hyperram.v:54$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:54$190_Y
    connect \Y \csr_valid
  end
  attribute \src "wb_hyperram.v:544.7-544.12"
  cell $logic_and $logic_and$wb_hyperram.v:544$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$504_Y
    connect \B { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_and$wb_hyperram.v:289$506_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.42"
  cell $logic_and $logic_and$wb_hyperram.v:544$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:289$506_Y
    connect \B $and$wb_hyperram.v:0$507_Y
    connect \Y $logic_and$wb_hyperram.v:544$793_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.62"
  cell $logic_and $logic_and$wb_hyperram.v:544$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$793_Y
    connect \B $and$wb_hyperram.v:0$494_Y
    connect \Y $logic_and$wb_hyperram.v:544$794_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.81"
  cell $logic_and $logic_and$wb_hyperram.v:544$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$794_Y
    connect \B $past$wb_hyperram.v:333$20$0
    connect \Y $logic_and$wb_hyperram.v:544$795_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111"
  cell $logic_and $logic_and$wb_hyperram.v:544$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$795_Y
    connect \B $eq$wb_hyperram.v:544$796_Y
    connect \Y $logic_and$wb_hyperram.v:544$797_Y
  end
  attribute \src "wb_hyperram.v:558.7-558.94"
  cell $logic_and $logic_and$wb_hyperram.v:558$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:558$815_Y
  end
  attribute \src "wb_hyperram.v:560.7-560.101"
  cell $logic_and $logic_and$wb_hyperram.v:560$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:560$822_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.41"
  cell $logic_and $logic_and$wb_hyperram.v:566$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B \wbs_we_i
    connect \Y $logic_and$wb_hyperram.v:566$829_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.93"
  cell $logic_and $logic_and$wb_hyperram.v:566$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:566$832_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.106"
  cell $logic_and $logic_and$wb_hyperram.v:566$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$832_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:566$834_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.100"
  cell $logic_and $logic_and$wb_hyperram.v:568$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:568$840_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.113"
  cell $logic_and $logic_and$wb_hyperram.v:568$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:568$840_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:568$842_Y
  end
  attribute \src "wb_hyperram.v:84.29-84.74"
  cell $logic_and $logic_and$wb_hyperram.v:84$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y \csr_latency_valid
  end
  attribute \src "wb_hyperram.v:85.32-85.80"
  cell $logic_and $logic_and$wb_hyperram.v:85$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y \csr_tpre_tpost_valid
  end
  attribute \src "wb_hyperram.v:86.26-86.68"
  cell $logic_and $logic_and$wb_hyperram.v:86$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y \csr_tcsh_valid
  end
  attribute \src "wb_hyperram.v:87.27-87.70"
  cell $logic_and $logic_and$wb_hyperram.v:87$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y \csr_trmax_valid
  end
  attribute \src "wb_hyperram.v:88.28-88.72"
  cell $logic_and $logic_and$wb_hyperram.v:88$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y \csr_status_valid
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$465_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \Y $logic_not$wb_hyperram.v:0$468_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_not$wb_hyperram.v:0$474_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$478_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \Y $logic_not$wb_hyperram.v:0$481_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_not$wb_hyperram.v:0$496_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \Y $logic_not$wb_hyperram.v:0$499_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \Y $logic_not$wb_hyperram.v:0$504_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_not$wb_hyperram.v:0$509_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \Y $logic_not$wb_hyperram.v:0$512_Y
  end
  attribute \src "wb_hyperram.v:107.10-107.27"
  cell $logic_not $logic_not$wb_hyperram.v:107$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid_prev_r
    connect \Y $logic_not$wb_hyperram.v:107$206_Y
  end
  attribute \src "wb_hyperram.v:256.16-256.25"
  cell $logic_not $logic_not$wb_hyperram.v:256$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \Y $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  end
  attribute \src "wb_hyperram.v:258.16-258.26"
  cell $logic_not $logic_not$wb_hyperram.v:258$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_stb_i
    connect \Y $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  end
  attribute \src "wb_hyperram.v:259.16-259.26"
  cell $logic_not $logic_not$wb_hyperram.v:259$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \Y $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  end
  attribute \src "wb_hyperram.v:282.11-282.17"
  cell $logic_not $logic_not$wb_hyperram.v:282$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$wb_hyperram.v:282$491_Y
  end
  attribute \src "wb_hyperram.v:284.11-284.20"
  cell $logic_not $logic_not$wb_hyperram.v:284$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y $logic_not$wb_hyperram.v:284$493_Y
  end
  attribute \src "wb_hyperram.v:376.11-376.21"
  cell $logic_not $logic_not$wb_hyperram.v:376$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_ack_o
    connect \Y $logic_not$wb_hyperram.v:376$580_Y
  end
  attribute \src "wb_hyperram.v:530.52-530.61"
  cell $logic_not $logic_not$wb_hyperram.v:530$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_we_i
    connect \Y $logic_not$wb_hyperram.v:530$756_Y
  end
  attribute \src "wb_hyperram.v:566.97-566.106"
  cell $logic_not $logic_not$wb_hyperram.v:566$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_csn_o
    connect \Y $logic_not$wb_hyperram.v:566$833_Y
  end
  attribute \src "wb_hyperram.v:161.11-161.28"
  cell $logic_or $logic_or$wb_hyperram.v:161$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \B \wb_rst_i
    connect \Y $logic_or$wb_hyperram.v:161$222_Y
  end
  attribute \src "wb_hyperram.v:205.10-205.117"
  cell $logic_or $logic_or$wb_hyperram.v:205$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$wb_hyperram.v:205$226_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_or$wb_hyperram.v:205$229_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.49"
  cell $logic_or $logic_or$wb_hyperram.v:227$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \csr_tpre_tpost_valid
    connect \Y $logic_or$wb_hyperram.v:227$233_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.67"
  cell $logic_or $logic_or$wb_hyperram.v:227$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$233_Y
    connect \B \csr_tcsh_valid
    connect \Y $logic_or$wb_hyperram.v:227$234_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.86"
  cell $logic_or $logic_or$wb_hyperram.v:227$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$234_Y
    connect \B \csr_trmax_valid
    connect \Y $logic_or$wb_hyperram.v:227$235_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.106"
  cell $logic_or $logic_or$wb_hyperram.v:227$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$235_Y
    connect \B \csr_status_valid
    connect \Y $logic_or$wb_hyperram.v:227$236_Y
  end
  attribute \src "wb_hyperram.v:235.22-235.50"
  cell $logic_or $logic_or$wb_hyperram.v:235$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $logic_or$wb_hyperram.v:235$237_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.38"
  cell $logic_or $logic_or$wb_hyperram.v:270$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:270$466_Y
    connect \B $logic_and$wb_hyperram.v:270$470_Y
    connect \Y $logic_or$wb_hyperram.v:270$471_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.41"
  cell $logic_or $logic_or$wb_hyperram.v:272$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:272$479_Y
    connect \B $logic_and$wb_hyperram.v:272$483_Y
    connect \Y $logic_or$wb_hyperram.v:272$484_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.43"
  cell $logic_or $logic_or$wb_hyperram.v:288$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$497_Y
    connect \B $logic_and$wb_hyperram.v:288$501_Y
    connect \Y $logic_or$wb_hyperram.v:288$502_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.43"
  cell $logic_or $logic_or$wb_hyperram.v:290$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:290$510_Y
    connect \B $logic_and$wb_hyperram.v:290$514_Y
    connect \Y $logic_or$wb_hyperram.v:290$515_Y
  end
  attribute \src "wb_hyperram.v:524.6-524.30"
  cell $logic_or $logic_or$wb_hyperram.v:524$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \Y $logic_or$wb_hyperram.v:524$748_Y
  end
  attribute \src "wb_hyperram.v:70.12-70.37"
  cell $logic_or $logic_or$wb_hyperram.v:70$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_reg_valid
    connect \B \csr_valid
    connect \Y $logic_or$wb_hyperram.v:70$194_Y
  end
  attribute \src "wb_hyperram.v:277.16-277.43"
  cell $ne $ne$wb_hyperram.v:277$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \B $and$wb_hyperram.v:0$472_Y
    connect \Y $ne$wb_hyperram.v:277$489_Y
  end
  attribute \src "wb_hyperram.v:162.13-162.40"
  cell $or $or$wb_hyperram.v:162$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $or$wb_hyperram.v:162$223_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5187
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5188
    parameter \WIDTH 2
    connect \D $0\wb_state[1:0]
    connect \Q \wb_state
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5189
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$wb_hyperram.v:0$463_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5191
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $and$wb_hyperram.v:0$472_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5192
    parameter \WIDTH 1
    connect \D \wb_rst_i
    connect \Q $and$wb_hyperram.v:0$476_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5198
    parameter \WIDTH 1
    connect \D \wbs_stb_i
    connect \Q $and$wb_hyperram.v:0$494_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5201
    parameter \WIDTH 1
    connect \D \wbs_cyc_i
    connect \Q $and$wb_hyperram.v:0$507_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5205
    parameter \WIDTH 32
    connect \D \wbs_addr_i
    connect \Q $past$wb_hyperram.v:330$17$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5206
    parameter \WIDTH 32
    connect \D \wbs_dat_i
    connect \Q $past$wb_hyperram.v:331$18$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5207
    parameter \WIDTH 4
    connect \D \wbs_sel_i
    connect \Q $past$wb_hyperram.v:332$19$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5208
    parameter \WIDTH 1
    connect \D \wbs_we_i
    connect \Q $past$wb_hyperram.v:333$20$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5302
    parameter \WIDTH 1
    connect \D \wbs_sel_i [0]
    connect \Q $eq$wb_hyperram.v:544$796_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5306
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
    connect \Q $formal$wb_hyperram.v:270$128_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5307
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
    connect \Q $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5308
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
    connect \Q $formal$wb_hyperram.v:272$129_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5309
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
    connect \Q $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5310
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
    connect \Q $formal$wb_hyperram.v:276$130_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5311
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
    connect \Q $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5312
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
    connect \Q $formal$wb_hyperram.v:281$131_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5313
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
    connect \Q $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5314
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
    connect \Q $formal$wb_hyperram.v:283$132_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5315
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
    connect \Q $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5316
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
    connect \Q $formal$wb_hyperram.v:288$133_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5317
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
    connect \Q $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5318
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
    connect \Q $formal$wb_hyperram.v:290$134_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5319
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
    connect \Q $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5320
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
    connect \Q $formal$wb_hyperram.v:322$135_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5321
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
    connect \Q $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5322
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
    connect \Q $formal$wb_hyperram.v:323$136_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5324
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
    connect \Q $formal$wb_hyperram.v:327$137_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5325
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
    connect \Q $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5326
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
    connect \Q $formal$wb_hyperram.v:328$138_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5328
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
    connect \Q $formal$wb_hyperram.v:329$139_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5330
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
    connect \Q $formal$wb_hyperram.v:330$140_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5332
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
    connect \Q $formal$wb_hyperram.v:331$141_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5334
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
    connect \Q $formal$wb_hyperram.v:332$142_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5336
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
    connect \Q $formal$wb_hyperram.v:336$143_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5337
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
    connect \Q $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5338
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
    connect \Q $formal$wb_hyperram.v:337$144_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5340
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
    connect \Q $formal$wb_hyperram.v:338$145_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5342
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
    connect \Q $formal$wb_hyperram.v:339$146_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5344
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
    connect \Q $formal$wb_hyperram.v:340$147_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5382
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
    connect \Q $formal$wb_hyperram.v:524$166_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5383
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
    connect \Q $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5384
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
    connect \Q $formal$wb_hyperram.v:531$167_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5385
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
    connect \Q $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5386
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
    connect \Q $formal$wb_hyperram.v:533$168_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5387
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
    connect \Q $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5388
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
    connect \Q $formal$wb_hyperram.v:535$169_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5389
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
    connect \Q $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5390
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
    connect \Q $formal$wb_hyperram.v:537$170_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5391
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
    connect \Q $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5392
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
    connect \Q $formal$wb_hyperram.v:539$171_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5393
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
    connect \Q $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5394
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
    connect \Q $formal$wb_hyperram.v:546$172_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5395
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
    connect \Q $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5396
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
    connect \Q $formal$wb_hyperram.v:548$173_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5397
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
    connect \Q $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5398
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
    connect \Q $formal$wb_hyperram.v:550$174_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5399
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
    connect \Q $formal$wb_hyperram.v:550$174_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5400
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
    connect \Q $formal$wb_hyperram.v:552$175_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5401
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
    connect \Q $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5402
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
    connect \Q $formal$wb_hyperram.v:559$176_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5403
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
    connect \Q $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5404
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
    connect \Q $formal$wb_hyperram.v:561$177_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5405
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
    connect \Q $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5406
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
    connect \Q $formal$wb_hyperram.v:567$178_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5407
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
    connect \Q $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5408
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
    connect \Q $formal$wb_hyperram.v:569$179_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$5409
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
    connect \Q $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$4322
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$4322_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4324
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4322_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$4326
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6604
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$4326_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4328
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6606
    connect \B $procmux$4326_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$4330
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$4330_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4332
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4330_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$4334
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6608
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$4334_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$4336
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6610
    connect \B $procmux$4334_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$4338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$4340
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6612
    connect \B $ne$wb_hyperram.v:277$489_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$4342
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$4342_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4344
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4342_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$4346
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6614
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$4346_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4348
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6616
    connect \B $procmux$4346_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$4350
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$4350_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4352
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4350_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$4354
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:284$493_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$6618
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$4354_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$4356
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6620
    connect \B $procmux$4354_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$4358
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$4358_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4360
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4358_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$4362
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6622
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$4362_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4364
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6624
    connect \B $procmux$4362_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$4366
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$4366_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4366_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$4370
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6626
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$4370_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$4372
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6628
    connect \B $procmux$4370_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4374
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4376
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6630
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$4380
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6632
    connect \B $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4382
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4384
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6634
    connect \B \wbs_cyc_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4388
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6636
    connect \B \wbs_stb_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4392
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6638
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6640
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4400
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6642
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$4404
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6644
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4406
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4408
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6646
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4412
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6648
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4416
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6650
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4420
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6652
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$4424
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6654
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$4498
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$4500
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6656
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$4502
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$4502_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4502_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$4506
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6658
    connect \B $eq$wb_hyperram.v:531$760_Y
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$4506_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4508
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6660
    connect \B $procmux$4506_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$4510
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$4510_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4512
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4510_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$4514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6662
    connect \B $eq$wb_hyperram.v:533$766_Y
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$4514_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4516
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6664
    connect \B $procmux$4514_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$4518
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$4518_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4518_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$4522
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6666
    connect \B $eq$wb_hyperram.v:535$772_Y
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$4522_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4524
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6668
    connect \B $procmux$4522_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$4526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$4526_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4526_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$4530
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6670
    connect \B $eq$wb_hyperram.v:537$778_Y
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$4530_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6672
    connect \B $procmux$4530_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$4534
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$4534_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4534_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$4538
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6674
    connect \B $eq$wb_hyperram.v:539$784_Y
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$4538_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$4540
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6676
    connect \B $procmux$4538_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$4542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$4542_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4542_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4544_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4546
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4544_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$4548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6678
    connect \B $eq$wb_hyperram.v:546$799_Y
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$4548_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4550
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6680
    connect \B $procmux$4548_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4550_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4552
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6682
    connect \B $procmux$4550_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$4554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$4554_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4556
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4554_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4556_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4558
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4556_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$4560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6684
    connect \B $eq$wb_hyperram.v:548$801_Y
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$4560_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4562
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6686
    connect \B $procmux$4560_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4562_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4564
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6688
    connect \B $procmux$4562_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$4566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$4566_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4568
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4566_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4568_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4570
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4568_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$4572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6690
    connect \B $eq$wb_hyperram.v:550$803_Y
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$4572_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4574
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6692
    connect \B $procmux$4572_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4574_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6694
    connect \B $procmux$4574_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$4578
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$4578_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4578_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4580_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4580_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$4584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6696
    connect \B $eq$wb_hyperram.v:552$805_Y
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$4584_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$4586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6698
    connect \B $procmux$4584_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$4586_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$4588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6700
    connect \B $procmux$4586_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$4590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$4590_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4590_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$4594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6702
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$4594_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4596
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6704
    connect \B $procmux$4594_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$4598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$4598_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4600
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4598_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$4602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6706
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$4602_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$4604
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6708
    connect \B $procmux$4602_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$4606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$4606_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4606_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$4610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6710
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$4610_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6712
    connect \B $procmux$4610_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$4614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$4614_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$4614_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$4618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6714
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$4618_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$4620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$6716
    connect \B $procmux$4618_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  end
  attribute \src "wb_hyperram.v:314.10-314.20|wb_hyperram.v:314.6-316.9"
  cell $mux $procmux$4622
    parameter \WIDTH 2
    connect \A 2'01
    connect \B \wb_state
    connect \S \wbs_stb_i
    connect \Y $procmux$4622_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $pmux $procmux$4624
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B { 2'01 $procmux$4629_Y $procmux$4626_Y $procmux$4622_Y }
    connect \S { $eq$wb_hyperram.v:322$525_Y $procmux$4631_CMP $eq$wb_hyperram.v:327$528_Y $eq$wb_hyperram.v:336$533_Y }
    connect \Y $procmux$4624_Y
  end
  attribute \src "wb_hyperram.v:309.10-309.19|wb_hyperram.v:309.6-311.9"
  cell $mux $procmux$4626
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'11
    connect \S \wbs_ack_o
    connect \Y $procmux$4626_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32|wb_hyperram.v:304.6-306.9"
  cell $mux $procmux$4629
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'10
    connect \S $logic_and$wb_hyperram.v:304$523_Y
    connect \Y $procmux$4629_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $eq $procmux$4631_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 1'1
    connect \Y $procmux$4631_CMP
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:296.7-296.24|wb_hyperram.v:296.3-319.6"
  cell $mux $procmux$4634
    parameter \WIDTH 2
    connect \A $procmux$4624_Y
    connect \B 2'00
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $procmux$4634_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34|wb_hyperram.v:295.2-320.5"
  cell $mux $procmux$4636
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B $procmux$4634_Y
    connect \S $logic_and$wb_hyperram.v:295$521_Y
    connect \Y $0\wb_state[1:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4639
    parameter \WIDTH 1
    connect \A $or$wb_hyperram.v:162$223_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\hb_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4642
    parameter \WIDTH 1
    connect \A \csr_valid
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:227.8-227.106|wb_hyperram.v:227.4-231.7"
  cell $mux $procmux$4645
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:227$236_Y
    connect \Y $procmux$4645_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$4648
    parameter \WIDTH 1
    connect \A $procmux$4645_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_ack_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:205.10-205.117|wb_hyperram.v:205.6-208.33"
  cell $mux $procmux$4651
    parameter \WIDTH 32
    connect \A 0
    connect \B \hb_data_out
    connect \S $logic_or$wb_hyperram.v:205$229_Y
    connect \Y $procmux$4651_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:198.4-210.11"
  cell $pmux $procmux$4654
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $procmux$4651_Y
    connect \B { 26'00000000000000000000000000 \fixed_latency \double_latency \tacc 24'000000000000000000000000 \tpre \tpost 28'0000000000000000000000000000 \tcsh 27'000000000000000000000000000 \trmax 31'0000000000000000000000000000000 \hb_read_timeout }
    connect \S { $eq$wb_hyperram.v:532$764_Y $eq$wb_hyperram.v:534$770_Y $eq$wb_hyperram.v:538$782_Y $eq$wb_hyperram.v:536$776_Y $eq$wb_hyperram.v:530$758_Y }
    connect \Y $procmux$4654_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:195.7-195.15|wb_hyperram.v:195.3-211.6"
  cell $mux $procmux$4661
    parameter \WIDTH 32
    connect \A $procmux$4654_Y
    connect \B 0
    connect \S \wbs_we_i
    connect \Y \wbs_dat_o
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:70.12-70.37|wb_hyperram.v:70.8-73.21"
  cell $mux $procmux$4664
    parameter \WIDTH 32
    connect \A 0
    connect \B $and$wb_hyperram.v:71$195_Y
    connect \S $logic_or$wb_hyperram.v:70$194_Y
    connect \Y $procmux$4664_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:68.7-68.19|wb_hyperram.v:68.3-73.21"
  cell $mux $procmux$4667
    parameter \WIDTH 32
    connect \A $procmux$4664_Y
    connect \B $and$wb_hyperram.v:69$193_Y
    connect \S \hb_ram_valid
    connect \Y \sub_address
  end
  attribute \src "wb_hyperram.v:235.21-237.30"
  cell $mux $ternary$wb_hyperram.v:235$240
    parameter \WIDTH 1
    connect \A $and$wb_hyperram.v:237$239_Y
    connect \B $logic_and$wb_hyperram.v:236$238_Y
    connect \S $logic_or$wb_hyperram.v:235$237_Y
    connect \Y \wbs_ack_o
  end
  attribute \src "wb_hyperram.v:567.4-567.41"
  cell $assert \_rd_wr_hb_ram_
    connect \A $formal$wb_hyperram.v:567$178_CHECK
    connect \EN $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:569.4-569.41"
  cell $assert \_rd_wr_hb_reg_
    connect \A $formal$wb_hyperram.v:569$179_CHECK
    connect \EN $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:559.4-559.54"
  cell $assert \_read_hb_ram_
    connect \A $formal$wb_hyperram.v:559$176_CHECK
    connect \EN $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:561.4-561.54"
  cell $assert \_read_hb_reg_
    connect \A $formal$wb_hyperram.v:561$177_CHECK
    connect \EN $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:533.4-533.97"
  cell $assert \_read_latency_reg
    connect \A $formal$wb_hyperram.v:533$168_CHECK
    connect \EN $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:531.4-531.51"
  cell $assert \_read_status_timeout_
    connect \A $formal$wb_hyperram.v:531$167_CHECK
    connect \EN $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:539.4-539.64"
  cell $assert \_read_tcsh_reg
    connect \A $formal$wb_hyperram.v:539$171_CHECK
    connect \EN $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:535.4-535.74"
  cell $assert \_read_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:535$169_CHECK
    connect \EN $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:537.4-537.65"
  cell $assert \_read_trmax_reg
    connect \A $formal$wb_hyperram.v:537$170_CHECK
    connect \EN $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:546.5-546.90"
  cell $assert \_write_latency_reg
    connect \A $formal$wb_hyperram.v:546$172_CHECK
    connect \EN $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:552.5-552.54"
  cell $assert \_write_tcsh_reg
    connect \A $formal$wb_hyperram.v:552$175_CHECK
    connect \EN $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:548.5-548.68"
  cell $assert \_write_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:548$173_CHECK
    connect \EN $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:550.5-550.56"
  cell $assert \_write_trmax_reg
    connect \A $formal$wb_hyperram.v:550$174_CHECK
    connect \EN $formal$wb_hyperram.v:550$174_EN
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:158.11-191.3"
  cell \hyperram \hram
    connect \addr_i { 1'0 \sub_address [31:1] }
    connect \clk_i \wb_clk_i
    connect \data_i \wbs_dat_i
    connect \data_o \hb_data_out
    connect \double_latency_i \double_latency
    connect \fixed_latency_i \fixed_latency
    connect \hb_clk_o \hb_clk_o
    connect \hb_clkn_o \hb_clkn_o
    connect \hb_csn_o \hb_csn_o
    connect \hb_dq_i \hb_dq_i
    connect \hb_dq_o \hb_dq_o
    connect \hb_dq_oen \hb_dq_oen
    connect \hb_rstn_o \hb_rstn_o
    connect \hb_rwds_i \hb_rwds_i
    connect \hb_rwds_o \hb_rwds_o
    connect \hb_rwds_oen \hb_rwds_oen
    connect \read_timeout_o \hb_read_timeout
    connect \ready_o \hb_ready
    connect \regspace_i \hb_reg_valid
    connect \rst_i $logic_or$wb_hyperram.v:161$222_Y
    connect \sel_i \wbs_sel_i
    connect \tacc_i \tacc
    connect \tcsh_i \tcsh
    connect \tpost_i \tpost
    connect \tpre_i \tpre
    connect \trmax_i \trmax
    connect \valid_i $or$wb_hyperram.v:162$223_Y
    connect \wren_i \wbs_we_i
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:103.2-110.3"
  cell $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw \latency_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [5:0]
    connect \data_out { \fixed_latency \double_latency \tacc }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:131.2-138.3"
  cell $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw \tcsh_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [3:0]
    connect \data_out \tcsh
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:117.2-124.3"
  cell $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw \tpre_tpost_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [7:0]
    connect \data_out { \tpre \tpost }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:145.2-152.3"
  cell $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw \trmax_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [4:0]
    connect \data_out \trmax
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:149$221_Y
  end
  connect \data_out \wbs_dat_o
end
