// Seed: 1435507156
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  type_7(
      1'b0, id_3, id_0 | 1 - id_1
  );
  assign id_0 = 1;
  type_8(
      id_4, id_1, 1, 1
  );
endmodule
