$date
	Tue Oct 17 21:04:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inp $end
$var wire 1 ! c $end
$var wire 1 " s $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module M1 $end
$var wire 1 ! c $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 " s $end
$var wire 1 ( s1 $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$scope module HA1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 & c $end
$var wire 1 ( s $end
$upscope $end
$scope module HA2 $end
$var wire 1 ( a $end
$var wire 1 + b $end
$var wire 1 ' c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1"
1%
1+
#2000
1(
0%
0+
1$
1*
#3000
1!
0"
1'
1%
1+
#4000
0!
1"
0'
0%
0+
0$
0*
1#
1)
#5000
1!
0"
1'
1%
1+
#6000
0'
0(
1&
0%
0+
1$
1*
#7000
1"
1%
1+
#8000
