#=============================================================================
# Eval sim script generated by IPExpress/Clarity   09/29/2020    01:16:09 
# Lattice IP Core Simulation Script for Evaluation (Verilog)                  
# Copyright(c) 2015 Lattice Semiconductor Corporation. All rights reserved.   
#=============================================================================

# WARNING - Changes to this file should be performed by re-running IPexpress or
# modifying the .LPC file and regenerating the core. Other changes may lead to 
# inconsistent simulation and/or implementation results.                       

#-- Set Diamond SW installation directory -- 
#-- Modify this path for localization of "Diamond" 
set diamond_dir C:/lscc/diamond/3.11_x64 

#-- Simulation work library creation -- 
cd "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/bytes_to_pixels/byte2pixel_eval/bytes_to_pixels/sim/aldec"
     workspace create byte2pixel_space
     design create bytes_to_pixels_design .
     design open bytes_to_pixels_design

#-- Lattice device library support -- 
cd "C:/Users/Eduard/Documents/GitHub/fpga-projects/Crosslink_CSI2ToRaw10/Crosslink_CSI2ToRaw10/bytes_to_pixels/byte2pixel_eval/bytes_to_pixels/sim/aldec"
set diamond_dir C:/lscc/diamond/3.11_x64 
set sim_working_folder .

do byte2pixel_rtl.do
run -all 
