0.6
2018.1
Apr  4 2018
19:30:32
D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1760039286,verilog,,,,glbl;lab1,,,,,,,,
D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd,1669206834,vhdl,,,,lab1_tb,,,,,,,,
