
*** Running vivado
    with args -log dec_pwm_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source dec_pwm_v1_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dec_pwm_v1_0.tcl -notrace
Command: synth_design -top dec_pwm_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 292.387 ; gain = 85.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dec_pwm_v1_0' [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dec_pwm_v1_0_S00_AXI' [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0_S00_AXI.v:409]
INFO: [Synth 8-638] synthesizing module 'frc_cal' [E:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/frq_cal.v:11]
INFO: [Synth 8-256] done synthesizing module 'frc_cal' (1#1) [E:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/frq_cal.v:11]
INFO: [Synth 8-638] synthesizing module 'pwm' [E:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/pwm.v:66]
INFO: [Synth 8-256] done synthesizing module 'pwm' (2#1) [E:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/pwm.v:66]
INFO: [Synth 8-256] done synthesizing module 'dec_pwm_v1_0_S00_AXI' (3#1) [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'dec_pwm_v1_0' (4#1) [e:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/dec_pwm_v1_0.v:4]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design dec_pwm_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 329.980 ; gain = 123.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 329.980 ; gain = 123.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 329.980 ; gain = 123.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Mycode/Verilog/DecPwmip_repo/dec_pwm_1.0/hdl/frq_cal.v:31]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5545] ROM "runner" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 346.039 ; gain = 139.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frc_cal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dec_pwm_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.398 ; gain = 239.871
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "dec_pwm_v1_0_S00_AXI_inst/LED0/runner" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design dec_pwm_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.820 ; gain = 240.293
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.820 ; gain = 240.293

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'dec_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'dec_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dec_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'dec_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'dec_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dec_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module dec_pwm_v1_0.
WARNING: [Synth 8-3332] Sequential element (dec_pwm_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module dec_pwm_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 469.852 ; gain = 263.324
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 469.852 ; gain = 263.324

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 469.852 ; gain = 263.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.652 ; gain = 268.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |    97|
|4     |LUT2   |    36|
|5     |LUT3   |    15|
|6     |LUT4   |    12|
|7     |LUT5   |    17|
|8     |LUT6   |   117|
|9     |FDCE   |    65|
|10    |FDRE   |   276|
|11    |IBUF   |    52|
|12    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |   760|
|2     |  dec_pwm_v1_0_S00_AXI_inst |dec_pwm_v1_0_S00_AXI |   663|
|3     |    LED0                    |pwm                  |   121|
|4     |    u1                      |frc_cal              |   240|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 474.652 ; gain = 260.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 474.652 ; gain = 268.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 571.715 ; gain = 359.543
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 571.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 02 11:21:26 2016...
