wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 5
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
12769891 36
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 5
if_stage latch is empty and free
inst.fetch occurs
5571379 40
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
32871 56
wb_stage 
mem_stage 
no mem op
0 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
print0 0
if_stage latch is empty and free
wb_stage 
not to be written
mem_stage 
ex_stage some execution occurs
60
when it returns zero as alu result : reg value 0
id_stage
id_Stage no stall
if_stage latch is empty and free
inst.fetch occurs
659 0
wb_stage 
mem_stage 
no mem op
60 0 
ex_stage id_stage
id_Stage no stall
fetches from prev latch
addi instr. recognised 
addi instr correctly recognised
print0 0
if_stage latch is empty and free
inst.fetch occurs
46321763 4
wb_stage 
to be written
write_here from reg
mem_stage 
ex_stage some execution occurs
0
when it returns zero as alu result : reg value 5
id_stage
id_Stage no stall
fetches from prev latch
print5 0
if_stage latch is empty and free
inst.fetch occurs
5604147 8
wb_stage 
mem_stage 
no mem op
0 5 
ex_stage id_stage
does not fetch from prev latch
print0 5
earlier stall and free _latch set to false
if_stage 
Final state of registers:
x 0:        0	x 1:        0	x 2:        0	x 3:        0
x 4:        0	x 5:        0	x 6:        0	x 7:        0
x 8:        0	x 9:        0	x10:        0	x11:        0
x12:        0	x13:        0	x14:        0	x15:        0
x16:        0	x17:        0	x18:        0	x19:        0
x20:        0	x21:        0	x22:        0	x23:        0
x24:        0	x25:        0	x26:        0	x27:        0
x28:        0	x29:        0	x30:        0	x31:        0
addi x5 x0 0        |IF  |ID  |EX  |DM  |WB  |-   |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |IF  |ID  |EX  |DM  |
bge x5 x12 32       |-   |IF  |ID  |-   |EX  |DM  |WB  |-   |    |IF  |ID  |-   |EX  |DM  |WB  |-   |    |IF  |ID  |-   |
add x6 x11 x5       |-   |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |
lb x6 0 x6          |
beq x6 x0 20        |
add x7 x10 x5       |
sb x6 0 x7          |
addi x5 x5 1        |
jal x0 -28          |
bge x5 x12 20       |-   |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |
add x6 x10 x5       |-   |    |    |    |    |IF  |-   |    |    |    |    |    |    |IF  |-   |    |    |    |    |    |
sb x0 0 x6          |
addi x5 x5 1        |
jal x0 -16          |
jalr x0 x1 0        |-   |    |    |    |    |    |IF  |ID  |EX  |DM  |WB  |-   |    |    |IF  |ID  |EX  |DM  |WB  |-   |
