Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : top
Version: S-2021.06-SP2
Date   : Fri May 31 05:27:55 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:   30546988.00
  Critical Path Slack:   169453008.00
  Critical Path Clk Period:
                         200000000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                102
  Buf/Inv Cell Count:              28
  Buf Cell Count:                   0
  Inv Cell Count:                  28
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       102
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area: 38284888.000000
  Noncombinational Area:     0.000000
  Buf/Inv Area:        6395760.000000
  Total Buffer Area:             0.00
  Total Inverter Area:     6395760.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:          38284888.000000
  Design Area:        38284888.000000


  Design Rules
  -----------------------------------
  Total Number of Nets:           118
  Nets With Violations:           101
  Max Trans Violations:           101
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                  0.02
  Mapping Optimization:                0.26
  -----------------------------------------
  Overall Compile Time:                1.20
  Overall Compile Wall Clock Time:     1.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
