/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:26:59 2023 GMT

[ 15:26:59 ] Analysis has started
[ 15:26:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd
[ 15:27:00 ] Duration: 1052 ms. Max utilization: 27 MB
[ 15:27:00 ] Synthesize has started
[ 15:27:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
[ 15:27:08 ] Duration: 7435 ms. Max utilization: 82 MB
[ 15:27:08 ] Synthesize has started
[ 15:27:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
[ 15:27:16 ] Duration: 8090 ms. Max utilization: 137 MB
