{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608559894699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608559894722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 16:11:34 2020 " "Processing started: Mon Dec 21 16:11:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608559894722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608559894722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Two_bit_adder -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Two_bit_adder -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608559894722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608559895434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608559895435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file two_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "two_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608559913772 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_bit_adder " "Found entity 2: two_bit_adder" {  } { { "two_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608559913772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608559913772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608559913774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608559913774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608559914124 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(17) " "Verilog HDL warning at testbench.v(17): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1608559914127 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(49) " "Verilog HDL warning at testbench.v(49): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1608559914128 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_adder two_bit_adder:dut " "Elaborating entity \"two_bit_adder\" for hierarchy \"two_bit_adder:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608559914310 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout two_bit_adder.v(17) " "Output port \"cout\" at two_bit_adder.v(17) has no driver" {  } { { "two_bit_adder.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608559914311 "|testbench|two_bit_adder:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder two_bit_adder:dut\|full_adder:zero " "Elaborating entity \"full_adder\" for hierarchy \"two_bit_adder:dut\|full_adder:zero\"" {  } { { "two_bit_adder.v" "zero" { Text "/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608559914416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1378 " "Peak virtual memory: 1378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608559915854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 16:11:55 2020 " "Processing ended: Mon Dec 21 16:11:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608559915854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608559915854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608559915854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608559915854 ""}
