
Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08005304  08005304  00015304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005370  08005370  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08005370  08005370  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005370  08005370  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005370  08005370  00015370  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005374  08005374  00015374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08005378  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000098  08005410  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08005410  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c87d  00000000  00000000  000200c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000238a  00000000  00000000  0002c93e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  0002ecc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb8  00000000  00000000  0002fab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199a4  00000000  00000000  00030768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011461  00000000  00000000  0004a10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aef5  00000000  00000000  0005b56d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e6462  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c20  00000000  00000000  000e64b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	080052ec 	.word	0x080052ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	080052ec 	.word	0x080052ec

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2iz>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f0:	d215      	bcs.n	800091e <__aeabi_d2iz+0x36>
 80008f2:	d511      	bpl.n	8000918 <__aeabi_d2iz+0x30>
 80008f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008fc:	d912      	bls.n	8000924 <__aeabi_d2iz+0x3c>
 80008fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000902:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000906:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	bf18      	it	ne
 8000914:	4240      	negne	r0, r0
 8000916:	4770      	bx	lr
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	4770      	bx	lr
 800091e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000922:	d105      	bne.n	8000930 <__aeabi_d2iz+0x48>
 8000924:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000928:	bf08      	it	eq
 800092a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800092e:	4770      	bx	lr
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop

08000938 <isButtonPressed>:

static int counter_for_button_pressed[NO_OF_BUTTONS];

static int button_flag[NO_OF_BUTTONS];

int isButtonPressed(int index){
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000940:	4a09      	ldr	r2, [pc, #36]	; (8000968 <isButtonPressed+0x30>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d106      	bne.n	800095a <isButtonPressed+0x22>
		button_flag[index] = 0;
 800094c:	4a06      	ldr	r2, [pc, #24]	; (8000968 <isButtonPressed+0x30>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2100      	movs	r1, #0
 8000952:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000956:	2301      	movs	r3, #1
 8000958:	e000      	b.n	800095c <isButtonPressed+0x24>
	}
	return 0;
 800095a:	2300      	movs	r3, #0
}
 800095c:	4618      	mov	r0, r3
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	bc80      	pop	{r7}
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	20000104 	.word	0x20000104

0800096c <button_process>:

void button_process(int index){
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	if(index >= 0 && index < NO_OF_BUTTONS){
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2b00      	cmp	r3, #0
 8000978:	db07      	blt.n	800098a <button_process+0x1e>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2b03      	cmp	r3, #3
 800097e:	dc04      	bgt.n	800098a <button_process+0x1e>
		button_flag[index] = 1;
 8000980:	4a04      	ldr	r2, [pc, #16]	; (8000994 <button_process+0x28>)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2101      	movs	r1, #1
 8000986:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr
 8000994:	20000104 	.word	0x20000104

08000998 <button_reading>:

void button_reading(){
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < NO_OF_BUTTONS; i++){
 800099e:	2300      	movs	r3, #0
 80009a0:	71fb      	strb	r3, [r7, #7]
 80009a2:	e0e5      	b.n	8000b70 <button_reading+0x1d8>
        //debouncing button
		debounce_buffer3[i] = debounce_buffer2[i];
 80009a4:	79fa      	ldrb	r2, [r7, #7]
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	4976      	ldr	r1, [pc, #472]	; (8000b84 <button_reading+0x1ec>)
 80009aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009ae:	4976      	ldr	r1, [pc, #472]	; (8000b88 <button_reading+0x1f0>)
 80009b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		debounce_buffer2[i] = debounce_buffer1[i];
 80009b4:	79fa      	ldrb	r2, [r7, #7]
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	4974      	ldr	r1, [pc, #464]	; (8000b8c <button_reading+0x1f4>)
 80009ba:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80009be:	4971      	ldr	r1, [pc, #452]	; (8000b84 <button_reading+0x1ec>)
 80009c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		// readpin

		if(i == 0) debounce_buffer1[i] = HAL_GPIO_ReadPin(PedestrianButton_GPIO_Port, PedestrianButton_Pin);
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d10b      	bne.n	80009e2 <button_reading+0x4a>
 80009ca:	2101      	movs	r1, #1
 80009cc:	4870      	ldr	r0, [pc, #448]	; (8000b90 <button_reading+0x1f8>)
 80009ce:	f001 ffe1 	bl	8002994 <HAL_GPIO_ReadPin>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	4611      	mov	r1, r2
 80009da:	4a6c      	ldr	r2, [pc, #432]	; (8000b8c <button_reading+0x1f4>)
 80009dc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009e0:	e02b      	b.n	8000a3a <button_reading+0xa2>
		else if(i == 1) debounce_buffer1[i] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d10b      	bne.n	8000a00 <button_reading+0x68>
 80009e8:	2102      	movs	r1, #2
 80009ea:	4869      	ldr	r0, [pc, #420]	; (8000b90 <button_reading+0x1f8>)
 80009ec:	f001 ffd2 	bl	8002994 <HAL_GPIO_ReadPin>
 80009f0:	4603      	mov	r3, r0
 80009f2:	461a      	mov	r2, r3
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	4611      	mov	r1, r2
 80009f8:	4a64      	ldr	r2, [pc, #400]	; (8000b8c <button_reading+0x1f4>)
 80009fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009fe:	e01c      	b.n	8000a3a <button_reading+0xa2>
		else if(i == 2) debounce_buffer1[i] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d10b      	bne.n	8000a1e <button_reading+0x86>
 8000a06:	2110      	movs	r1, #16
 8000a08:	4861      	ldr	r0, [pc, #388]	; (8000b90 <button_reading+0x1f8>)
 8000a0a:	f001 ffc3 	bl	8002994 <HAL_GPIO_ReadPin>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	461a      	mov	r2, r3
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	4611      	mov	r1, r2
 8000a16:	4a5d      	ldr	r2, [pc, #372]	; (8000b8c <button_reading+0x1f4>)
 8000a18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a1c:	e00d      	b.n	8000a3a <button_reading+0xa2>
		else if(i == 3) debounce_buffer1[i] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b03      	cmp	r3, #3
 8000a22:	d10a      	bne.n	8000a3a <button_reading+0xa2>
 8000a24:	2101      	movs	r1, #1
 8000a26:	485b      	ldr	r0, [pc, #364]	; (8000b94 <button_reading+0x1fc>)
 8000a28:	f001 ffb4 	bl	8002994 <HAL_GPIO_ReadPin>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	461a      	mov	r2, r3
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	4611      	mov	r1, r2
 8000a34:	4a55      	ldr	r2, [pc, #340]	; (8000b8c <button_reading+0x1f4>)
 8000a36:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


        //process after debouncing
		if((debounce_buffer3[i] == debounce_buffer2[i]) && debounce_buffer2[i] == debounce_buffer1[i]){
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4a52      	ldr	r2, [pc, #328]	; (8000b88 <button_reading+0x1f0>)
 8000a3e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	494f      	ldr	r1, [pc, #316]	; (8000b84 <button_reading+0x1ec>)
 8000a46:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	f040 8084 	bne.w	8000b58 <button_reading+0x1c0>
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	4a4c      	ldr	r2, [pc, #304]	; (8000b84 <button_reading+0x1ec>)
 8000a54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	494c      	ldr	r1, [pc, #304]	; (8000b8c <button_reading+0x1f4>)
 8000a5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d179      	bne.n	8000b58 <button_reading+0x1c0>
			button_buffer[i] = debounce_buffer3[i];
 8000a64:	79fa      	ldrb	r2, [r7, #7]
 8000a66:	79fb      	ldrb	r3, [r7, #7]
 8000a68:	4947      	ldr	r1, [pc, #284]	; (8000b88 <button_reading+0x1f0>)
 8000a6a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000a6e:	494a      	ldr	r1, [pc, #296]	; (8000b98 <button_reading+0x200>)
 8000a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			// fsm for processing button
			switch(button_state[i]){
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	4a49      	ldr	r2, [pc, #292]	; (8000b9c <button_reading+0x204>)
 8000a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7c:	2b0d      	cmp	r3, #13
 8000a7e:	d043      	beq.n	8000b08 <button_reading+0x170>
 8000a80:	2b0d      	cmp	r3, #13
 8000a82:	dc6b      	bgt.n	8000b5c <button_reading+0x1c4>
 8000a84:	2b0b      	cmp	r3, #11
 8000a86:	d002      	beq.n	8000a8e <button_reading+0xf6>
 8000a88:	2b0c      	cmp	r3, #12
 8000a8a:	d02d      	beq.n	8000ae8 <button_reading+0x150>
					button_state[i] = BUTTON_IS_RELEASED;
					counter_for_button_pressed[i] = 0;
				}
				break;
			default:
				break;
 8000a8c:	e066      	b.n	8000b5c <button_reading+0x1c4>
				counter_for_button_pressed[i]++;
 8000a8e:	79fb      	ldrb	r3, [r7, #7]
 8000a90:	4a43      	ldr	r2, [pc, #268]	; (8000ba0 <button_reading+0x208>)
 8000a92:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a96:	3201      	adds	r2, #1
 8000a98:	4941      	ldr	r1, [pc, #260]	; (8000ba0 <button_reading+0x208>)
 8000a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counter_for_button_pressed[i] == WAITING_TIME/TIMER_CYCLE){
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	4a3f      	ldr	r2, [pc, #252]	; (8000ba0 <button_reading+0x208>)
 8000aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa6:	2b64      	cmp	r3, #100	; 0x64
 8000aa8:	d10d      	bne.n	8000ac6 <button_reading+0x12e>
					button_state[i] = BUTTON_IS_LONG_PRESSED;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	4a3b      	ldr	r2, [pc, #236]	; (8000b9c <button_reading+0x204>)
 8000aae:	210d      	movs	r1, #13
 8000ab0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counter_for_button_pressed[i] = 0;
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	4a3a      	ldr	r2, [pc, #232]	; (8000ba0 <button_reading+0x208>)
 8000ab8:	2100      	movs	r1, #0
 8000aba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_process(i);
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff ff53 	bl	800096c <button_process>
				if(button_buffer[i] == RELEASED_STATE){
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	4a33      	ldr	r2, [pc, #204]	; (8000b98 <button_reading+0x200>)
 8000aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d146      	bne.n	8000b60 <button_reading+0x1c8>
					button_state[i] = BUTTON_IS_RELEASED;
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4a31      	ldr	r2, [pc, #196]	; (8000b9c <button_reading+0x204>)
 8000ad6:	210c      	movs	r1, #12
 8000ad8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counter_for_button_pressed[i] = 0;
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	4a30      	ldr	r2, [pc, #192]	; (8000ba0 <button_reading+0x208>)
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000ae6:	e03b      	b.n	8000b60 <button_reading+0x1c8>
				if(button_buffer[i] == PRESSED_STATE){
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	4a2b      	ldr	r2, [pc, #172]	; (8000b98 <button_reading+0x200>)
 8000aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d137      	bne.n	8000b64 <button_reading+0x1cc>
					button_state[i] = BUTTON_IS_PRESSED;
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	4a29      	ldr	r2, [pc, #164]	; (8000b9c <button_reading+0x204>)
 8000af8:	210b      	movs	r1, #11
 8000afa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					button_process(i);
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff ff33 	bl	800096c <button_process>
				break;
 8000b06:	e02d      	b.n	8000b64 <button_reading+0x1cc>
				counter_for_button_pressed[i]++;
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	4a25      	ldr	r2, [pc, #148]	; (8000ba0 <button_reading+0x208>)
 8000b0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b10:	3201      	adds	r2, #1
 8000b12:	4923      	ldr	r1, [pc, #140]	; (8000ba0 <button_reading+0x208>)
 8000b14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counter_for_button_pressed[i] == TIME_OUT_FOR_KEY_PRESSED/TIMER_CYCLE){
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	4a21      	ldr	r2, [pc, #132]	; (8000ba0 <button_reading+0x208>)
 8000b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b20:	2b14      	cmp	r3, #20
 8000b22:	d108      	bne.n	8000b36 <button_reading+0x19e>
					button_process(i);
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff ff20 	bl	800096c <button_process>
					counter_for_button_pressed[i] = 0;
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	4a1c      	ldr	r2, [pc, #112]	; (8000ba0 <button_reading+0x208>)
 8000b30:	2100      	movs	r1, #0
 8000b32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				if(button_buffer[i] == RELEASED_STATE){
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	4a17      	ldr	r2, [pc, #92]	; (8000b98 <button_reading+0x200>)
 8000b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d112      	bne.n	8000b68 <button_reading+0x1d0>
					button_state[i] = BUTTON_IS_RELEASED;
 8000b42:	79fb      	ldrb	r3, [r7, #7]
 8000b44:	4a15      	ldr	r2, [pc, #84]	; (8000b9c <button_reading+0x204>)
 8000b46:	210c      	movs	r1, #12
 8000b48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					counter_for_button_pressed[i] = 0;
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	4a14      	ldr	r2, [pc, #80]	; (8000ba0 <button_reading+0x208>)
 8000b50:	2100      	movs	r1, #0
 8000b52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 8000b56:	e007      	b.n	8000b68 <button_reading+0x1d0>
			}
		}
 8000b58:	bf00      	nop
 8000b5a:	e006      	b.n	8000b6a <button_reading+0x1d2>
				break;
 8000b5c:	bf00      	nop
 8000b5e:	e004      	b.n	8000b6a <button_reading+0x1d2>
				break;
 8000b60:	bf00      	nop
 8000b62:	e002      	b.n	8000b6a <button_reading+0x1d2>
				break;
 8000b64:	bf00      	nop
 8000b66:	e000      	b.n	8000b6a <button_reading+0x1d2>
				break;
 8000b68:	bf00      	nop
	for(uint8_t i = 0 ; i < NO_OF_BUTTONS; i++){
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	71fb      	strb	r3, [r7, #7]
 8000b70:	79fb      	ldrb	r3, [r7, #7]
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	f67f af16 	bls.w	80009a4 <button_reading+0xc>
	}
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200000d4 	.word	0x200000d4
 8000b88:	200000e4 	.word	0x200000e4
 8000b8c:	200000c4 	.word	0x200000c4
 8000b90:	40010800 	.word	0x40010800
 8000b94:	40010c00 	.word	0x40010c00
 8000b98:	200000b4 	.word	0x200000b4
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	200000f4 	.word	0x200000f4

08000ba4 <fsm_auto_run>:


#include "fsm_auto.h"

void fsm_auto_run(){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	switch (status)
 8000ba8:	4b7e      	ldr	r3, [pc, #504]	; (8000da4 <fsm_auto_run+0x200>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	3b01      	subs	r3, #1
 8000bae:	2b04      	cmp	r3, #4
 8000bb0:	f200 80f6 	bhi.w	8000da0 <fsm_auto_run+0x1fc>
 8000bb4:	a201      	add	r2, pc, #4	; (adr r2, 8000bbc <fsm_auto_run+0x18>)
 8000bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bba:	bf00      	nop
 8000bbc:	08000bd1 	.word	0x08000bd1
 8000bc0:	08000bf5 	.word	0x08000bf5
 8000bc4:	08000c59 	.word	0x08000c59
 8000bc8:	08000cc3 	.word	0x08000cc3
 8000bcc:	08000d29 	.word	0x08000d29
	{
	case INIT:
		status=AUTO_RED_GREEN;
 8000bd0:	4b74      	ldr	r3, [pc, #464]	; (8000da4 <fsm_auto_run+0x200>)
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	601a      	str	r2, [r3, #0]
		setTimer1(1000);
 8000bd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bda:	f001 f89b 	bl	8001d14 <setTimer1>
		counter = max_red1;
 8000bde:	4b72      	ldr	r3, [pc, #456]	; (8000da8 <fsm_auto_run+0x204>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a72      	ldr	r2, [pc, #456]	; (8000dac <fsm_auto_run+0x208>)
 8000be4:	6013      	str	r3, [r2, #0]
		displayCounter();
 8000be6:	f001 fadd 	bl	80021a4 <displayCounter>
		setTraffic1Red();
 8000bea:	f001 f919 	bl	8001e20 <setTraffic1Red>
		setTraffic2Green();
 8000bee:	f001 f963 	bl	8001eb8 <setTraffic2Green>
		break;
 8000bf2:	e0d5      	b.n	8000da0 <fsm_auto_run+0x1fc>
	case AUTO_RED_GREEN:
		if(timer1_flag == 1){
 8000bf4:	4b6e      	ldr	r3, [pc, #440]	; (8000db0 <fsm_auto_run+0x20c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d115      	bne.n	8000c28 <fsm_auto_run+0x84>
			counter--;
 8000bfc:	4b6b      	ldr	r3, [pc, #428]	; (8000dac <fsm_auto_run+0x208>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	4a6a      	ldr	r2, [pc, #424]	; (8000dac <fsm_auto_run+0x208>)
 8000c04:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000c06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c0a:	f001 f883 	bl	8001d14 <setTimer1>
			if(counter == max_yellow2){
 8000c0e:	4b67      	ldr	r3, [pc, #412]	; (8000dac <fsm_auto_run+0x208>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	4b68      	ldr	r3, [pc, #416]	; (8000db4 <fsm_auto_run+0x210>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d104      	bne.n	8000c24 <fsm_auto_run+0x80>
				setTraffic2Yellow();
 8000c1a:	f001 f971 	bl	8001f00 <setTraffic2Yellow>
				status=AUTO_RED_YELLOW;
 8000c1e:	4b61      	ldr	r3, [pc, #388]	; (8000da4 <fsm_auto_run+0x200>)
 8000c20:	2203      	movs	r2, #3
 8000c22:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 8000c24:	f001 fabe 	bl	80021a4 <displayCounter>
		}

		if(isButtonPressed(1)){
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f7ff fe85 	bl	8000938 <isButtonPressed>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f000 80ae 	beq.w	8000d92 <fsm_auto_run+0x1ee>
			status=MAN_RED_GREEN;
 8000c36:	4b5b      	ldr	r3, [pc, #364]	; (8000da4 <fsm_auto_run+0x200>)
 8000c38:	220b      	movs	r2, #11
 8000c3a:	601a      	str	r2, [r3, #0]
			setTimer1(30000);
 8000c3c:	f247 5030 	movw	r0, #30000	; 0x7530
 8000c40:	f001 f868 	bl	8001d14 <setTimer1>
			setTraffic1Red();
 8000c44:	f001 f8ec 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 8000c48:	f001 f936 	bl	8001eb8 <setTraffic2Green>
			counter = 0;
 8000c4c:	4b57      	ldr	r3, [pc, #348]	; (8000dac <fsm_auto_run+0x208>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
			displayCounter();
 8000c52:	f001 faa7 	bl	80021a4 <displayCounter>
			break;
 8000c56:	e0a3      	b.n	8000da0 <fsm_auto_run+0x1fc>
		}
		break;
	case AUTO_RED_YELLOW:
		if(timer1_flag == 1){
 8000c58:	4b55      	ldr	r3, [pc, #340]	; (8000db0 <fsm_auto_run+0x20c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d119      	bne.n	8000c94 <fsm_auto_run+0xf0>
			counter--;
 8000c60:	4b52      	ldr	r3, [pc, #328]	; (8000dac <fsm_auto_run+0x208>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	4a51      	ldr	r2, [pc, #324]	; (8000dac <fsm_auto_run+0x208>)
 8000c68:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000c6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c6e:	f001 f851 	bl	8001d14 <setTimer1>
			if(counter == 0){
 8000c72:	4b4e      	ldr	r3, [pc, #312]	; (8000dac <fsm_auto_run+0x208>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d10a      	bne.n	8000c90 <fsm_auto_run+0xec>
				counter = max_green1;
 8000c7a:	4b4f      	ldr	r3, [pc, #316]	; (8000db8 <fsm_auto_run+0x214>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a4b      	ldr	r2, [pc, #300]	; (8000dac <fsm_auto_run+0x208>)
 8000c80:	6013      	str	r3, [r2, #0]
				setTraffic1Green();
 8000c82:	f001 f8f1 	bl	8001e68 <setTraffic1Green>
				setTraffic2Red();
 8000c86:	f001 f8df 	bl	8001e48 <setTraffic2Red>
				status=AUTO_GREEN_RED;
 8000c8a:	4b46      	ldr	r3, [pc, #280]	; (8000da4 <fsm_auto_run+0x200>)
 8000c8c:	2204      	movs	r2, #4
 8000c8e:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 8000c90:	f001 fa88 	bl	80021a4 <displayCounter>
		}

		if(isButtonPressed(1)){
 8000c94:	2001      	movs	r0, #1
 8000c96:	f7ff fe4f 	bl	8000938 <isButtonPressed>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d07a      	beq.n	8000d96 <fsm_auto_run+0x1f2>
			status=MAN_RED_GREEN;
 8000ca0:	4b40      	ldr	r3, [pc, #256]	; (8000da4 <fsm_auto_run+0x200>)
 8000ca2:	220b      	movs	r2, #11
 8000ca4:	601a      	str	r2, [r3, #0]
			setTimer1(30000);
 8000ca6:	f247 5030 	movw	r0, #30000	; 0x7530
 8000caa:	f001 f833 	bl	8001d14 <setTimer1>
			setTraffic1Red();
 8000cae:	f001 f8b7 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 8000cb2:	f001 f901 	bl	8001eb8 <setTraffic2Green>
			counter = 0;
 8000cb6:	4b3d      	ldr	r3, [pc, #244]	; (8000dac <fsm_auto_run+0x208>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
			displayCounter();
 8000cbc:	f001 fa72 	bl	80021a4 <displayCounter>
			break;
 8000cc0:	e06e      	b.n	8000da0 <fsm_auto_run+0x1fc>
		}
		break;

	case AUTO_GREEN_RED:
		if(timer1_flag == 1){
 8000cc2:	4b3b      	ldr	r3, [pc, #236]	; (8000db0 <fsm_auto_run+0x20c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d117      	bne.n	8000cfa <fsm_auto_run+0x156>
			counter--;
 8000cca:	4b38      	ldr	r3, [pc, #224]	; (8000dac <fsm_auto_run+0x208>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	4a36      	ldr	r2, [pc, #216]	; (8000dac <fsm_auto_run+0x208>)
 8000cd2:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000cd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd8:	f001 f81c 	bl	8001d14 <setTimer1>
			if(counter == 0){
 8000cdc:	4b33      	ldr	r3, [pc, #204]	; (8000dac <fsm_auto_run+0x208>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d108      	bne.n	8000cf6 <fsm_auto_run+0x152>
				counter = max_yellow1;
 8000ce4:	4b35      	ldr	r3, [pc, #212]	; (8000dbc <fsm_auto_run+0x218>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a30      	ldr	r2, [pc, #192]	; (8000dac <fsm_auto_run+0x208>)
 8000cea:	6013      	str	r3, [r2, #0]
				setTraffic1Yellow();
 8000cec:	f001 f8f4 	bl	8001ed8 <setTraffic1Yellow>
				status=AUTO_YELLOW_RED;
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <fsm_auto_run+0x200>)
 8000cf2:	2205      	movs	r2, #5
 8000cf4:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 8000cf6:	f001 fa55 	bl	80021a4 <displayCounter>
		}

		if(isButtonPressed(1)){
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f7ff fe1c 	bl	8000938 <isButtonPressed>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d049      	beq.n	8000d9a <fsm_auto_run+0x1f6>
			status=MAN_RED_GREEN;
 8000d06:	4b27      	ldr	r3, [pc, #156]	; (8000da4 <fsm_auto_run+0x200>)
 8000d08:	220b      	movs	r2, #11
 8000d0a:	601a      	str	r2, [r3, #0]
			setTimer1(30000);
 8000d0c:	f247 5030 	movw	r0, #30000	; 0x7530
 8000d10:	f001 f800 	bl	8001d14 <setTimer1>
			setTraffic1Red();
 8000d14:	f001 f884 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 8000d18:	f001 f8ce 	bl	8001eb8 <setTraffic2Green>
			counter = 0;
 8000d1c:	4b23      	ldr	r3, [pc, #140]	; (8000dac <fsm_auto_run+0x208>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
			displayCounter();
 8000d22:	f001 fa3f 	bl	80021a4 <displayCounter>
			break;
 8000d26:	e03b      	b.n	8000da0 <fsm_auto_run+0x1fc>
		}
		break;

	case AUTO_YELLOW_RED:

		if(timer1_flag == 1){
 8000d28:	4b21      	ldr	r3, [pc, #132]	; (8000db0 <fsm_auto_run+0x20c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	d119      	bne.n	8000d64 <fsm_auto_run+0x1c0>
			counter--;
 8000d30:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <fsm_auto_run+0x208>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	3b01      	subs	r3, #1
 8000d36:	4a1d      	ldr	r2, [pc, #116]	; (8000dac <fsm_auto_run+0x208>)
 8000d38:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 8000d3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d3e:	f000 ffe9 	bl	8001d14 <setTimer1>
			if(counter == 0){
 8000d42:	4b1a      	ldr	r3, [pc, #104]	; (8000dac <fsm_auto_run+0x208>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d10a      	bne.n	8000d60 <fsm_auto_run+0x1bc>
				counter = max_red1;
 8000d4a:	4b17      	ldr	r3, [pc, #92]	; (8000da8 <fsm_auto_run+0x204>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a17      	ldr	r2, [pc, #92]	; (8000dac <fsm_auto_run+0x208>)
 8000d50:	6013      	str	r3, [r2, #0]
				setTraffic1Red();
 8000d52:	f001 f865 	bl	8001e20 <setTraffic1Red>
				setTraffic2Green();
 8000d56:	f001 f8af 	bl	8001eb8 <setTraffic2Green>
				status=AUTO_RED_GREEN;
 8000d5a:	4b12      	ldr	r3, [pc, #72]	; (8000da4 <fsm_auto_run+0x200>)
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 8000d60:	f001 fa20 	bl	80021a4 <displayCounter>
		}

		if(isButtonPressed(1)){
 8000d64:	2001      	movs	r0, #1
 8000d66:	f7ff fde7 	bl	8000938 <isButtonPressed>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d016      	beq.n	8000d9e <fsm_auto_run+0x1fa>
			status=MAN_RED_GREEN;
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <fsm_auto_run+0x200>)
 8000d72:	220b      	movs	r2, #11
 8000d74:	601a      	str	r2, [r3, #0]
			setTimer1(30000);
 8000d76:	f247 5030 	movw	r0, #30000	; 0x7530
 8000d7a:	f000 ffcb 	bl	8001d14 <setTimer1>
			setTraffic1Red();
 8000d7e:	f001 f84f 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 8000d82:	f001 f899 	bl	8001eb8 <setTraffic2Green>
			counter = 0;
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <fsm_auto_run+0x208>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
			displayCounter();
 8000d8c:	f001 fa0a 	bl	80021a4 <displayCounter>
			break;
 8000d90:	e006      	b.n	8000da0 <fsm_auto_run+0x1fc>
		break;
 8000d92:	bf00      	nop
 8000d94:	e004      	b.n	8000da0 <fsm_auto_run+0x1fc>
		break;
 8000d96:	bf00      	nop
 8000d98:	e002      	b.n	8000da0 <fsm_auto_run+0x1fc>
		break;
 8000d9a:	bf00      	nop
 8000d9c:	e000      	b.n	8000da0 <fsm_auto_run+0x1fc>
		}
		break;
 8000d9e:	bf00      	nop
	}

}
 8000da0:	bf00      	nop
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20000118 	.word	0x20000118
 8000da8:	20000010 	.word	0x20000010
 8000dac:	20000120 	.word	0x20000120
 8000db0:	20000208 	.word	0x20000208
 8000db4:	20000024 	.word	0x20000024
 8000db8:	20000014 	.word	0x20000014
 8000dbc:	20000018 	.word	0x20000018

08000dc0 <fsm_manual_run>:

#include "fsm_manual.h"

void fsm_manual_run(){
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
	switch (status) {
 8000dc4:	4b8c      	ldr	r3, [pc, #560]	; (8000ff8 <fsm_manual_run+0x238>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	3b0b      	subs	r3, #11
 8000dca:	2b03      	cmp	r3, #3
 8000dcc:	f200 8108 	bhi.w	8000fe0 <fsm_manual_run+0x220>
 8000dd0:	a201      	add	r2, pc, #4	; (adr r2, 8000dd8 <fsm_manual_run+0x18>)
 8000dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd6:	bf00      	nop
 8000dd8:	08000de9 	.word	0x08000de9
 8000ddc:	08000e69 	.word	0x08000e69
 8000de0:	08000ee7 	.word	0x08000ee7
 8000de4:	08000f63 	.word	0x08000f63
		case MAN_RED_GREEN:
			if(timer1_flag) {
 8000de8:	4b84      	ldr	r3, [pc, #528]	; (8000ffc <fsm_manual_run+0x23c>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d010      	beq.n	8000e12 <fsm_manual_run+0x52>
				status = AUTO_RED_YELLOW;
 8000df0:	4b81      	ldr	r3, [pc, #516]	; (8000ff8 <fsm_manual_run+0x238>)
 8000df2:	2203      	movs	r2, #3
 8000df4:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000df6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dfa:	f000 ff8b 	bl	8001d14 <setTimer1>
				counter = max_yellow2;
 8000dfe:	4b80      	ldr	r3, [pc, #512]	; (8001000 <fsm_manual_run+0x240>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a80      	ldr	r2, [pc, #512]	; (8001004 <fsm_manual_run+0x244>)
 8000e04:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000e06:	f001 f9cd 	bl	80021a4 <displayCounter>
				setTraffic1Red();
 8000e0a:	f001 f809 	bl	8001e20 <setTraffic1Red>
				setTraffic2Yellow();
 8000e0e:	f001 f877 	bl	8001f00 <setTraffic2Yellow>
			}

			if(isButtonPressed(1)){
 8000e12:	2001      	movs	r0, #1
 8000e14:	f7ff fd90 	bl	8000938 <isButtonPressed>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d011      	beq.n	8000e42 <fsm_manual_run+0x82>
				status = TUNING_RED1;
 8000e1e:	4b76      	ldr	r3, [pc, #472]	; (8000ff8 <fsm_manual_run+0x238>)
 8000e20:	2215      	movs	r2, #21
 8000e22:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000e24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e28:	f000 ff74 	bl	8001d14 <setTimer1>
				counter = max_red1;
 8000e2c:	4b76      	ldr	r3, [pc, #472]	; (8001008 <fsm_manual_run+0x248>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a74      	ldr	r2, [pc, #464]	; (8001004 <fsm_manual_run+0x244>)
 8000e32:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000e34:	f001 f9b6 	bl	80021a4 <displayCounter>
				clearTraffic1();
 8000e38:	f001 f82a 	bl	8001e90 <clearTraffic1>
				clearTraffic2();
 8000e3c:	f001 f870 	bl	8001f20 <clearTraffic2>
				break;
 8000e40:	e0d7      	b.n	8000ff2 <fsm_manual_run+0x232>
			}

			if (isButtonPressed(2)) {
 8000e42:	2002      	movs	r0, #2
 8000e44:	f7ff fd78 	bl	8000938 <isButtonPressed>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	f000 80ca 	beq.w	8000fe4 <fsm_manual_run+0x224>
				status = MAN_RED_YELLOW;
 8000e50:	4b69      	ldr	r3, [pc, #420]	; (8000ff8 <fsm_manual_run+0x238>)
 8000e52:	220c      	movs	r2, #12
 8000e54:	601a      	str	r2, [r3, #0]
				setTraffic1Red();
 8000e56:	f000 ffe3 	bl	8001e20 <setTraffic1Red>
				setTraffic2Yellow();
 8000e5a:	f001 f851 	bl	8001f00 <setTraffic2Yellow>
				setTimer1(30000);
 8000e5e:	f247 5030 	movw	r0, #30000	; 0x7530
 8000e62:	f000 ff57 	bl	8001d14 <setTimer1>
			}
			break;
 8000e66:	e0bd      	b.n	8000fe4 <fsm_manual_run+0x224>

		case MAN_RED_YELLOW:
			if(timer1_flag) {
 8000e68:	4b64      	ldr	r3, [pc, #400]	; (8000ffc <fsm_manual_run+0x23c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d010      	beq.n	8000e92 <fsm_manual_run+0xd2>
				status = AUTO_GREEN_RED;
 8000e70:	4b61      	ldr	r3, [pc, #388]	; (8000ff8 <fsm_manual_run+0x238>)
 8000e72:	2204      	movs	r2, #4
 8000e74:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000e76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e7a:	f000 ff4b 	bl	8001d14 <setTimer1>
				counter = max_green1;
 8000e7e:	4b63      	ldr	r3, [pc, #396]	; (800100c <fsm_manual_run+0x24c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a60      	ldr	r2, [pc, #384]	; (8001004 <fsm_manual_run+0x244>)
 8000e84:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000e86:	f001 f98d 	bl	80021a4 <displayCounter>
				setTraffic1Green();
 8000e8a:	f000 ffed 	bl	8001e68 <setTraffic1Green>
				setTraffic2Red();
 8000e8e:	f000 ffdb 	bl	8001e48 <setTraffic2Red>
			}

			if(isButtonPressed(1)) {
 8000e92:	2001      	movs	r0, #1
 8000e94:	f7ff fd50 	bl	8000938 <isButtonPressed>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d010      	beq.n	8000ec0 <fsm_manual_run+0x100>
				status = TUNING_RED1;
 8000e9e:	4b56      	ldr	r3, [pc, #344]	; (8000ff8 <fsm_manual_run+0x238>)
 8000ea0:	2215      	movs	r2, #21
 8000ea2:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000ea4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ea8:	f000 ff34 	bl	8001d14 <setTimer1>
				counter = max_red1;
 8000eac:	4b56      	ldr	r3, [pc, #344]	; (8001008 <fsm_manual_run+0x248>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a54      	ldr	r2, [pc, #336]	; (8001004 <fsm_manual_run+0x244>)
 8000eb2:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000eb4:	f001 f976 	bl	80021a4 <displayCounter>
				clearTraffic1();
 8000eb8:	f000 ffea 	bl	8001e90 <clearTraffic1>
				clearTraffic2();
 8000ebc:	f001 f830 	bl	8001f20 <clearTraffic2>
			}

			if (isButtonPressed(2)) {
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	f7ff fd39 	bl	8000938 <isButtonPressed>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f000 808d 	beq.w	8000fe8 <fsm_manual_run+0x228>
				status = MAN_GREEN_RED;
 8000ece:	4b4a      	ldr	r3, [pc, #296]	; (8000ff8 <fsm_manual_run+0x238>)
 8000ed0:	220d      	movs	r2, #13
 8000ed2:	601a      	str	r2, [r3, #0]
				setTraffic1Green();
 8000ed4:	f000 ffc8 	bl	8001e68 <setTraffic1Green>
				setTraffic2Red();
 8000ed8:	f000 ffb6 	bl	8001e48 <setTraffic2Red>
				setTimer1(30000);
 8000edc:	f247 5030 	movw	r0, #30000	; 0x7530
 8000ee0:	f000 ff18 	bl	8001d14 <setTimer1>
			}


			break;
 8000ee4:	e080      	b.n	8000fe8 <fsm_manual_run+0x228>

		case MAN_GREEN_RED:
			if(timer1_flag) {
 8000ee6:	4b45      	ldr	r3, [pc, #276]	; (8000ffc <fsm_manual_run+0x23c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d010      	beq.n	8000f10 <fsm_manual_run+0x150>
				status = AUTO_YELLOW_RED;
 8000eee:	4b42      	ldr	r3, [pc, #264]	; (8000ff8 <fsm_manual_run+0x238>)
 8000ef0:	2205      	movs	r2, #5
 8000ef2:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000ef4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ef8:	f000 ff0c 	bl	8001d14 <setTimer1>
				counter = max_yellow1;
 8000efc:	4b44      	ldr	r3, [pc, #272]	; (8001010 <fsm_manual_run+0x250>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a40      	ldr	r2, [pc, #256]	; (8001004 <fsm_manual_run+0x244>)
 8000f02:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000f04:	f001 f94e 	bl	80021a4 <displayCounter>
				setTraffic1Yellow();
 8000f08:	f000 ffe6 	bl	8001ed8 <setTraffic1Yellow>
				setTraffic2Red();
 8000f0c:	f000 ff9c 	bl	8001e48 <setTraffic2Red>
			}

			if(isButtonPressed(1)) {
 8000f10:	2001      	movs	r0, #1
 8000f12:	f7ff fd11 	bl	8000938 <isButtonPressed>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d010      	beq.n	8000f3e <fsm_manual_run+0x17e>
				status = TUNING_RED1;
 8000f1c:	4b36      	ldr	r3, [pc, #216]	; (8000ff8 <fsm_manual_run+0x238>)
 8000f1e:	2215      	movs	r2, #21
 8000f20:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000f22:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f26:	f000 fef5 	bl	8001d14 <setTimer1>
				counter = max_red1;
 8000f2a:	4b37      	ldr	r3, [pc, #220]	; (8001008 <fsm_manual_run+0x248>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a35      	ldr	r2, [pc, #212]	; (8001004 <fsm_manual_run+0x244>)
 8000f30:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000f32:	f001 f937 	bl	80021a4 <displayCounter>
				clearTraffic1();
 8000f36:	f000 ffab 	bl	8001e90 <clearTraffic1>
				clearTraffic2();
 8000f3a:	f000 fff1 	bl	8001f20 <clearTraffic2>
			}

			if (isButtonPressed(2)) {
 8000f3e:	2002      	movs	r0, #2
 8000f40:	f7ff fcfa 	bl	8000938 <isButtonPressed>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d050      	beq.n	8000fec <fsm_manual_run+0x22c>
				status = MAN_YELLOW_RED;
 8000f4a:	4b2b      	ldr	r3, [pc, #172]	; (8000ff8 <fsm_manual_run+0x238>)
 8000f4c:	220e      	movs	r2, #14
 8000f4e:	601a      	str	r2, [r3, #0]
				setTraffic1Yellow();
 8000f50:	f000 ffc2 	bl	8001ed8 <setTraffic1Yellow>
				setTraffic2Red();
 8000f54:	f000 ff78 	bl	8001e48 <setTraffic2Red>
				setTimer1(30000);
 8000f58:	f247 5030 	movw	r0, #30000	; 0x7530
 8000f5c:	f000 feda 	bl	8001d14 <setTimer1>
			}

			break;
 8000f60:	e044      	b.n	8000fec <fsm_manual_run+0x22c>

		case MAN_YELLOW_RED:
			if(timer1_flag) {
 8000f62:	4b26      	ldr	r3, [pc, #152]	; (8000ffc <fsm_manual_run+0x23c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d010      	beq.n	8000f8c <fsm_manual_run+0x1cc>
				status = AUTO_RED_GREEN;
 8000f6a:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <fsm_manual_run+0x238>)
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000f70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f74:	f000 fece 	bl	8001d14 <setTimer1>
				counter = max_red1;
 8000f78:	4b23      	ldr	r3, [pc, #140]	; (8001008 <fsm_manual_run+0x248>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a21      	ldr	r2, [pc, #132]	; (8001004 <fsm_manual_run+0x244>)
 8000f7e:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000f80:	f001 f910 	bl	80021a4 <displayCounter>
				setTraffic1Red();
 8000f84:	f000 ff4c 	bl	8001e20 <setTraffic1Red>
				setTraffic2Green();
 8000f88:	f000 ff96 	bl	8001eb8 <setTraffic2Green>
			}

			if(isButtonPressed(1)) {
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff fcd3 	bl	8000938 <isButtonPressed>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d011      	beq.n	8000fbc <fsm_manual_run+0x1fc>
				status = TUNING_RED1;
 8000f98:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <fsm_manual_run+0x238>)
 8000f9a:	2215      	movs	r2, #21
 8000f9c:	601a      	str	r2, [r3, #0]
				setTimer1(1000);
 8000f9e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fa2:	f000 feb7 	bl	8001d14 <setTimer1>
				counter = max_red1;
 8000fa6:	4b18      	ldr	r3, [pc, #96]	; (8001008 <fsm_manual_run+0x248>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a16      	ldr	r2, [pc, #88]	; (8001004 <fsm_manual_run+0x244>)
 8000fac:	6013      	str	r3, [r2, #0]
				displayCounter();
 8000fae:	f001 f8f9 	bl	80021a4 <displayCounter>
				clearTraffic1();
 8000fb2:	f000 ff6d 	bl	8001e90 <clearTraffic1>
				clearTraffic2();
 8000fb6:	f000 ffb3 	bl	8001f20 <clearTraffic2>
				break;
 8000fba:	e01a      	b.n	8000ff2 <fsm_manual_run+0x232>
			}

			if (isButtonPressed(2)) {
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	f7ff fcbb 	bl	8000938 <isButtonPressed>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d013      	beq.n	8000ff0 <fsm_manual_run+0x230>
				status = MAN_RED_GREEN;
 8000fc8:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <fsm_manual_run+0x238>)
 8000fca:	220b      	movs	r2, #11
 8000fcc:	601a      	str	r2, [r3, #0]
				setTraffic1Red();
 8000fce:	f000 ff27 	bl	8001e20 <setTraffic1Red>
				setTraffic2Green();
 8000fd2:	f000 ff71 	bl	8001eb8 <setTraffic2Green>
				setTimer1(30000);
 8000fd6:	f247 5030 	movw	r0, #30000	; 0x7530
 8000fda:	f000 fe9b 	bl	8001d14 <setTimer1>
			}


			break;
 8000fde:	e007      	b.n	8000ff0 <fsm_manual_run+0x230>
		default:
			break;
 8000fe0:	bf00      	nop
 8000fe2:	e006      	b.n	8000ff2 <fsm_manual_run+0x232>
			break;
 8000fe4:	bf00      	nop
 8000fe6:	e004      	b.n	8000ff2 <fsm_manual_run+0x232>
			break;
 8000fe8:	bf00      	nop
 8000fea:	e002      	b.n	8000ff2 <fsm_manual_run+0x232>
			break;
 8000fec:	bf00      	nop
 8000fee:	e000      	b.n	8000ff2 <fsm_manual_run+0x232>
			break;
 8000ff0:	bf00      	nop
	}
}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000118 	.word	0x20000118
 8000ffc:	20000208 	.word	0x20000208
 8001000:	20000024 	.word	0x20000024
 8001004:	20000120 	.word	0x20000120
 8001008:	20000010 	.word	0x20000010
 800100c:	20000014 	.word	0x20000014
 8001010:	20000018 	.word	0x20000018

08001014 <fsm_pedestrian_run>:

#include "fsm_pedestrian.h"

int PWM = 0;

void fsm_pedestrian_run(){
 8001014:	b5b0      	push	{r4, r5, r7, lr}
 8001016:	af00      	add	r7, sp, #0
	switch(pedestrianStatus) {
 8001018:	4b72      	ldr	r3, [pc, #456]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	3b01      	subs	r3, #1
 800101e:	2b03      	cmp	r3, #3
 8001020:	f200 80d6 	bhi.w	80011d0 <fsm_pedestrian_run+0x1bc>
 8001024:	a201      	add	r2, pc, #4	; (adr r2, 800102c <fsm_pedestrian_run+0x18>)
 8001026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102a:	bf00      	nop
 800102c:	0800103d 	.word	0x0800103d
 8001030:	08001049 	.word	0x08001049
 8001034:	080010cb 	.word	0x080010cb
 8001038:	08001119 	.word	0x08001119
		case INIT:
			clearPedestrian();
 800103c:	f000 ffa8 	bl	8001f90 <clearPedestrian>
			pedestrianStatus = PED_NONE;
 8001040:	4b68      	ldr	r3, [pc, #416]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 8001042:	2202      	movs	r2, #2
 8001044:	601a      	str	r2, [r3, #0]
			break;
 8001046:	e0ca      	b.n	80011de <fsm_pedestrian_run+0x1ca>
		case PED_NONE:
			if(isButtonPressed(0)){
 8001048:	2000      	movs	r0, #0
 800104a:	f7ff fc75 	bl	8000938 <isButtonPressed>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	f000 80bf 	beq.w	80011d4 <fsm_pedestrian_run+0x1c0>
				if(status == AUTO_RED_GREEN || status == AUTO_RED_YELLOW){
 8001056:	4b64      	ldr	r3, [pc, #400]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d003      	beq.n	8001066 <fsm_pedestrian_run+0x52>
 800105e:	4b62      	ldr	r3, [pc, #392]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d108      	bne.n	8001078 <fsm_pedestrian_run+0x64>
					pedestrianStatus = PED_GREEN;
 8001066:	4b5f      	ldr	r3, [pc, #380]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 8001068:	2204      	movs	r2, #4
 800106a:	601a      	str	r2, [r3, #0]
					setPedestrianGreen();
 800106c:	f000 ff7c 	bl	8001f68 <setPedestrianGreen>
					setTimer2(250);
 8001070:	20fa      	movs	r0, #250	; 0xfa
 8001072:	f000 fe6b 	bl	8001d4c <setTimer2>
 8001076:	e027      	b.n	80010c8 <fsm_pedestrian_run+0xb4>
				} else if(status == MAN_RED_GREEN || status == MAN_RED_YELLOW ){
 8001078:	4b5b      	ldr	r3, [pc, #364]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b0b      	cmp	r3, #11
 800107e:	d003      	beq.n	8001088 <fsm_pedestrian_run+0x74>
 8001080:	4b59      	ldr	r3, [pc, #356]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b0c      	cmp	r3, #12
 8001086:	d108      	bne.n	800109a <fsm_pedestrian_run+0x86>
					pedestrianStatus = PED_GREEN;
 8001088:	4b56      	ldr	r3, [pc, #344]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 800108a:	2204      	movs	r2, #4
 800108c:	601a      	str	r2, [r3, #0]
					setPedestrianGreen();
 800108e:	f000 ff6b 	bl	8001f68 <setPedestrianGreen>
					setTimer2(0);
 8001092:	2000      	movs	r0, #0
 8001094:	f000 fe5a 	bl	8001d4c <setTimer2>
 8001098:	e016      	b.n	80010c8 <fsm_pedestrian_run+0xb4>
				}
				else if(status == AUTO_GREEN_RED || status == MAN_GREEN_RED || status == AUTO_YELLOW_RED || status == MAN_YELLOW_RED){
 800109a:	4b53      	ldr	r3, [pc, #332]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d00c      	beq.n	80010bc <fsm_pedestrian_run+0xa8>
 80010a2:	4b51      	ldr	r3, [pc, #324]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2b0d      	cmp	r3, #13
 80010a8:	d008      	beq.n	80010bc <fsm_pedestrian_run+0xa8>
 80010aa:	4b4f      	ldr	r3, [pc, #316]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b05      	cmp	r3, #5
 80010b0:	d004      	beq.n	80010bc <fsm_pedestrian_run+0xa8>
 80010b2:	4b4d      	ldr	r3, [pc, #308]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2b0e      	cmp	r3, #14
 80010b8:	f040 808c 	bne.w	80011d4 <fsm_pedestrian_run+0x1c0>
					pedestrianStatus = PED_RED;
 80010bc:	4b49      	ldr	r3, [pc, #292]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 80010be:	2203      	movs	r2, #3
 80010c0:	601a      	str	r2, [r3, #0]
					setPedestrianRed();
 80010c2:	f000 ff3d 	bl	8001f40 <setPedestrianRed>
				}
			}
			break;
 80010c6:	e085      	b.n	80011d4 <fsm_pedestrian_run+0x1c0>
 80010c8:	e084      	b.n	80011d4 <fsm_pedestrian_run+0x1c0>
		case PED_RED:
			if(timer2_flag){
 80010ca:	4b48      	ldr	r3, [pc, #288]	; (80011ec <fsm_pedestrian_run+0x1d8>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d008      	beq.n	80010e4 <fsm_pedestrian_run+0xd0>
				timer2_flag = 0;
 80010d2:	4b46      	ldr	r3, [pc, #280]	; (80011ec <fsm_pedestrian_run+0x1d8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
				pedestrianStatus = PED_NONE;
 80010d8:	4b42      	ldr	r3, [pc, #264]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 80010da:	2202      	movs	r2, #2
 80010dc:	601a      	str	r2, [r3, #0]
				clearPedestrian();
 80010de:	f000 ff57 	bl	8001f90 <clearPedestrian>
				break;
 80010e2:	e07c      	b.n	80011de <fsm_pedestrian_run+0x1ca>
			}
			else if(status == AUTO_RED_GREEN){
 80010e4:	4b40      	ldr	r3, [pc, #256]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d108      	bne.n	80010fe <fsm_pedestrian_run+0xea>
				pedestrianStatus = PED_GREEN;
 80010ec:	4b3d      	ldr	r3, [pc, #244]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	601a      	str	r2, [r3, #0]
				setPedestrianGreen();
 80010f2:	f000 ff39 	bl	8001f68 <setPedestrianGreen>
				setTimer2(250);
 80010f6:	20fa      	movs	r0, #250	; 0xfa
 80010f8:	f000 fe28 	bl	8001d4c <setTimer2>
			else if (status == MAN_RED_GREEN){
				pedestrianStatus = PED_GREEN;
				setPedestrianGreen();
				setTimer2(0);
			}
			break;
 80010fc:	e06c      	b.n	80011d8 <fsm_pedestrian_run+0x1c4>
			else if (status == MAN_RED_GREEN){
 80010fe:	4b3a      	ldr	r3, [pc, #232]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b0b      	cmp	r3, #11
 8001104:	d168      	bne.n	80011d8 <fsm_pedestrian_run+0x1c4>
				pedestrianStatus = PED_GREEN;
 8001106:	4b37      	ldr	r3, [pc, #220]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 8001108:	2204      	movs	r2, #4
 800110a:	601a      	str	r2, [r3, #0]
				setPedestrianGreen();
 800110c:	f000 ff2c 	bl	8001f68 <setPedestrianGreen>
				setTimer2(0);
 8001110:	2000      	movs	r0, #0
 8001112:	f000 fe1b 	bl	8001d4c <setTimer2>
			break;
 8001116:	e05f      	b.n	80011d8 <fsm_pedestrian_run+0x1c4>
		case PED_GREEN:
			if(timer2_flag){
 8001118:	4b34      	ldr	r3, [pc, #208]	; (80011ec <fsm_pedestrian_run+0x1d8>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d039      	beq.n	8001194 <fsm_pedestrian_run+0x180>
				if(PWM == 0){
 8001120:	4b33      	ldr	r3, [pc, #204]	; (80011f0 <fsm_pedestrian_run+0x1dc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d12a      	bne.n	800117e <fsm_pedestrian_run+0x16a>
					PWM = 63-63*counter/(double)max_red1;
 8001128:	4b32      	ldr	r3, [pc, #200]	; (80011f4 <fsm_pedestrian_run+0x1e0>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4613      	mov	r3, r2
 800112e:	019b      	lsls	r3, r3, #6
 8001130:	1a9b      	subs	r3, r3, r2
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff f95c 	bl	80003f0 <__aeabi_i2d>
 8001138:	4604      	mov	r4, r0
 800113a:	460d      	mov	r5, r1
 800113c:	4b2e      	ldr	r3, [pc, #184]	; (80011f8 <fsm_pedestrian_run+0x1e4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff f955 	bl	80003f0 <__aeabi_i2d>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4620      	mov	r0, r4
 800114c:	4629      	mov	r1, r5
 800114e:	f7ff fae3 	bl	8000718 <__aeabi_ddiv>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4928      	ldr	r1, [pc, #160]	; (80011fc <fsm_pedestrian_run+0x1e8>)
 800115c:	f7fe fffa 	bl	8000154 <__aeabi_dsub>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	f7ff fbbe 	bl	80008e8 <__aeabi_d2iz>
 800116c:	4603      	mov	r3, r0
 800116e:	4a20      	ldr	r2, [pc, #128]	; (80011f0 <fsm_pedestrian_run+0x1dc>)
 8001170:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,PWM);
 8001172:	4b1f      	ldr	r3, [pc, #124]	; (80011f0 <fsm_pedestrian_run+0x1dc>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	4b22      	ldr	r3, [pc, #136]	; (8001200 <fsm_pedestrian_run+0x1ec>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	635a      	str	r2, [r3, #52]	; 0x34
 800117c:	e007      	b.n	800118e <fsm_pedestrian_run+0x17a>
				} else {
					PWM = 0;
 800117e:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <fsm_pedestrian_run+0x1dc>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
					__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,PWM);
 8001184:	4b1a      	ldr	r3, [pc, #104]	; (80011f0 <fsm_pedestrian_run+0x1dc>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <fsm_pedestrian_run+0x1ec>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	635a      	str	r2, [r3, #52]	; 0x34
				}
				setTimer2(250);
 800118e:	20fa      	movs	r0, #250	; 0xfa
 8001190:	f000 fddc 	bl	8001d4c <setTimer2>
			}
			if(status == AUTO_GREEN_RED || status == MAN_GREEN_RED || status == AUTO_YELLOW_RED || status == MAN_YELLOW_RED){
 8001194:	4b14      	ldr	r3, [pc, #80]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b04      	cmp	r3, #4
 800119a:	d00b      	beq.n	80011b4 <fsm_pedestrian_run+0x1a0>
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b0d      	cmp	r3, #13
 80011a2:	d007      	beq.n	80011b4 <fsm_pedestrian_run+0x1a0>
 80011a4:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b05      	cmp	r3, #5
 80011aa:	d003      	beq.n	80011b4 <fsm_pedestrian_run+0x1a0>
 80011ac:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <fsm_pedestrian_run+0x1d4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2b0e      	cmp	r3, #14
 80011b2:	d113      	bne.n	80011dc <fsm_pedestrian_run+0x1c8>
				pedestrianStatus = PED_RED;
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <fsm_pedestrian_run+0x1d0>)
 80011b6:	2203      	movs	r2, #3
 80011b8:	601a      	str	r2, [r3, #0]
				setTimer2(2000);
 80011ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011be:	f000 fdc5 	bl	8001d4c <setTimer2>
				setPedestrianRed();
 80011c2:	f000 febd 	bl	8001f40 <setPedestrianRed>
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1,0);
 80011c6:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <fsm_pedestrian_run+0x1ec>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2200      	movs	r2, #0
 80011cc:	635a      	str	r2, [r3, #52]	; 0x34
			}
			break;
 80011ce:	e005      	b.n	80011dc <fsm_pedestrian_run+0x1c8>
		default:
			break;
 80011d0:	bf00      	nop
 80011d2:	e004      	b.n	80011de <fsm_pedestrian_run+0x1ca>
			break;
 80011d4:	bf00      	nop
 80011d6:	e002      	b.n	80011de <fsm_pedestrian_run+0x1ca>
			break;
 80011d8:	bf00      	nop
 80011da:	e000      	b.n	80011de <fsm_pedestrian_run+0x1ca>
			break;
 80011dc:	bf00      	nop
	}
}
 80011de:	bf00      	nop
 80011e0:	bdb0      	pop	{r4, r5, r7, pc}
 80011e2:	bf00      	nop
 80011e4:	2000011c 	.word	0x2000011c
 80011e8:	20000118 	.word	0x20000118
 80011ec:	2000020c 	.word	0x2000020c
 80011f0:	20000114 	.word	0x20000114
 80011f4:	20000120 	.word	0x20000120
 80011f8:	20000010 	.word	0x20000010
 80011fc:	404f8000 	.word	0x404f8000
 8001200:	20000178 	.word	0x20000178

08001204 <fsm_tuning_run>:

#include "fsm_tuning.h"

void fsm_tuning_run(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	switch(status){
 8001208:	4bae      	ldr	r3, [pc, #696]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	3b15      	subs	r3, #21
 800120e:	2b05      	cmp	r3, #5
 8001210:	f200 8230 	bhi.w	8001674 <fsm_tuning_run+0x470>
 8001214:	a201      	add	r2, pc, #4	; (adr r2, 800121c <fsm_tuning_run+0x18>)
 8001216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121a:	bf00      	nop
 800121c:	08001235 	.word	0x08001235
 8001220:	080012e3 	.word	0x080012e3
 8001224:	08001391 	.word	0x08001391
 8001228:	08001443 	.word	0x08001443
 800122c:	08001515 	.word	0x08001515
 8001230:	080015c5 	.word	0x080015c5
	case TUNING_RED1:

		if(timer1_flag){
 8001234:	4ba4      	ldr	r3, [pc, #656]	; (80014c8 <fsm_tuning_run+0x2c4>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d008      	beq.n	800124e <fsm_tuning_run+0x4a>
			timer1_flag = 0;
 800123c:	4ba2      	ldr	r3, [pc, #648]	; (80014c8 <fsm_tuning_run+0x2c4>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 8001242:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001246:	f000 fd65 	bl	8001d14 <setTimer1>
			toggleTraffic1Red();
 800124a:	f000 feb5 	bl	8001fb8 <toggleTraffic1Red>
		}

		if(isButtonPressed(1)){
 800124e:	2001      	movs	r0, #1
 8001250:	f7ff fb72 	bl	8000938 <isButtonPressed>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d013      	beq.n	8001282 <fsm_tuning_run+0x7e>
			status = AUTO_RED_GREEN;
 800125a:	4b9a      	ldr	r3, [pc, #616]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800125c:	2202      	movs	r2, #2
 800125e:	601a      	str	r2, [r3, #0]
			acceptTraffic1Red();
 8001260:	f000 fef4 	bl	800204c <acceptTraffic1Red>
			setTimer1(1000);
 8001264:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001268:	f000 fd54 	bl	8001d14 <setTimer1>
			counter = max_red1;
 800126c:	4b97      	ldr	r3, [pc, #604]	; (80014cc <fsm_tuning_run+0x2c8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a97      	ldr	r2, [pc, #604]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001272:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001274:	f000 ff96 	bl	80021a4 <displayCounter>
			setTraffic1Red();
 8001278:	f000 fdd2 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 800127c:	f000 fe1c 	bl	8001eb8 <setTraffic2Green>
			break;
 8001280:	e205      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 8001282:	2002      	movs	r0, #2
 8001284:	f7ff fb58 	bl	8000938 <isButtonPressed>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d013      	beq.n	80012b6 <fsm_tuning_run+0xb2>
			status = TUNING_RED2;
 800128e:	4b8d      	ldr	r3, [pc, #564]	; (80014c4 <fsm_tuning_run+0x2c0>)
 8001290:	2216      	movs	r2, #22
 8001292:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001294:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001298:	f000 fd3c 	bl	8001d14 <setTimer1>
			acceptTraffic1Red();
 800129c:	f000 fed6 	bl	800204c <acceptTraffic1Red>
			counter = max_red2;
 80012a0:	4b8c      	ldr	r3, [pc, #560]	; (80014d4 <fsm_tuning_run+0x2d0>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a8a      	ldr	r2, [pc, #552]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80012a6:	6013      	str	r3, [r2, #0]
			displayCounter();
 80012a8:	f000 ff7c 	bl	80021a4 <displayCounter>
			clearTraffic1();
 80012ac:	f000 fdf0 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 80012b0:	f000 fe36 	bl	8001f20 <clearTraffic2>
			break;
 80012b4:	e1eb      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(3)){
 80012b6:	2003      	movs	r0, #3
 80012b8:	f7ff fb3e 	bl	8000938 <isButtonPressed>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 81da 	beq.w	8001678 <fsm_tuning_run+0x474>
			counter++;
 80012c4:	4b82      	ldr	r3, [pc, #520]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	3301      	adds	r3, #1
 80012ca:	4a81      	ldr	r2, [pc, #516]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80012cc:	6013      	str	r3, [r2, #0]
			if(counter > 99){
 80012ce:	4b80      	ldr	r3, [pc, #512]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2b63      	cmp	r3, #99	; 0x63
 80012d4:	dd02      	ble.n	80012dc <fsm_tuning_run+0xd8>
				counter = 2;
 80012d6:	4b7e      	ldr	r3, [pc, #504]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80012d8:	2202      	movs	r2, #2
 80012da:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 80012dc:	f000 ff62 	bl	80021a4 <displayCounter>
		}

		break;
 80012e0:	e1ca      	b.n	8001678 <fsm_tuning_run+0x474>
	case TUNING_RED2:
		if(timer1_flag){
 80012e2:	4b79      	ldr	r3, [pc, #484]	; (80014c8 <fsm_tuning_run+0x2c4>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d008      	beq.n	80012fc <fsm_tuning_run+0xf8>
			timer1_flag = 0;
 80012ea:	4b77      	ldr	r3, [pc, #476]	; (80014c8 <fsm_tuning_run+0x2c4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 80012f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012f4:	f000 fd0e 	bl	8001d14 <setTimer1>
			toggleTraffic2Red();
 80012f8:	f000 fe6a 	bl	8001fd0 <toggleTraffic2Red>
		}

		if(isButtonPressed(1)){
 80012fc:	2001      	movs	r0, #1
 80012fe:	f7ff fb1b 	bl	8000938 <isButtonPressed>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d013      	beq.n	8001330 <fsm_tuning_run+0x12c>
			acceptTraffic2Red();
 8001308:	f000 fec2 	bl	8002090 <acceptTraffic2Red>
			status = AUTO_RED_GREEN;
 800130c:	4b6d      	ldr	r3, [pc, #436]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800130e:	2202      	movs	r2, #2
 8001310:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001312:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001316:	f000 fcfd 	bl	8001d14 <setTimer1>
			counter = max_red1;
 800131a:	4b6c      	ldr	r3, [pc, #432]	; (80014cc <fsm_tuning_run+0x2c8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6c      	ldr	r2, [pc, #432]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001320:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001322:	f000 ff3f 	bl	80021a4 <displayCounter>
			setTraffic2Red();
 8001326:	f000 fd8f 	bl	8001e48 <setTraffic2Red>
			setTraffic2Green();
 800132a:	f000 fdc5 	bl	8001eb8 <setTraffic2Green>
			break;
 800132e:	e1ae      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 8001330:	2002      	movs	r0, #2
 8001332:	f7ff fb01 	bl	8000938 <isButtonPressed>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <fsm_tuning_run+0x160>
			status = TUNING_GREEN1;
 800133c:	4b61      	ldr	r3, [pc, #388]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800133e:	2217      	movs	r2, #23
 8001340:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001342:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001346:	f000 fce5 	bl	8001d14 <setTimer1>
			acceptTraffic2Red();
 800134a:	f000 fea1 	bl	8002090 <acceptTraffic2Red>
			counter = max_green1;
 800134e:	4b62      	ldr	r3, [pc, #392]	; (80014d8 <fsm_tuning_run+0x2d4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a5f      	ldr	r2, [pc, #380]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001354:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001356:	f000 ff25 	bl	80021a4 <displayCounter>
			clearTraffic1();
 800135a:	f000 fd99 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 800135e:	f000 fddf 	bl	8001f20 <clearTraffic2>
			break;
 8001362:	e194      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(3)){
 8001364:	2003      	movs	r0, #3
 8001366:	f7ff fae7 	bl	8000938 <isButtonPressed>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 8185 	beq.w	800167c <fsm_tuning_run+0x478>
			counter++;
 8001372:	4b57      	ldr	r3, [pc, #348]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	4a55      	ldr	r2, [pc, #340]	; (80014d0 <fsm_tuning_run+0x2cc>)
 800137a:	6013      	str	r3, [r2, #0]
			if(counter > 99){
 800137c:	4b54      	ldr	r3, [pc, #336]	; (80014d0 <fsm_tuning_run+0x2cc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b63      	cmp	r3, #99	; 0x63
 8001382:	dd02      	ble.n	800138a <fsm_tuning_run+0x186>
				counter = 2;
 8001384:	4b52      	ldr	r3, [pc, #328]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001386:	2202      	movs	r2, #2
 8001388:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 800138a:	f000 ff0b 	bl	80021a4 <displayCounter>
		}
		break;
 800138e:	e175      	b.n	800167c <fsm_tuning_run+0x478>
	case TUNING_GREEN1:

		if(timer1_flag){
 8001390:	4b4d      	ldr	r3, [pc, #308]	; (80014c8 <fsm_tuning_run+0x2c4>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d008      	beq.n	80013aa <fsm_tuning_run+0x1a6>
			timer1_flag = 0;
 8001398:	4b4b      	ldr	r3, [pc, #300]	; (80014c8 <fsm_tuning_run+0x2c4>)
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 800139e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a2:	f000 fcb7 	bl	8001d14 <setTimer1>
			toggleTraffic1Green();
 80013a6:	f000 fe1d 	bl	8001fe4 <toggleTraffic1Green>
		}

		if(isButtonPressed(1)){
 80013aa:	2001      	movs	r0, #1
 80013ac:	f7ff fac4 	bl	8000938 <isButtonPressed>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d013      	beq.n	80013de <fsm_tuning_run+0x1da>
			acceptTraffic1Green();
 80013b6:	f000 fe8d 	bl	80020d4 <acceptTraffic1Green>
			status = AUTO_RED_GREEN;
 80013ba:	4b42      	ldr	r3, [pc, #264]	; (80014c4 <fsm_tuning_run+0x2c0>)
 80013bc:	2202      	movs	r2, #2
 80013be:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80013c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013c4:	f000 fca6 	bl	8001d14 <setTimer1>
			counter = max_red1;
 80013c8:	4b40      	ldr	r3, [pc, #256]	; (80014cc <fsm_tuning_run+0x2c8>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a40      	ldr	r2, [pc, #256]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80013ce:	6013      	str	r3, [r2, #0]
			displayCounter();
 80013d0:	f000 fee8 	bl	80021a4 <displayCounter>
			setTraffic1Red();
 80013d4:	f000 fd24 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 80013d8:	f000 fd6e 	bl	8001eb8 <setTraffic2Green>
			break;
 80013dc:	e157      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 80013de:	2002      	movs	r0, #2
 80013e0:	f7ff faaa 	bl	8000938 <isButtonPressed>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d013      	beq.n	8001412 <fsm_tuning_run+0x20e>
			status = TUNING_GREEN2;
 80013ea:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <fsm_tuning_run+0x2c0>)
 80013ec:	2218      	movs	r2, #24
 80013ee:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80013f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013f4:	f000 fc8e 	bl	8001d14 <setTimer1>
			acceptTraffic1Green();
 80013f8:	f000 fe6c 	bl	80020d4 <acceptTraffic1Green>
			counter = max_green2;
 80013fc:	4b37      	ldr	r3, [pc, #220]	; (80014dc <fsm_tuning_run+0x2d8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a33      	ldr	r2, [pc, #204]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001402:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001404:	f000 fece 	bl	80021a4 <displayCounter>
			clearTraffic1();
 8001408:	f000 fd42 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 800140c:	f000 fd88 	bl	8001f20 <clearTraffic2>
			break;
 8001410:	e13d      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(3)){
 8001412:	2003      	movs	r0, #3
 8001414:	f7ff fa90 	bl	8000938 <isButtonPressed>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 8130 	beq.w	8001680 <fsm_tuning_run+0x47c>
			counter++;
 8001420:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3301      	adds	r3, #1
 8001426:	4a2a      	ldr	r2, [pc, #168]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001428:	6013      	str	r3, [r2, #0]
			if(counter == max_red2){
 800142a:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <fsm_tuning_run+0x2cc>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	4b29      	ldr	r3, [pc, #164]	; (80014d4 <fsm_tuning_run+0x2d0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d102      	bne.n	800143c <fsm_tuning_run+0x238>
				counter = 1;
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001438:	2201      	movs	r2, #1
 800143a:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 800143c:	f000 feb2 	bl	80021a4 <displayCounter>
		}
		break;
 8001440:	e11e      	b.n	8001680 <fsm_tuning_run+0x47c>
	case TUNING_GREEN2:

		if(timer1_flag){
 8001442:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <fsm_tuning_run+0x2c4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d008      	beq.n	800145c <fsm_tuning_run+0x258>
			timer1_flag = 0;
 800144a:	4b1f      	ldr	r3, [pc, #124]	; (80014c8 <fsm_tuning_run+0x2c4>)
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 8001450:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001454:	f000 fc5e 	bl	8001d14 <setTimer1>
			toggleTraffic2Green();
 8001458:	f000 fdce 	bl	8001ff8 <toggleTraffic2Green>
		}

		if(isButtonPressed(1)){
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff fa6b 	bl	8000938 <isButtonPressed>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d013      	beq.n	8001490 <fsm_tuning_run+0x28c>
			status = AUTO_RED_GREEN;
 8001468:	4b16      	ldr	r3, [pc, #88]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800146a:	2202      	movs	r2, #2
 800146c:	601a      	str	r2, [r3, #0]
			acceptTraffic2Green();
 800146e:	f000 fe4b 	bl	8002108 <acceptTraffic2Green>
			setTimer1(1000);
 8001472:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001476:	f000 fc4d 	bl	8001d14 <setTimer1>
			counter = max_red1;
 800147a:	4b14      	ldr	r3, [pc, #80]	; (80014cc <fsm_tuning_run+0x2c8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a14      	ldr	r2, [pc, #80]	; (80014d0 <fsm_tuning_run+0x2cc>)
 8001480:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001482:	f000 fe8f 	bl	80021a4 <displayCounter>
			setTraffic1Red();
 8001486:	f000 fccb 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 800148a:	f000 fd15 	bl	8001eb8 <setTraffic2Green>
			break;
 800148e:	e0fe      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 8001490:	2002      	movs	r0, #2
 8001492:	f7ff fa51 	bl	8000938 <isButtonPressed>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d023      	beq.n	80014e4 <fsm_tuning_run+0x2e0>
			status = TUNING_YELLOW1;
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <fsm_tuning_run+0x2c0>)
 800149e:	2219      	movs	r2, #25
 80014a0:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80014a2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014a6:	f000 fc35 	bl	8001d14 <setTimer1>
			acceptTraffic2Green();
 80014aa:	f000 fe2d 	bl	8002108 <acceptTraffic2Green>
			counter = max_yellow1;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <fsm_tuning_run+0x2dc>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a07      	ldr	r2, [pc, #28]	; (80014d0 <fsm_tuning_run+0x2cc>)
 80014b4:	6013      	str	r3, [r2, #0]
			displayCounter();
 80014b6:	f000 fe75 	bl	80021a4 <displayCounter>
			clearTraffic1();
 80014ba:	f000 fce9 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 80014be:	f000 fd2f 	bl	8001f20 <clearTraffic2>
			break;
 80014c2:	e0e4      	b.n	800168e <fsm_tuning_run+0x48a>
 80014c4:	20000118 	.word	0x20000118
 80014c8:	20000208 	.word	0x20000208
 80014cc:	20000010 	.word	0x20000010
 80014d0:	20000120 	.word	0x20000120
 80014d4:	2000001c 	.word	0x2000001c
 80014d8:	20000014 	.word	0x20000014
 80014dc:	20000020 	.word	0x20000020
 80014e0:	20000018 	.word	0x20000018
		}

		if(isButtonPressed(3)){
 80014e4:	2003      	movs	r0, #3
 80014e6:	f7ff fa27 	bl	8000938 <isButtonPressed>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f000 80c9 	beq.w	8001684 <fsm_tuning_run+0x480>
			counter++;
 80014f2:	4b68      	ldr	r3, [pc, #416]	; (8001694 <fsm_tuning_run+0x490>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	4a66      	ldr	r2, [pc, #408]	; (8001694 <fsm_tuning_run+0x490>)
 80014fa:	6013      	str	r3, [r2, #0]
			if(counter == max_red1){
 80014fc:	4b65      	ldr	r3, [pc, #404]	; (8001694 <fsm_tuning_run+0x490>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4b65      	ldr	r3, [pc, #404]	; (8001698 <fsm_tuning_run+0x494>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	429a      	cmp	r2, r3
 8001506:	d102      	bne.n	800150e <fsm_tuning_run+0x30a>
				counter = 1;
 8001508:	4b62      	ldr	r3, [pc, #392]	; (8001694 <fsm_tuning_run+0x490>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 800150e:	f000 fe49 	bl	80021a4 <displayCounter>
		}
		break;
 8001512:	e0b7      	b.n	8001684 <fsm_tuning_run+0x480>
	case TUNING_YELLOW1:
		if(timer1_flag){
 8001514:	4b61      	ldr	r3, [pc, #388]	; (800169c <fsm_tuning_run+0x498>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d008      	beq.n	800152e <fsm_tuning_run+0x32a>
			timer1_flag = 0;
 800151c:	4b5f      	ldr	r3, [pc, #380]	; (800169c <fsm_tuning_run+0x498>)
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 8001522:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001526:	f000 fbf5 	bl	8001d14 <setTimer1>
			toggleTraffic1Yellow();
 800152a:	f000 fd6f 	bl	800200c <toggleTraffic1Yellow>
		}
		if(isButtonPressed(1)){
 800152e:	2001      	movs	r0, #1
 8001530:	f7ff fa02 	bl	8000938 <isButtonPressed>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d013      	beq.n	8001562 <fsm_tuning_run+0x35e>
			status = AUTO_RED_GREEN;
 800153a:	4b59      	ldr	r3, [pc, #356]	; (80016a0 <fsm_tuning_run+0x49c>)
 800153c:	2202      	movs	r2, #2
 800153e:	601a      	str	r2, [r3, #0]
			acceptTraffic1Yellow();
 8001540:	f000 fdfc 	bl	800213c <acceptTraffic1Yellow>
			setTimer1(1000);
 8001544:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001548:	f000 fbe4 	bl	8001d14 <setTimer1>
			counter = max_red1;
 800154c:	4b52      	ldr	r3, [pc, #328]	; (8001698 <fsm_tuning_run+0x494>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a50      	ldr	r2, [pc, #320]	; (8001694 <fsm_tuning_run+0x490>)
 8001552:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001554:	f000 fe26 	bl	80021a4 <displayCounter>
			setTraffic1Red();
 8001558:	f000 fc62 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 800155c:	f000 fcac 	bl	8001eb8 <setTraffic2Green>
			break;
 8001560:	e095      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 8001562:	2002      	movs	r0, #2
 8001564:	f7ff f9e8 	bl	8000938 <isButtonPressed>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d013      	beq.n	8001596 <fsm_tuning_run+0x392>
			status = TUNING_YELLOW2;
 800156e:	4b4c      	ldr	r3, [pc, #304]	; (80016a0 <fsm_tuning_run+0x49c>)
 8001570:	221a      	movs	r2, #26
 8001572:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001574:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001578:	f000 fbcc 	bl	8001d14 <setTimer1>
			acceptTraffic1Yellow();
 800157c:	f000 fdde 	bl	800213c <acceptTraffic1Yellow>
			counter = max_yellow2;
 8001580:	4b48      	ldr	r3, [pc, #288]	; (80016a4 <fsm_tuning_run+0x4a0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a43      	ldr	r2, [pc, #268]	; (8001694 <fsm_tuning_run+0x490>)
 8001586:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001588:	f000 fe0c 	bl	80021a4 <displayCounter>
			clearTraffic1();
 800158c:	f000 fc80 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 8001590:	f000 fcc6 	bl	8001f20 <clearTraffic2>
			break;
 8001594:	e07b      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(3)){
 8001596:	2003      	movs	r0, #3
 8001598:	f7ff f9ce 	bl	8000938 <isButtonPressed>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d072      	beq.n	8001688 <fsm_tuning_run+0x484>
			counter++;
 80015a2:	4b3c      	ldr	r3, [pc, #240]	; (8001694 <fsm_tuning_run+0x490>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	3301      	adds	r3, #1
 80015a8:	4a3a      	ldr	r2, [pc, #232]	; (8001694 <fsm_tuning_run+0x490>)
 80015aa:	6013      	str	r3, [r2, #0]
			if(counter == max_red2){
 80015ac:	4b39      	ldr	r3, [pc, #228]	; (8001694 <fsm_tuning_run+0x490>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b3d      	ldr	r3, [pc, #244]	; (80016a8 <fsm_tuning_run+0x4a4>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d102      	bne.n	80015be <fsm_tuning_run+0x3ba>
				counter = 1;
 80015b8:	4b36      	ldr	r3, [pc, #216]	; (8001694 <fsm_tuning_run+0x490>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 80015be:	f000 fdf1 	bl	80021a4 <displayCounter>
		}
		break;
 80015c2:	e061      	b.n	8001688 <fsm_tuning_run+0x484>
	case TUNING_YELLOW2:
		if(timer1_flag){
 80015c4:	4b35      	ldr	r3, [pc, #212]	; (800169c <fsm_tuning_run+0x498>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d008      	beq.n	80015de <fsm_tuning_run+0x3da>
			timer1_flag = 0;
 80015cc:	4b33      	ldr	r3, [pc, #204]	; (800169c <fsm_tuning_run+0x498>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
			setTimer1(500);
 80015d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015d6:	f000 fb9d 	bl	8001d14 <setTimer1>
			toggleTraffic2Yellow();
 80015da:	f000 fd29 	bl	8002030 <toggleTraffic2Yellow>
		}

		if(isButtonPressed(1)){
 80015de:	2001      	movs	r0, #1
 80015e0:	f7ff f9aa 	bl	8000938 <isButtonPressed>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d013      	beq.n	8001612 <fsm_tuning_run+0x40e>
			status = AUTO_RED_GREEN;
 80015ea:	4b2d      	ldr	r3, [pc, #180]	; (80016a0 <fsm_tuning_run+0x49c>)
 80015ec:	2202      	movs	r2, #2
 80015ee:	601a      	str	r2, [r3, #0]
			acceptTraffic2Yellow();
 80015f0:	f000 fdbe 	bl	8002170 <acceptTraffic2Yellow>
			setTimer1(1000);
 80015f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015f8:	f000 fb8c 	bl	8001d14 <setTimer1>
			counter = max_red1;
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <fsm_tuning_run+0x494>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a24      	ldr	r2, [pc, #144]	; (8001694 <fsm_tuning_run+0x490>)
 8001602:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001604:	f000 fdce 	bl	80021a4 <displayCounter>
			setTraffic1Red();
 8001608:	f000 fc0a 	bl	8001e20 <setTraffic1Red>
			setTraffic2Green();
 800160c:	f000 fc54 	bl	8001eb8 <setTraffic2Green>
			break;
 8001610:	e03d      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(2)){
 8001612:	2002      	movs	r0, #2
 8001614:	f7ff f990 	bl	8000938 <isButtonPressed>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d013      	beq.n	8001646 <fsm_tuning_run+0x442>
			status = TUNING_RED1;
 800161e:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <fsm_tuning_run+0x49c>)
 8001620:	2215      	movs	r2, #21
 8001622:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001628:	f000 fb74 	bl	8001d14 <setTimer1>
			acceptTraffic2Yellow();
 800162c:	f000 fda0 	bl	8002170 <acceptTraffic2Yellow>
			counter = max_red1;
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <fsm_tuning_run+0x494>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a17      	ldr	r2, [pc, #92]	; (8001694 <fsm_tuning_run+0x490>)
 8001636:	6013      	str	r3, [r2, #0]
			displayCounter();
 8001638:	f000 fdb4 	bl	80021a4 <displayCounter>
			clearTraffic1();
 800163c:	f000 fc28 	bl	8001e90 <clearTraffic1>
			clearTraffic2();
 8001640:	f000 fc6e 	bl	8001f20 <clearTraffic2>
			break;
 8001644:	e023      	b.n	800168e <fsm_tuning_run+0x48a>
		}

		if(isButtonPressed(3)){
 8001646:	2003      	movs	r0, #3
 8001648:	f7ff f976 	bl	8000938 <isButtonPressed>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d01c      	beq.n	800168c <fsm_tuning_run+0x488>
			counter++;
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <fsm_tuning_run+0x490>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	3301      	adds	r3, #1
 8001658:	4a0e      	ldr	r2, [pc, #56]	; (8001694 <fsm_tuning_run+0x490>)
 800165a:	6013      	str	r3, [r2, #0]
			if(counter == max_red1){
 800165c:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <fsm_tuning_run+0x490>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <fsm_tuning_run+0x494>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d102      	bne.n	800166e <fsm_tuning_run+0x46a>
				counter = 1;
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <fsm_tuning_run+0x490>)
 800166a:	2201      	movs	r2, #1
 800166c:	601a      	str	r2, [r3, #0]
			}
			displayCounter();
 800166e:	f000 fd99 	bl	80021a4 <displayCounter>
		}
		break;
 8001672:	e00b      	b.n	800168c <fsm_tuning_run+0x488>
	default:
		break;
 8001674:	bf00      	nop
 8001676:	e00a      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 8001678:	bf00      	nop
 800167a:	e008      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 800167c:	bf00      	nop
 800167e:	e006      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 8001680:	bf00      	nop
 8001682:	e004      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 8001684:	bf00      	nop
 8001686:	e002      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 8001688:	bf00      	nop
 800168a:	e000      	b.n	800168e <fsm_tuning_run+0x48a>
		break;
 800168c:	bf00      	nop
	}
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000120 	.word	0x20000120
 8001698:	20000010 	.word	0x20000010
 800169c:	20000208 	.word	0x20000208
 80016a0:	20000118 	.word	0x20000118
 80016a4:	20000024 	.word	0x20000024
 80016a8:	2000001c 	.word	0x2000001c

080016ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b0:	f000 fdcc 	bl	800224c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b4:	f000 f826 	bl	8001704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b8:	f000 f952 	bl	8001960 <MX_GPIO_Init>
  MX_TIM2_Init();
 80016bc:	f000 f864 	bl	8001788 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016c0:	f000 f924 	bl	800190c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80016c4:	f000 f8ac 	bl	8001820 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80016c8:	480a      	ldr	r0, [pc, #40]	; (80016f4 <main+0x48>)
 80016ca:	f001 fe15 	bl	80032f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016ce:	2100      	movs	r1, #0
 80016d0:	4809      	ldr	r0, [pc, #36]	; (80016f8 <main+0x4c>)
 80016d2:	f001 febb 	bl	800344c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <main+0x50>)
 80016d8:	2201      	movs	r2, #1
 80016da:	601a      	str	r2, [r3, #0]
  pedestrianStatus = INIT;
 80016dc:	4b08      	ldr	r3, [pc, #32]	; (8001700 <main+0x54>)
 80016de:	2201      	movs	r2, #1
 80016e0:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_auto_run();
 80016e2:	f7ff fa5f 	bl	8000ba4 <fsm_auto_run>
	  fsm_manual_run();
 80016e6:	f7ff fb6b 	bl	8000dc0 <fsm_manual_run>
	  fsm_tuning_run();
 80016ea:	f7ff fd8b 	bl	8001204 <fsm_tuning_run>
	  fsm_pedestrian_run();
 80016ee:	f7ff fc91 	bl	8001014 <fsm_pedestrian_run>
	  fsm_auto_run();
 80016f2:	e7f6      	b.n	80016e2 <main+0x36>
 80016f4:	20000130 	.word	0x20000130
 80016f8:	20000178 	.word	0x20000178
 80016fc:	20000118 	.word	0x20000118
 8001700:	2000011c 	.word	0x2000011c

08001704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b090      	sub	sp, #64	; 0x40
 8001708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800170a:	f107 0318 	add.w	r3, r7, #24
 800170e:	2228      	movs	r2, #40	; 0x28
 8001710:	2100      	movs	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f003 f968 	bl	80049e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]
 8001724:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001726:	2302      	movs	r3, #2
 8001728:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800172a:	2301      	movs	r3, #1
 800172c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800172e:	2310      	movs	r3, #16
 8001730:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001732:	2302      	movs	r3, #2
 8001734:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001736:	2300      	movs	r3, #0
 8001738:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800173a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800173e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001740:	f107 0318 	add.w	r3, r7, #24
 8001744:	4618      	mov	r0, r3
 8001746:	f001 f96d 	bl	8002a24 <HAL_RCC_OscConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001750:	f000 f974 	bl	8001a3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001754:	230f      	movs	r3, #15
 8001756:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001758:	2302      	movs	r3, #2
 800175a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001760:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001766:	2300      	movs	r3, #0
 8001768:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	2102      	movs	r1, #2
 800176e:	4618      	mov	r0, r3
 8001770:	f001 fbda 	bl	8002f28 <HAL_RCC_ClockConfig>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800177a:	f000 f95f 	bl	8001a3c <Error_Handler>
  }
}
 800177e:	bf00      	nop
 8001780:	3740      	adds	r7, #64	; 0x40
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
	...

08001788 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178e:	f107 0308 	add.w	r3, r7, #8
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800179c:	463b      	mov	r3, r7
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <MX_TIM2_Init+0x94>)
 80017a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9999;
 80017ac:	4b1b      	ldr	r3, [pc, #108]	; (800181c <MX_TIM2_Init+0x94>)
 80017ae:	f242 720f 	movw	r2, #9999	; 0x270f
 80017b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b4:	4b19      	ldr	r3, [pc, #100]	; (800181c <MX_TIM2_Init+0x94>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63;
 80017ba:	4b18      	ldr	r3, [pc, #96]	; (800181c <MX_TIM2_Init+0x94>)
 80017bc:	223f      	movs	r2, #63	; 0x3f
 80017be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c0:	4b16      	ldr	r3, [pc, #88]	; (800181c <MX_TIM2_Init+0x94>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017c6:	4b15      	ldr	r3, [pc, #84]	; (800181c <MX_TIM2_Init+0x94>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017cc:	4813      	ldr	r0, [pc, #76]	; (800181c <MX_TIM2_Init+0x94>)
 80017ce:	f001 fd43 	bl	8003258 <HAL_TIM_Base_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80017d8:	f000 f930 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017e2:	f107 0308 	add.w	r3, r7, #8
 80017e6:	4619      	mov	r1, r3
 80017e8:	480c      	ldr	r0, [pc, #48]	; (800181c <MX_TIM2_Init+0x94>)
 80017ea:	f002 f897 	bl	800391c <HAL_TIM_ConfigClockSource>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80017f4:	f000 f922 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f8:	2300      	movs	r3, #0
 80017fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fc:	2300      	movs	r3, #0
 80017fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001800:	463b      	mov	r3, r7
 8001802:	4619      	mov	r1, r3
 8001804:	4805      	ldr	r0, [pc, #20]	; (800181c <MX_TIM2_Init+0x94>)
 8001806:	f002 fc15 	bl	8004034 <HAL_TIMEx_MasterConfigSynchronization>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001810:	f000 f914 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001814:	bf00      	nop
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000130 	.word	0x20000130

08001820 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b08e      	sub	sp, #56	; 0x38
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001826:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001834:	f107 0320 	add.w	r3, r7, #32
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800183e:	1d3b      	adds	r3, r7, #4
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	605a      	str	r2, [r3, #4]
 8001846:	609a      	str	r2, [r3, #8]
 8001848:	60da      	str	r2, [r3, #12]
 800184a:	611a      	str	r2, [r3, #16]
 800184c:	615a      	str	r2, [r3, #20]
 800184e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001850:	4b2c      	ldr	r3, [pc, #176]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001852:	4a2d      	ldr	r2, [pc, #180]	; (8001908 <MX_TIM3_Init+0xe8>)
 8001854:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 999;
 8001856:	4b2b      	ldr	r3, [pc, #172]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001858:	f240 32e7 	movw	r2, #999	; 0x3e7
 800185c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185e:	4b29      	ldr	r3, [pc, #164]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63;
 8001864:	4b27      	ldr	r3, [pc, #156]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001866:	223f      	movs	r2, #63	; 0x3f
 8001868:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800186a:	4b26      	ldr	r3, [pc, #152]	; (8001904 <MX_TIM3_Init+0xe4>)
 800186c:	2200      	movs	r2, #0
 800186e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001872:	2200      	movs	r2, #0
 8001874:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001876:	4823      	ldr	r0, [pc, #140]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001878:	f001 fcee 	bl	8003258 <HAL_TIM_Base_Init>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001882:	f000 f8db 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800188c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001890:	4619      	mov	r1, r3
 8001892:	481c      	ldr	r0, [pc, #112]	; (8001904 <MX_TIM3_Init+0xe4>)
 8001894:	f002 f842 	bl	800391c <HAL_TIM_ConfigClockSource>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800189e:	f000 f8cd 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018a2:	4818      	ldr	r0, [pc, #96]	; (8001904 <MX_TIM3_Init+0xe4>)
 80018a4:	f001 fd7a 	bl	800339c <HAL_TIM_PWM_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80018ae:	f000 f8c5 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b2:	2300      	movs	r3, #0
 80018b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018ba:	f107 0320 	add.w	r3, r7, #32
 80018be:	4619      	mov	r1, r3
 80018c0:	4810      	ldr	r0, [pc, #64]	; (8001904 <MX_TIM3_Init+0xe4>)
 80018c2:	f002 fbb7 	bl	8004034 <HAL_TIMEx_MasterConfigSynchronization>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80018cc:	f000 f8b6 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018d0:	2360      	movs	r3, #96	; 0x60
 80018d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d8:	2300      	movs	r3, #0
 80018da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	2200      	movs	r2, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	4807      	ldr	r0, [pc, #28]	; (8001904 <MX_TIM3_Init+0xe4>)
 80018e8:	f001 ff5a 	bl	80037a0 <HAL_TIM_PWM_ConfigChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80018f2:	f000 f8a3 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80018f6:	4803      	ldr	r0, [pc, #12]	; (8001904 <MX_TIM3_Init+0xe4>)
 80018f8:	f000 f910 	bl	8001b1c <HAL_TIM_MspPostInit>

}
 80018fc:	bf00      	nop
 80018fe:	3738      	adds	r7, #56	; 0x38
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000178 	.word	0x20000178
 8001908:	40000400 	.word	0x40000400

0800190c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001910:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001912:	4a12      	ldr	r2, [pc, #72]	; (800195c <MX_USART2_UART_Init+0x50>)
 8001914:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001918:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800191c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001926:	2200      	movs	r2, #0
 8001928:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001930:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001932:	220c      	movs	r2, #12
 8001934:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800193c:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <MX_USART2_UART_Init+0x4c>)
 8001944:	f002 fbe6 	bl	8004114 <HAL_UART_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800194e:	f000 f875 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001952:	bf00      	nop
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	200001c0 	.word	0x200001c0
 800195c:	40004400 	.word	0x40004400

08001960 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001974:	4b2e      	ldr	r3, [pc, #184]	; (8001a30 <MX_GPIO_Init+0xd0>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	4a2d      	ldr	r2, [pc, #180]	; (8001a30 <MX_GPIO_Init+0xd0>)
 800197a:	f043 0304 	orr.w	r3, r3, #4
 800197e:	6193      	str	r3, [r2, #24]
 8001980:	4b2b      	ldr	r3, [pc, #172]	; (8001a30 <MX_GPIO_Init+0xd0>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198c:	4b28      	ldr	r3, [pc, #160]	; (8001a30 <MX_GPIO_Init+0xd0>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	4a27      	ldr	r2, [pc, #156]	; (8001a30 <MX_GPIO_Init+0xd0>)
 8001992:	f043 0308 	orr.w	r3, r3, #8
 8001996:	6193      	str	r3, [r2, #24]
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <MX_GPIO_Init+0xd0>)
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PedestrianLight_0_Pin|TrafficLight1_1_Pin|TrafficLight2_1_Pin|TrafficLight2_0_Pin, GPIO_PIN_RESET);
 80019a4:	2200      	movs	r2, #0
 80019a6:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80019aa:	4822      	ldr	r0, [pc, #136]	; (8001a34 <MX_GPIO_Init+0xd4>)
 80019ac:	f001 f809 	bl	80029c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PedestrianLight_1_Pin|TrafficLight1_0_Pin, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80019b6:	4820      	ldr	r0, [pc, #128]	; (8001a38 <MX_GPIO_Init+0xd8>)
 80019b8:	f001 f803 	bl	80029c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PedestrianButton_Pin Button1_Pin Button2_Pin */
  GPIO_InitStruct.Pin = PedestrianButton_Pin|Button1_Pin|Button2_Pin;
 80019bc:	2313      	movs	r3, #19
 80019be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f107 0308 	add.w	r3, r7, #8
 80019cc:	4619      	mov	r1, r3
 80019ce:	481a      	ldr	r0, [pc, #104]	; (8001a38 <MX_GPIO_Init+0xd8>)
 80019d0:	f000 fe5c 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pin : Button3_Pin */
  GPIO_InitStruct.Pin = Button3_Pin;
 80019d4:	2301      	movs	r3, #1
 80019d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Button3_GPIO_Port, &GPIO_InitStruct);
 80019e0:	f107 0308 	add.w	r3, r7, #8
 80019e4:	4619      	mov	r1, r3
 80019e6:	4813      	ldr	r0, [pc, #76]	; (8001a34 <MX_GPIO_Init+0xd4>)
 80019e8:	f000 fe50 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pins : PedestrianLight_0_Pin TrafficLight1_1_Pin TrafficLight2_1_Pin TrafficLight2_0_Pin */
  GPIO_InitStruct.Pin = PedestrianLight_0_Pin|TrafficLight1_1_Pin|TrafficLight2_1_Pin|TrafficLight2_0_Pin;
 80019ec:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80019f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2302      	movs	r3, #2
 80019fc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fe:	f107 0308 	add.w	r3, r7, #8
 8001a02:	4619      	mov	r1, r3
 8001a04:	480b      	ldr	r0, [pc, #44]	; (8001a34 <MX_GPIO_Init+0xd4>)
 8001a06:	f000 fe41 	bl	800268c <HAL_GPIO_Init>

  /*Configure GPIO pins : PedestrianLight_1_Pin TrafficLight1_0_Pin */
  GPIO_InitStruct.Pin = PedestrianLight_1_Pin|TrafficLight1_0_Pin;
 8001a0a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001a0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1c:	f107 0308 	add.w	r3, r7, #8
 8001a20:	4619      	mov	r1, r3
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_GPIO_Init+0xd8>)
 8001a24:	f000 fe32 	bl	800268c <HAL_GPIO_Init>

}
 8001a28:	bf00      	nop
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40010c00 	.word	0x40010c00
 8001a38:	40010800 	.word	0x40010800

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <Error_Handler+0x8>
	...

08001a48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a50:	699b      	ldr	r3, [r3, #24]
 8001a52:	4a14      	ldr	r2, [pc, #80]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	6193      	str	r3, [r2, #24]
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a5c:	699b      	ldr	r3, [r3, #24]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a0e      	ldr	r2, [pc, #56]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_MspInit+0x5c>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <HAL_MspInit+0x60>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	4a04      	ldr	r2, [pc, #16]	; (8001aa8 <HAL_MspInit+0x60>)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40010000 	.word	0x40010000

08001aac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001abc:	d114      	bne.n	8001ae8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a14      	ldr	r2, [pc, #80]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	61d3      	str	r3, [r2, #28]
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	201c      	movs	r0, #28
 8001adc:	f000 fcef 	bl	80024be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ae0:	201c      	movs	r0, #28
 8001ae2:	f000 fd08 	bl	80024f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ae6:	e010      	b.n	8001b0a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0a      	ldr	r2, [pc, #40]	; (8001b18 <HAL_TIM_Base_MspInit+0x6c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d10b      	bne.n	8001b0a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_TIM_Base_MspInit+0x68>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	60bb      	str	r3, [r7, #8]
 8001b08:	68bb      	ldr	r3, [r7, #8]
}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40000400 	.word	0x40000400

08001b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a0f      	ldr	r2, [pc, #60]	; (8001b74 <HAL_TIM_MspPostInit+0x58>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d117      	bne.n	8001b6c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3c:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <HAL_TIM_MspPostInit+0x5c>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a0d      	ldr	r2, [pc, #52]	; (8001b78 <HAL_TIM_MspPostInit+0x5c>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <HAL_TIM_MspPostInit+0x5c>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8001b54:	2340      	movs	r3, #64	; 0x40
 8001b56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	4619      	mov	r1, r3
 8001b66:	4805      	ldr	r0, [pc, #20]	; (8001b7c <HAL_TIM_MspPostInit+0x60>)
 8001b68:	f000 fd90 	bl	800268c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b6c:	bf00      	nop
 8001b6e:	3720      	adds	r7, #32
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40000400 	.word	0x40000400
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40010800 	.word	0x40010800

08001b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1f      	ldr	r2, [pc, #124]	; (8001c18 <HAL_UART_MspInit+0x98>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d137      	bne.n	8001c10 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ba0:	4b1e      	ldr	r3, [pc, #120]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001ba2:	69db      	ldr	r3, [r3, #28]
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001ba6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001baa:	61d3      	str	r3, [r2, #28]
 8001bac:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb8:	4b18      	ldr	r3, [pc, #96]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	4a17      	ldr	r2, [pc, #92]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001bbe:	f043 0304 	orr.w	r3, r3, #4
 8001bc2:	6193      	str	r3, [r2, #24]
 8001bc4:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <HAL_UART_MspInit+0x9c>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0304 	and.w	r3, r3, #4
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	4619      	mov	r1, r3
 8001be2:	480f      	ldr	r0, [pc, #60]	; (8001c20 <HAL_UART_MspInit+0xa0>)
 8001be4:	f000 fd52 	bl	800268c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001be8:	2308      	movs	r3, #8
 8001bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4809      	ldr	r0, [pc, #36]	; (8001c20 <HAL_UART_MspInit+0xa0>)
 8001bfc:	f000 fd46 	bl	800268c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2026      	movs	r0, #38	; 0x26
 8001c06:	f000 fc5a 	bl	80024be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c0a:	2026      	movs	r0, #38	; 0x26
 8001c0c:	f000 fc73 	bl	80024f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c10:	bf00      	nop
 8001c12:	3720      	adds	r7, #32
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40004400 	.word	0x40004400
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40010800 	.word	0x40010800

08001c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <NMI_Handler+0x4>

08001c2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2e:	e7fe      	b.n	8001c2e <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <MemManage_Handler+0x4>

08001c36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3a:	e7fe      	b.n	8001c3a <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	e7fe      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr

08001c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6a:	f000 fb35 	bl	80022d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <TIM2_IRQHandler+0x10>)
 8001c7a:	f001 fc89 	bl	8003590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000130 	.word	0x20000130

08001c88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c8c:	4802      	ldr	r0, [pc, #8]	; (8001c98 <USART2_IRQHandler+0x10>)
 8001c8e:	f002 fad3 	bl	8004238 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	200001c0 	.word	0x200001c0

08001c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <_sbrk+0x5c>)
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <_sbrk+0x60>)
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb0:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <_sbrk+0x64>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d102      	bne.n	8001cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <_sbrk+0x64>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <_sbrk+0x68>)
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <_sbrk+0x64>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d207      	bcs.n	8001cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ccc:	f002 fe62 	bl	8004994 <__errno>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cda:	e009      	b.n	8001cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ce2:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <_sbrk+0x64>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <_sbrk+0x64>)
 8001cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cee:	68fb      	ldr	r3, [r7, #12]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20005000 	.word	0x20005000
 8001cfc:	00000400 	.word	0x00000400
 8001d00:	20000204 	.word	0x20000204
 8001d04:	20000238 	.word	0x20000238

08001d08 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <setTimer1>:
#include "timer.h"

int timer1_flag = 0, timer2_flag = 0, timer3_flag = 0;
int timer1_counter = 0, timer2_counter = 0, timer3_counter = 0;

void setTimer1(int duration){
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIMER_CYCLE;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a08      	ldr	r2, [pc, #32]	; (8001d40 <setTimer1+0x2c>)
 8001d20:	fb82 1203 	smull	r1, r2, r2, r3
 8001d24:	1092      	asrs	r2, r2, #2
 8001d26:	17db      	asrs	r3, r3, #31
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	4a06      	ldr	r2, [pc, #24]	; (8001d44 <setTimer1+0x30>)
 8001d2c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001d2e:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <setTimer1+0x34>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	66666667 	.word	0x66666667
 8001d44:	20000214 	.word	0x20000214
 8001d48:	20000208 	.word	0x20000208

08001d4c <setTimer2>:

void setTimer2(int duration){
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIMER_CYCLE;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <setTimer2+0x2c>)
 8001d58:	fb82 1203 	smull	r1, r2, r2, r3
 8001d5c:	1092      	asrs	r2, r2, #2
 8001d5e:	17db      	asrs	r3, r3, #31
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	4a06      	ldr	r2, [pc, #24]	; (8001d7c <setTimer2+0x30>)
 8001d64:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <setTimer2+0x34>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	66666667 	.word	0x66666667
 8001d7c:	20000218 	.word	0x20000218
 8001d80:	2000020c 	.word	0x2000020c

08001d84 <timer_run>:
void setTimer3(int duration){
	timer3_counter = duration/TIMER_CYCLE;
	timer3_flag = 0;
}

void timer_run(){
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <timer_run+0x6c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	dd0b      	ble.n	8001da8 <timer_run+0x24>
		timer1_counter--;
 8001d90:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <timer_run+0x6c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3b01      	subs	r3, #1
 8001d96:	4a16      	ldr	r2, [pc, #88]	; (8001df0 <timer_run+0x6c>)
 8001d98:	6013      	str	r3, [r2, #0]
		if(timer1_counter == 0) timer1_flag = 1;
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <timer_run+0x6c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d102      	bne.n	8001da8 <timer_run+0x24>
 8001da2:	4b14      	ldr	r3, [pc, #80]	; (8001df4 <timer_run+0x70>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter > 0){
 8001da8:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <timer_run+0x74>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	dd0b      	ble.n	8001dc8 <timer_run+0x44>
		timer2_counter--;
 8001db0:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <timer_run+0x74>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	3b01      	subs	r3, #1
 8001db6:	4a10      	ldr	r2, [pc, #64]	; (8001df8 <timer_run+0x74>)
 8001db8:	6013      	str	r3, [r2, #0]
		if(timer2_counter == 0) timer2_flag = 1;
 8001dba:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <timer_run+0x74>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d102      	bne.n	8001dc8 <timer_run+0x44>
 8001dc2:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <timer_run+0x78>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]
	}
	if(timer3_counter > 0){
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <timer_run+0x7c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	dd0b      	ble.n	8001de8 <timer_run+0x64>
		timer3_counter--;
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <timer_run+0x7c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <timer_run+0x7c>)
 8001dd8:	6013      	str	r3, [r2, #0]
		if(timer3_counter == 0) timer3_flag = 1;
 8001dda:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <timer_run+0x7c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d102      	bne.n	8001de8 <timer_run+0x64>
 8001de2:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <timer_run+0x80>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	601a      	str	r2, [r3, #0]
	}
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	20000214 	.word	0x20000214
 8001df4:	20000208 	.word	0x20000208
 8001df8:	20000218 	.word	0x20000218
 8001dfc:	2000020c 	.word	0x2000020c
 8001e00:	2000021c 	.word	0x2000021c
 8001e04:	20000210 	.word	0x20000210

08001e08 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
	timer_run();
 8001e10:	f7ff ffb8 	bl	8001d84 <timer_run>
	button_reading();
 8001e14:	f7fe fdc0 	bl	8000998 <button_reading>
}
 8001e18:	bf00      	nop
 8001e1a:	3708      	adds	r7, #8
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <setTraffic1Red>:

#include "traffic.h"

void setTraffic1Red(){
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <setTraffic1Red+0x20>)
 8001e2c:	f000 fdc9 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin, GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2108      	movs	r1, #8
 8001e34:	4803      	ldr	r0, [pc, #12]	; (8001e44 <setTraffic1Red+0x24>)
 8001e36:	f000 fdc4 	bl	80029c2 <HAL_GPIO_WritePin>

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	40010800 	.word	0x40010800
 8001e44:	40010c00 	.word	0x40010c00

08001e48 <setTraffic2Red>:

void setTraffic2Red(){
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin, GPIO_PIN_SET);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2120      	movs	r1, #32
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <setTraffic2Red+0x1c>)
 8001e52:	f000 fdb6 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin, GPIO_PIN_RESET);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2110      	movs	r1, #16
 8001e5a:	4802      	ldr	r0, [pc, #8]	; (8001e64 <setTraffic2Red+0x1c>)
 8001e5c:	f000 fdb1 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40010c00 	.word	0x40010c00

08001e68 <setTraffic1Green>:

void setTraffic1Green(){
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin, GPIO_PIN_RESET);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e72:	4805      	ldr	r0, [pc, #20]	; (8001e88 <setTraffic1Green+0x20>)
 8001e74:	f000 fda5 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin, GPIO_PIN_SET);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2108      	movs	r1, #8
 8001e7c:	4803      	ldr	r0, [pc, #12]	; (8001e8c <setTraffic1Green+0x24>)
 8001e7e:	f000 fda0 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40010800 	.word	0x40010800
 8001e8c:	40010c00 	.word	0x40010c00

08001e90 <clearTraffic1>:

void clearTraffic1(){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin, GPIO_PIN_RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e9a:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <clearTraffic1+0x20>)
 8001e9c:	f000 fd91 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin, GPIO_PIN_RESET);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2108      	movs	r1, #8
 8001ea4:	4803      	ldr	r0, [pc, #12]	; (8001eb4 <clearTraffic1+0x24>)
 8001ea6:	f000 fd8c 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40010800 	.word	0x40010800
 8001eb4:	40010c00 	.word	0x40010c00

08001eb8 <setTraffic2Green>:


void setTraffic2Green(){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin, GPIO_PIN_RESET);
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	2120      	movs	r1, #32
 8001ec0:	4804      	ldr	r0, [pc, #16]	; (8001ed4 <setTraffic2Green+0x1c>)
 8001ec2:	f000 fd7e 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin, GPIO_PIN_SET);
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	2110      	movs	r1, #16
 8001eca:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <setTraffic2Green+0x1c>)
 8001ecc:	f000 fd79 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40010c00 	.word	0x40010c00

08001ed8 <setTraffic1Yellow>:

void setTraffic1Yellow(){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin, GPIO_PIN_SET);
 8001edc:	2201      	movs	r2, #1
 8001ede:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <setTraffic1Yellow+0x20>)
 8001ee4:	f000 fd6d 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin, GPIO_PIN_SET);
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2108      	movs	r1, #8
 8001eec:	4803      	ldr	r0, [pc, #12]	; (8001efc <setTraffic1Yellow+0x24>)
 8001eee:	f000 fd68 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40010800 	.word	0x40010800
 8001efc:	40010c00 	.word	0x40010c00

08001f00 <setTraffic2Yellow>:

void setTraffic2Yellow(){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin, GPIO_PIN_SET);
 8001f04:	2201      	movs	r2, #1
 8001f06:	2120      	movs	r1, #32
 8001f08:	4804      	ldr	r0, [pc, #16]	; (8001f1c <setTraffic2Yellow+0x1c>)
 8001f0a:	f000 fd5a 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin, GPIO_PIN_SET);
 8001f0e:	2201      	movs	r2, #1
 8001f10:	2110      	movs	r1, #16
 8001f12:	4802      	ldr	r0, [pc, #8]	; (8001f1c <setTraffic2Yellow+0x1c>)
 8001f14:	f000 fd55 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40010c00 	.word	0x40010c00

08001f20 <clearTraffic2>:

void clearTraffic2(){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin, GPIO_PIN_RESET);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2120      	movs	r1, #32
 8001f28:	4804      	ldr	r0, [pc, #16]	; (8001f3c <clearTraffic2+0x1c>)
 8001f2a:	f000 fd4a 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin, GPIO_PIN_RESET);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2110      	movs	r1, #16
 8001f32:	4802      	ldr	r0, [pc, #8]	; (8001f3c <clearTraffic2+0x1c>)
 8001f34:	f000 fd45 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40010c00 	.word	0x40010c00

08001f40 <setPedestrianRed>:

void setPedestrianRed(){
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_SET);
 8001f44:	2201      	movs	r2, #1
 8001f46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f4a:	4805      	ldr	r0, [pc, #20]	; (8001f60 <setPedestrianRed+0x20>)
 8001f4c:	f000 fd39 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f56:	4803      	ldr	r0, [pc, #12]	; (8001f64 <setPedestrianRed+0x24>)
 8001f58:	f000 fd33 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40010c00 	.word	0x40010c00
 8001f64:	40010800 	.word	0x40010800

08001f68 <setPedestrianGreen>:

void setPedestrianGreen(){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_RESET);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <setPedestrianGreen+0x20>)
 8001f74:	f000 fd25 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_SET);
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f7e:	4803      	ldr	r0, [pc, #12]	; (8001f8c <setPedestrianGreen+0x24>)
 8001f80:	f000 fd1f 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40010c00 	.word	0x40010c00
 8001f8c:	40010800 	.word	0x40010800

08001f90 <clearPedestrian>:
void setPedestrianYellow(){
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_SET);
}

void clearPedestrian(){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PedestrianLight_0_GPIO_Port, PedestrianLight_0_Pin, GPIO_PIN_RESET);
 8001f94:	2200      	movs	r2, #0
 8001f96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <clearPedestrian+0x20>)
 8001f9c:	f000 fd11 	bl	80029c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PedestrianLight_1_GPIO_Port, PedestrianLight_1_Pin, GPIO_PIN_RESET);
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fa6:	4803      	ldr	r0, [pc, #12]	; (8001fb4 <clearPedestrian+0x24>)
 8001fa8:	f000 fd0b 	bl	80029c2 <HAL_GPIO_WritePin>
}
 8001fac:	bf00      	nop
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	40010c00 	.word	0x40010c00
 8001fb4:	40010800 	.word	0x40010800

08001fb8 <toggleTraffic1Red>:

void toggleTraffic1Red(){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
	// Only use when led is clear or red.
	HAL_GPIO_TogglePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin);
 8001fbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <toggleTraffic1Red+0x14>)
 8001fc2:	f000 fd16 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40010800 	.word	0x40010800

08001fd0 <toggleTraffic2Red>:

void toggleTraffic2Red(){
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	// Only use when led is clear or red.
	HAL_GPIO_TogglePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin);
 8001fd4:	2120      	movs	r1, #32
 8001fd6:	4802      	ldr	r0, [pc, #8]	; (8001fe0 <toggleTraffic2Red+0x10>)
 8001fd8:	f000 fd0b 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40010c00 	.word	0x40010c00

08001fe4 <toggleTraffic1Green>:

void toggleTraffic1Green(){
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	// Only use when led is clear or green.
	HAL_GPIO_TogglePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin);
 8001fe8:	2108      	movs	r1, #8
 8001fea:	4802      	ldr	r0, [pc, #8]	; (8001ff4 <toggleTraffic1Green+0x10>)
 8001fec:	f000 fd01 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40010c00 	.word	0x40010c00

08001ff8 <toggleTraffic2Green>:

void toggleTraffic2Green(){
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	// Only use when led is clear or green.
	HAL_GPIO_TogglePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin);
 8001ffc:	2110      	movs	r1, #16
 8001ffe:	4802      	ldr	r0, [pc, #8]	; (8002008 <toggleTraffic2Green+0x10>)
 8002000:	f000 fcf7 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40010c00 	.word	0x40010c00

0800200c <toggleTraffic1Yellow>:

void toggleTraffic1Yellow(){
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
	// Only use when led is clear or yellow.
	HAL_GPIO_TogglePin(TrafficLight1_0_GPIO_Port, TrafficLight1_0_Pin);
 8002010:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002014:	4804      	ldr	r0, [pc, #16]	; (8002028 <toggleTraffic1Yellow+0x1c>)
 8002016:	f000 fcec 	bl	80029f2 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(TrafficLight1_1_GPIO_Port, TrafficLight1_1_Pin);
 800201a:	2108      	movs	r1, #8
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <toggleTraffic1Yellow+0x20>)
 800201e:	f000 fce8 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40010800 	.word	0x40010800
 800202c:	40010c00 	.word	0x40010c00

08002030 <toggleTraffic2Yellow>:

void toggleTraffic2Yellow(){
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
	// Only use when led is clear or yellow.
	HAL_GPIO_TogglePin(TrafficLight2_0_GPIO_Port, TrafficLight2_0_Pin);
 8002034:	2120      	movs	r1, #32
 8002036:	4804      	ldr	r0, [pc, #16]	; (8002048 <toggleTraffic2Yellow+0x18>)
 8002038:	f000 fcdb 	bl	80029f2 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(TrafficLight2_1_GPIO_Port, TrafficLight2_1_Pin);
 800203c:	2110      	movs	r1, #16
 800203e:	4802      	ldr	r0, [pc, #8]	; (8002048 <toggleTraffic2Yellow+0x18>)
 8002040:	f000 fcd7 	bl	80029f2 <HAL_GPIO_TogglePin>
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40010c00 	.word	0x40010c00

0800204c <acceptTraffic1Red>:

void acceptTraffic1Red(){
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
	max_red1 = counter;
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <acceptTraffic1Red+0x34>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <acceptTraffic1Red+0x38>)
 8002056:	6013      	str	r3, [r2, #0]
	if(max_red1 <= max_yellow2) max_yellow2 = 1;
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <acceptTraffic1Red+0x38>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b0a      	ldr	r3, [pc, #40]	; (8002088 <acceptTraffic1Red+0x3c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	429a      	cmp	r2, r3
 8002062:	dc02      	bgt.n	800206a <acceptTraffic1Red+0x1e>
 8002064:	4b08      	ldr	r3, [pc, #32]	; (8002088 <acceptTraffic1Red+0x3c>)
 8002066:	2201      	movs	r2, #1
 8002068:	601a      	str	r2, [r3, #0]
	max_green2 = max_red1 - max_yellow2;
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <acceptTraffic1Red+0x38>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4b06      	ldr	r3, [pc, #24]	; (8002088 <acceptTraffic1Red+0x3c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	4a05      	ldr	r2, [pc, #20]	; (800208c <acceptTraffic1Red+0x40>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr
 8002080:	20000120 	.word	0x20000120
 8002084:	20000010 	.word	0x20000010
 8002088:	20000024 	.word	0x20000024
 800208c:	20000020 	.word	0x20000020

08002090 <acceptTraffic2Red>:

void acceptTraffic2Red(){
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
	max_red2 = counter;
 8002094:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <acceptTraffic2Red+0x34>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0b      	ldr	r2, [pc, #44]	; (80020c8 <acceptTraffic2Red+0x38>)
 800209a:	6013      	str	r3, [r2, #0]
	if(max_red2 <= max_yellow1) max_yellow1 = 1;
 800209c:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <acceptTraffic2Red+0x38>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <acceptTraffic2Red+0x3c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	dc02      	bgt.n	80020ae <acceptTraffic2Red+0x1e>
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <acceptTraffic2Red+0x3c>)
 80020aa:	2201      	movs	r2, #1
 80020ac:	601a      	str	r2, [r3, #0]
	max_green1 = max_red2 - max_yellow1;
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <acceptTraffic2Red+0x38>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <acceptTraffic2Red+0x3c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <acceptTraffic2Red+0x40>)
 80020ba:	6013      	str	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	20000120 	.word	0x20000120
 80020c8:	2000001c 	.word	0x2000001c
 80020cc:	20000018 	.word	0x20000018
 80020d0:	20000014 	.word	0x20000014

080020d4 <acceptTraffic1Green>:

void acceptTraffic1Green(){
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
	max_green1 = counter;
 80020d8:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <acceptTraffic1Green+0x24>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a07      	ldr	r2, [pc, #28]	; (80020fc <acceptTraffic1Green+0x28>)
 80020de:	6013      	str	r3, [r2, #0]
	max_yellow1 = max_red2 - max_green1;
 80020e0:	4b07      	ldr	r3, [pc, #28]	; (8002100 <acceptTraffic1Green+0x2c>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <acceptTraffic1Green+0x28>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	4a06      	ldr	r2, [pc, #24]	; (8002104 <acceptTraffic1Green+0x30>)
 80020ec:	6013      	str	r3, [r2, #0]
}
 80020ee:	bf00      	nop
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000120 	.word	0x20000120
 80020fc:	20000014 	.word	0x20000014
 8002100:	2000001c 	.word	0x2000001c
 8002104:	20000018 	.word	0x20000018

08002108 <acceptTraffic2Green>:

void acceptTraffic2Green(){
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
	max_green2 = counter;
 800210c:	4b07      	ldr	r3, [pc, #28]	; (800212c <acceptTraffic2Green+0x24>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <acceptTraffic2Green+0x28>)
 8002112:	6013      	str	r3, [r2, #0]
	max_yellow2 = max_red1 - max_green2;
 8002114:	4b07      	ldr	r3, [pc, #28]	; (8002134 <acceptTraffic2Green+0x2c>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <acceptTraffic2Green+0x28>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	4a06      	ldr	r2, [pc, #24]	; (8002138 <acceptTraffic2Green+0x30>)
 8002120:	6013      	str	r3, [r2, #0]
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20000120 	.word	0x20000120
 8002130:	20000020 	.word	0x20000020
 8002134:	20000010 	.word	0x20000010
 8002138:	20000024 	.word	0x20000024

0800213c <acceptTraffic1Yellow>:

void acceptTraffic1Yellow(){
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
	max_yellow1 = counter;
 8002140:	4b07      	ldr	r3, [pc, #28]	; (8002160 <acceptTraffic1Yellow+0x24>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a07      	ldr	r2, [pc, #28]	; (8002164 <acceptTraffic1Yellow+0x28>)
 8002146:	6013      	str	r3, [r2, #0]
	max_green1 = max_red2 - max_yellow1;
 8002148:	4b07      	ldr	r3, [pc, #28]	; (8002168 <acceptTraffic1Yellow+0x2c>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <acceptTraffic1Yellow+0x28>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	4a06      	ldr	r2, [pc, #24]	; (800216c <acceptTraffic1Yellow+0x30>)
 8002154:	6013      	str	r3, [r2, #0]
}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	20000120 	.word	0x20000120
 8002164:	20000018 	.word	0x20000018
 8002168:	2000001c 	.word	0x2000001c
 800216c:	20000014 	.word	0x20000014

08002170 <acceptTraffic2Yellow>:

void acceptTraffic2Yellow(){
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
	max_yellow2 = counter;
 8002174:	4b07      	ldr	r3, [pc, #28]	; (8002194 <acceptTraffic2Yellow+0x24>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a07      	ldr	r2, [pc, #28]	; (8002198 <acceptTraffic2Yellow+0x28>)
 800217a:	6013      	str	r3, [r2, #0]
	max_green2 = max_red1 - max_yellow2;
 800217c:	4b07      	ldr	r3, [pc, #28]	; (800219c <acceptTraffic2Yellow+0x2c>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b05      	ldr	r3, [pc, #20]	; (8002198 <acceptTraffic2Yellow+0x28>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	4a06      	ldr	r2, [pc, #24]	; (80021a0 <acceptTraffic2Yellow+0x30>)
 8002188:	6013      	str	r3, [r2, #0]
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	20000120 	.word	0x20000120
 8002198:	20000024 	.word	0x20000024
 800219c:	20000010 	.word	0x20000010
 80021a0:	20000020 	.word	0x20000020

080021a4 <displayCounter>:

void displayCounter(){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	sprintf(str, "!7SEG:%d%d#\r\n", counter/10, counter%10);
 80021a8:	4b10      	ldr	r3, [pc, #64]	; (80021ec <displayCounter+0x48>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a10      	ldr	r2, [pc, #64]	; (80021f0 <displayCounter+0x4c>)
 80021ae:	fb82 1203 	smull	r1, r2, r2, r3
 80021b2:	1092      	asrs	r2, r2, #2
 80021b4:	17db      	asrs	r3, r3, #31
 80021b6:	1ad0      	subs	r0, r2, r3
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <displayCounter+0x48>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b0c      	ldr	r3, [pc, #48]	; (80021f0 <displayCounter+0x4c>)
 80021be:	fb83 1302 	smull	r1, r3, r3, r2
 80021c2:	1099      	asrs	r1, r3, #2
 80021c4:	17d3      	asrs	r3, r2, #31
 80021c6:	1ac9      	subs	r1, r1, r3
 80021c8:	460b      	mov	r3, r1
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	005b      	lsls	r3, r3, #1
 80021d0:	1ad1      	subs	r1, r2, r3
 80021d2:	460b      	mov	r3, r1
 80021d4:	4602      	mov	r2, r0
 80021d6:	4907      	ldr	r1, [pc, #28]	; (80021f4 <displayCounter+0x50>)
 80021d8:	4807      	ldr	r0, [pc, #28]	; (80021f8 <displayCounter+0x54>)
 80021da:	f002 fc0d 	bl	80049f8 <siprintf>
	HAL_UART_Transmit_IT(&huart2, (void*)str, 15);
 80021de:	220f      	movs	r2, #15
 80021e0:	4905      	ldr	r1, [pc, #20]	; (80021f8 <displayCounter+0x54>)
 80021e2:	4806      	ldr	r0, [pc, #24]	; (80021fc <displayCounter+0x58>)
 80021e4:	f001 ffe3 	bl	80041ae <HAL_UART_Transmit_IT>
}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000120 	.word	0x20000120
 80021f0:	66666667 	.word	0x66666667
 80021f4:	08005304 	.word	0x08005304
 80021f8:	20000124 	.word	0x20000124
 80021fc:	200001c0 	.word	0x200001c0

08002200 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002200:	480c      	ldr	r0, [pc, #48]	; (8002234 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002202:	490d      	ldr	r1, [pc, #52]	; (8002238 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002204:	4a0d      	ldr	r2, [pc, #52]	; (800223c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002206:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002208:	e002      	b.n	8002210 <LoopCopyDataInit>

0800220a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800220a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800220c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800220e:	3304      	adds	r3, #4

08002210 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002210:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002212:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002214:	d3f9      	bcc.n	800220a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002216:	4a0a      	ldr	r2, [pc, #40]	; (8002240 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002218:	4c0a      	ldr	r4, [pc, #40]	; (8002244 <LoopFillZerobss+0x22>)
  movs r3, #0
 800221a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800221c:	e001      	b.n	8002222 <LoopFillZerobss>

0800221e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800221e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002220:	3204      	adds	r2, #4

08002222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002222:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002224:	d3fb      	bcc.n	800221e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002226:	f7ff fd6f 	bl	8001d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800222a:	f002 fbb9 	bl	80049a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800222e:	f7ff fa3d 	bl	80016ac <main>
  bx lr
 8002232:	4770      	bx	lr
  ldr r0, =_sdata
 8002234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002238:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 800223c:	08005378 	.word	0x08005378
  ldr r2, =_sbss
 8002240:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8002244:	20000234 	.word	0x20000234

08002248 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002248:	e7fe      	b.n	8002248 <ADC1_2_IRQHandler>
	...

0800224c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_Init+0x28>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <HAL_Init+0x28>)
 8002256:	f043 0310 	orr.w	r3, r3, #16
 800225a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225c:	2003      	movs	r0, #3
 800225e:	f000 f923 	bl	80024a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002262:	200f      	movs	r0, #15
 8002264:	f000 f808 	bl	8002278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002268:	f7ff fbee 	bl	8001a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	40022000 	.word	0x40022000

08002278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002280:	4b12      	ldr	r3, [pc, #72]	; (80022cc <HAL_InitTick+0x54>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b12      	ldr	r3, [pc, #72]	; (80022d0 <HAL_InitTick+0x58>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	4619      	mov	r1, r3
 800228a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800228e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002292:	fbb2 f3f3 	udiv	r3, r2, r3
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f93b 	bl	8002512 <HAL_SYSTICK_Config>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00e      	b.n	80022c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b0f      	cmp	r3, #15
 80022aa:	d80a      	bhi.n	80022c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ac:	2200      	movs	r2, #0
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	f04f 30ff 	mov.w	r0, #4294967295
 80022b4:	f000 f903 	bl	80024be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b8:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <HAL_InitTick+0x5c>)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
 80022c0:	e000      	b.n	80022c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000028 	.word	0x20000028
 80022d0:	20000030 	.word	0x20000030
 80022d4:	2000002c 	.word	0x2000002c

080022d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <HAL_IncTick+0x1c>)
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	461a      	mov	r2, r3
 80022e2:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <HAL_IncTick+0x20>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4413      	add	r3, r2
 80022e8:	4a03      	ldr	r2, [pc, #12]	; (80022f8 <HAL_IncTick+0x20>)
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr
 80022f4:	20000030 	.word	0x20000030
 80022f8:	20000220 	.word	0x20000220

080022fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002300:	4b02      	ldr	r3, [pc, #8]	; (800230c <HAL_GetTick+0x10>)
 8002302:	681b      	ldr	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	bc80      	pop	{r7}
 800230a:	4770      	bx	lr
 800230c:	20000220 	.word	0x20000220

08002310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <__NVIC_SetPriorityGrouping+0x44>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002326:	68ba      	ldr	r2, [r7, #8]
 8002328:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800232c:	4013      	ands	r3, r2
 800232e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002338:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800233c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002342:	4a04      	ldr	r2, [pc, #16]	; (8002354 <__NVIC_SetPriorityGrouping+0x44>)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	60d3      	str	r3, [r2, #12]
}
 8002348:	bf00      	nop
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800235c:	4b04      	ldr	r3, [pc, #16]	; (8002370 <__NVIC_GetPriorityGrouping+0x18>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	0a1b      	lsrs	r3, r3, #8
 8002362:	f003 0307 	and.w	r3, r3, #7
}
 8002366:	4618      	mov	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	bc80      	pop	{r7}
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	e000ed00 	.word	0xe000ed00

08002374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	4603      	mov	r3, r0
 800237c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002382:	2b00      	cmp	r3, #0
 8002384:	db0b      	blt.n	800239e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	f003 021f 	and.w	r2, r3, #31
 800238c:	4906      	ldr	r1, [pc, #24]	; (80023a8 <__NVIC_EnableIRQ+0x34>)
 800238e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002392:	095b      	lsrs	r3, r3, #5
 8002394:	2001      	movs	r0, #1
 8002396:	fa00 f202 	lsl.w	r2, r0, r2
 800239a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr
 80023a8:	e000e100 	.word	0xe000e100

080023ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	6039      	str	r1, [r7, #0]
 80023b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	db0a      	blt.n	80023d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	490c      	ldr	r1, [pc, #48]	; (80023f8 <__NVIC_SetPriority+0x4c>)
 80023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ca:	0112      	lsls	r2, r2, #4
 80023cc:	b2d2      	uxtb	r2, r2
 80023ce:	440b      	add	r3, r1
 80023d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d4:	e00a      	b.n	80023ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4908      	ldr	r1, [pc, #32]	; (80023fc <__NVIC_SetPriority+0x50>)
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	f003 030f 	and.w	r3, r3, #15
 80023e2:	3b04      	subs	r3, #4
 80023e4:	0112      	lsls	r2, r2, #4
 80023e6:	b2d2      	uxtb	r2, r2
 80023e8:	440b      	add	r3, r1
 80023ea:	761a      	strb	r2, [r3, #24]
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	e000e100 	.word	0xe000e100
 80023fc:	e000ed00 	.word	0xe000ed00

08002400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002400:	b480      	push	{r7}
 8002402:	b089      	sub	sp, #36	; 0x24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	f1c3 0307 	rsb	r3, r3, #7
 800241a:	2b04      	cmp	r3, #4
 800241c:	bf28      	it	cs
 800241e:	2304      	movcs	r3, #4
 8002420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3304      	adds	r3, #4
 8002426:	2b06      	cmp	r3, #6
 8002428:	d902      	bls.n	8002430 <NVIC_EncodePriority+0x30>
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	3b03      	subs	r3, #3
 800242e:	e000      	b.n	8002432 <NVIC_EncodePriority+0x32>
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002434:	f04f 32ff 	mov.w	r2, #4294967295
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43da      	mvns	r2, r3
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	401a      	ands	r2, r3
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002448:	f04f 31ff 	mov.w	r1, #4294967295
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	fa01 f303 	lsl.w	r3, r1, r3
 8002452:	43d9      	mvns	r1, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002458:	4313      	orrs	r3, r2
         );
}
 800245a:	4618      	mov	r0, r3
 800245c:	3724      	adds	r7, #36	; 0x24
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3b01      	subs	r3, #1
 8002470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002474:	d301      	bcc.n	800247a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002476:	2301      	movs	r3, #1
 8002478:	e00f      	b.n	800249a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800247a:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <SysTick_Config+0x40>)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002482:	210f      	movs	r1, #15
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f7ff ff90 	bl	80023ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <SysTick_Config+0x40>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SysTick_Config+0x40>)
 8002494:	2207      	movs	r2, #7
 8002496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	e000e010 	.word	0xe000e010

080024a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff ff2d 	bl	8002310 <__NVIC_SetPriorityGrouping>
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024d0:	f7ff ff42 	bl	8002358 <__NVIC_GetPriorityGrouping>
 80024d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68b9      	ldr	r1, [r7, #8]
 80024da:	6978      	ldr	r0, [r7, #20]
 80024dc:	f7ff ff90 	bl	8002400 <NVIC_EncodePriority>
 80024e0:	4602      	mov	r2, r0
 80024e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff5f 	bl	80023ac <__NVIC_SetPriority>
}
 80024ee:	bf00      	nop
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff ff35 	bl	8002374 <__NVIC_EnableIRQ>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff ffa2 	bl	8002464 <SysTick_Config>
 8002520:	4603      	mov	r3, r0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800252a:	b480      	push	{r7}
 800252c:	b085      	sub	sp, #20
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002532:	2300      	movs	r3, #0
 8002534:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800253c:	2b02      	cmp	r3, #2
 800253e:	d008      	beq.n	8002552 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2204      	movs	r2, #4
 8002544:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e020      	b.n	8002594 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 020e 	bic.w	r2, r2, #14
 8002560:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 0201 	bic.w	r2, r2, #1
 8002570:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800257a:	2101      	movs	r1, #1
 800257c:	fa01 f202 	lsl.w	r2, r1, r2
 8002580:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002592:	7bfb      	ldrb	r3, [r7, #15]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	bc80      	pop	{r7}
 800259c:	4770      	bx	lr
	...

080025a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d005      	beq.n	80025c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2204      	movs	r2, #4
 80025ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
 80025c0:	e051      	b.n	8002666 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 020e 	bic.w	r2, r2, #14
 80025d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0201 	bic.w	r2, r2, #1
 80025e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a22      	ldr	r2, [pc, #136]	; (8002670 <HAL_DMA_Abort_IT+0xd0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d029      	beq.n	8002640 <HAL_DMA_Abort_IT+0xa0>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a20      	ldr	r2, [pc, #128]	; (8002674 <HAL_DMA_Abort_IT+0xd4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d022      	beq.n	800263c <HAL_DMA_Abort_IT+0x9c>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a1f      	ldr	r2, [pc, #124]	; (8002678 <HAL_DMA_Abort_IT+0xd8>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d01a      	beq.n	8002636 <HAL_DMA_Abort_IT+0x96>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a1d      	ldr	r2, [pc, #116]	; (800267c <HAL_DMA_Abort_IT+0xdc>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d012      	beq.n	8002630 <HAL_DMA_Abort_IT+0x90>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a1c      	ldr	r2, [pc, #112]	; (8002680 <HAL_DMA_Abort_IT+0xe0>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d00a      	beq.n	800262a <HAL_DMA_Abort_IT+0x8a>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a1a      	ldr	r2, [pc, #104]	; (8002684 <HAL_DMA_Abort_IT+0xe4>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d102      	bne.n	8002624 <HAL_DMA_Abort_IT+0x84>
 800261e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002622:	e00e      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 8002624:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002628:	e00b      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 800262a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800262e:	e008      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 8002630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002634:	e005      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 8002636:	f44f 7380 	mov.w	r3, #256	; 0x100
 800263a:	e002      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 800263c:	2310      	movs	r3, #16
 800263e:	e000      	b.n	8002642 <HAL_DMA_Abort_IT+0xa2>
 8002640:	2301      	movs	r3, #1
 8002642:	4a11      	ldr	r2, [pc, #68]	; (8002688 <HAL_DMA_Abort_IT+0xe8>)
 8002644:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	4798      	blx	r3
    } 
  }
  return status;
 8002666:	7bfb      	ldrb	r3, [r7, #15]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40020008 	.word	0x40020008
 8002674:	4002001c 	.word	0x4002001c
 8002678:	40020030 	.word	0x40020030
 800267c:	40020044 	.word	0x40020044
 8002680:	40020058 	.word	0x40020058
 8002684:	4002006c 	.word	0x4002006c
 8002688:	40020000 	.word	0x40020000

0800268c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800268c:	b480      	push	{r7}
 800268e:	b08b      	sub	sp, #44	; 0x2c
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002696:	2300      	movs	r3, #0
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800269a:	2300      	movs	r3, #0
 800269c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800269e:	e169      	b.n	8002974 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026a0:	2201      	movs	r2, #1
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	69fa      	ldr	r2, [r7, #28]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	f040 8158 	bne.w	800296e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	4a9a      	ldr	r2, [pc, #616]	; (800292c <HAL_GPIO_Init+0x2a0>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d05e      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
 80026c8:	4a98      	ldr	r2, [pc, #608]	; (800292c <HAL_GPIO_Init+0x2a0>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d875      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 80026ce:	4a98      	ldr	r2, [pc, #608]	; (8002930 <HAL_GPIO_Init+0x2a4>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d058      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
 80026d4:	4a96      	ldr	r2, [pc, #600]	; (8002930 <HAL_GPIO_Init+0x2a4>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d86f      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 80026da:	4a96      	ldr	r2, [pc, #600]	; (8002934 <HAL_GPIO_Init+0x2a8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d052      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
 80026e0:	4a94      	ldr	r2, [pc, #592]	; (8002934 <HAL_GPIO_Init+0x2a8>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d869      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 80026e6:	4a94      	ldr	r2, [pc, #592]	; (8002938 <HAL_GPIO_Init+0x2ac>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d04c      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
 80026ec:	4a92      	ldr	r2, [pc, #584]	; (8002938 <HAL_GPIO_Init+0x2ac>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d863      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 80026f2:	4a92      	ldr	r2, [pc, #584]	; (800293c <HAL_GPIO_Init+0x2b0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d046      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
 80026f8:	4a90      	ldr	r2, [pc, #576]	; (800293c <HAL_GPIO_Init+0x2b0>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d85d      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 80026fe:	2b12      	cmp	r3, #18
 8002700:	d82a      	bhi.n	8002758 <HAL_GPIO_Init+0xcc>
 8002702:	2b12      	cmp	r3, #18
 8002704:	d859      	bhi.n	80027ba <HAL_GPIO_Init+0x12e>
 8002706:	a201      	add	r2, pc, #4	; (adr r2, 800270c <HAL_GPIO_Init+0x80>)
 8002708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800270c:	08002787 	.word	0x08002787
 8002710:	08002761 	.word	0x08002761
 8002714:	08002773 	.word	0x08002773
 8002718:	080027b5 	.word	0x080027b5
 800271c:	080027bb 	.word	0x080027bb
 8002720:	080027bb 	.word	0x080027bb
 8002724:	080027bb 	.word	0x080027bb
 8002728:	080027bb 	.word	0x080027bb
 800272c:	080027bb 	.word	0x080027bb
 8002730:	080027bb 	.word	0x080027bb
 8002734:	080027bb 	.word	0x080027bb
 8002738:	080027bb 	.word	0x080027bb
 800273c:	080027bb 	.word	0x080027bb
 8002740:	080027bb 	.word	0x080027bb
 8002744:	080027bb 	.word	0x080027bb
 8002748:	080027bb 	.word	0x080027bb
 800274c:	080027bb 	.word	0x080027bb
 8002750:	08002769 	.word	0x08002769
 8002754:	0800277d 	.word	0x0800277d
 8002758:	4a79      	ldr	r2, [pc, #484]	; (8002940 <HAL_GPIO_Init+0x2b4>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d013      	beq.n	8002786 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800275e:	e02c      	b.n	80027ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	623b      	str	r3, [r7, #32]
          break;
 8002766:	e029      	b.n	80027bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	3304      	adds	r3, #4
 800276e:	623b      	str	r3, [r7, #32]
          break;
 8002770:	e024      	b.n	80027bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	3308      	adds	r3, #8
 8002778:	623b      	str	r3, [r7, #32]
          break;
 800277a:	e01f      	b.n	80027bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	330c      	adds	r3, #12
 8002782:	623b      	str	r3, [r7, #32]
          break;
 8002784:	e01a      	b.n	80027bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d102      	bne.n	8002794 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800278e:	2304      	movs	r3, #4
 8002790:	623b      	str	r3, [r7, #32]
          break;
 8002792:	e013      	b.n	80027bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d105      	bne.n	80027a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800279c:	2308      	movs	r3, #8
 800279e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69fa      	ldr	r2, [r7, #28]
 80027a4:	611a      	str	r2, [r3, #16]
          break;
 80027a6:	e009      	b.n	80027bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027a8:	2308      	movs	r3, #8
 80027aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	69fa      	ldr	r2, [r7, #28]
 80027b0:	615a      	str	r2, [r3, #20]
          break;
 80027b2:	e003      	b.n	80027bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027b4:	2300      	movs	r3, #0
 80027b6:	623b      	str	r3, [r7, #32]
          break;
 80027b8:	e000      	b.n	80027bc <HAL_GPIO_Init+0x130>
          break;
 80027ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2bff      	cmp	r3, #255	; 0xff
 80027c0:	d801      	bhi.n	80027c6 <HAL_GPIO_Init+0x13a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	e001      	b.n	80027ca <HAL_GPIO_Init+0x13e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3304      	adds	r3, #4
 80027ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	2bff      	cmp	r3, #255	; 0xff
 80027d0:	d802      	bhi.n	80027d8 <HAL_GPIO_Init+0x14c>
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	e002      	b.n	80027de <HAL_GPIO_Init+0x152>
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	3b08      	subs	r3, #8
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	210f      	movs	r1, #15
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	401a      	ands	r2, r3
 80027f0:	6a39      	ldr	r1, [r7, #32]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	fa01 f303 	lsl.w	r3, r1, r3
 80027f8:	431a      	orrs	r2, r3
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 80b1 	beq.w	800296e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800280c:	4b4d      	ldr	r3, [pc, #308]	; (8002944 <HAL_GPIO_Init+0x2b8>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	4a4c      	ldr	r2, [pc, #304]	; (8002944 <HAL_GPIO_Init+0x2b8>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6193      	str	r3, [r2, #24]
 8002818:	4b4a      	ldr	r3, [pc, #296]	; (8002944 <HAL_GPIO_Init+0x2b8>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002824:	4a48      	ldr	r2, [pc, #288]	; (8002948 <HAL_GPIO_Init+0x2bc>)
 8002826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002828:	089b      	lsrs	r3, r3, #2
 800282a:	3302      	adds	r3, #2
 800282c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002830:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	220f      	movs	r2, #15
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	4013      	ands	r3, r2
 8002846:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a40      	ldr	r2, [pc, #256]	; (800294c <HAL_GPIO_Init+0x2c0>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d013      	beq.n	8002878 <HAL_GPIO_Init+0x1ec>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a3f      	ldr	r2, [pc, #252]	; (8002950 <HAL_GPIO_Init+0x2c4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d00d      	beq.n	8002874 <HAL_GPIO_Init+0x1e8>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a3e      	ldr	r2, [pc, #248]	; (8002954 <HAL_GPIO_Init+0x2c8>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d007      	beq.n	8002870 <HAL_GPIO_Init+0x1e4>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a3d      	ldr	r2, [pc, #244]	; (8002958 <HAL_GPIO_Init+0x2cc>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_GPIO_Init+0x1e0>
 8002868:	2303      	movs	r3, #3
 800286a:	e006      	b.n	800287a <HAL_GPIO_Init+0x1ee>
 800286c:	2304      	movs	r3, #4
 800286e:	e004      	b.n	800287a <HAL_GPIO_Init+0x1ee>
 8002870:	2302      	movs	r3, #2
 8002872:	e002      	b.n	800287a <HAL_GPIO_Init+0x1ee>
 8002874:	2301      	movs	r3, #1
 8002876:	e000      	b.n	800287a <HAL_GPIO_Init+0x1ee>
 8002878:	2300      	movs	r3, #0
 800287a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800287c:	f002 0203 	and.w	r2, r2, #3
 8002880:	0092      	lsls	r2, r2, #2
 8002882:	4093      	lsls	r3, r2
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	4313      	orrs	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800288a:	492f      	ldr	r1, [pc, #188]	; (8002948 <HAL_GPIO_Init+0x2bc>)
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	3302      	adds	r3, #2
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d006      	beq.n	80028b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028a4:	4b2d      	ldr	r3, [pc, #180]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	492c      	ldr	r1, [pc, #176]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	600b      	str	r3, [r1, #0]
 80028b0:	e006      	b.n	80028c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028b2:	4b2a      	ldr	r3, [pc, #168]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	43db      	mvns	r3, r3
 80028ba:	4928      	ldr	r1, [pc, #160]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028bc:	4013      	ands	r3, r2
 80028be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d006      	beq.n	80028da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028cc:	4b23      	ldr	r3, [pc, #140]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	4922      	ldr	r1, [pc, #136]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	604b      	str	r3, [r1, #4]
 80028d8:	e006      	b.n	80028e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028da:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	43db      	mvns	r3, r3
 80028e2:	491e      	ldr	r1, [pc, #120]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d006      	beq.n	8002902 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028f4:	4b19      	ldr	r3, [pc, #100]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	4918      	ldr	r1, [pc, #96]	; (800295c <HAL_GPIO_Init+0x2d0>)
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	608b      	str	r3, [r1, #8]
 8002900:	e006      	b.n	8002910 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002902:	4b16      	ldr	r3, [pc, #88]	; (800295c <HAL_GPIO_Init+0x2d0>)
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	43db      	mvns	r3, r3
 800290a:	4914      	ldr	r1, [pc, #80]	; (800295c <HAL_GPIO_Init+0x2d0>)
 800290c:	4013      	ands	r3, r2
 800290e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d021      	beq.n	8002960 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800291c:	4b0f      	ldr	r3, [pc, #60]	; (800295c <HAL_GPIO_Init+0x2d0>)
 800291e:	68da      	ldr	r2, [r3, #12]
 8002920:	490e      	ldr	r1, [pc, #56]	; (800295c <HAL_GPIO_Init+0x2d0>)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	4313      	orrs	r3, r2
 8002926:	60cb      	str	r3, [r1, #12]
 8002928:	e021      	b.n	800296e <HAL_GPIO_Init+0x2e2>
 800292a:	bf00      	nop
 800292c:	10320000 	.word	0x10320000
 8002930:	10310000 	.word	0x10310000
 8002934:	10220000 	.word	0x10220000
 8002938:	10210000 	.word	0x10210000
 800293c:	10120000 	.word	0x10120000
 8002940:	10110000 	.word	0x10110000
 8002944:	40021000 	.word	0x40021000
 8002948:	40010000 	.word	0x40010000
 800294c:	40010800 	.word	0x40010800
 8002950:	40010c00 	.word	0x40010c00
 8002954:	40011000 	.word	0x40011000
 8002958:	40011400 	.word	0x40011400
 800295c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_GPIO_Init+0x304>)
 8002962:	68da      	ldr	r2, [r3, #12]
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	43db      	mvns	r3, r3
 8002968:	4909      	ldr	r1, [pc, #36]	; (8002990 <HAL_GPIO_Init+0x304>)
 800296a:	4013      	ands	r3, r2
 800296c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	3301      	adds	r3, #1
 8002972:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	fa22 f303 	lsr.w	r3, r2, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	f47f ae8e 	bne.w	80026a0 <HAL_GPIO_Init+0x14>
  }
}
 8002984:	bf00      	nop
 8002986:	bf00      	nop
 8002988:	372c      	adds	r7, #44	; 0x2c
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr
 8002990:	40010400 	.word	0x40010400

08002994 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	460b      	mov	r3, r1
 800299e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	887b      	ldrh	r3, [r7, #2]
 80029a6:	4013      	ands	r3, r2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d002      	beq.n	80029b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029ac:	2301      	movs	r3, #1
 80029ae:	73fb      	strb	r3, [r7, #15]
 80029b0:	e001      	b.n	80029b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029b2:	2300      	movs	r3, #0
 80029b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	bc80      	pop	{r7}
 80029c0:	4770      	bx	lr

080029c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c2:	b480      	push	{r7}
 80029c4:	b083      	sub	sp, #12
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
 80029ca:	460b      	mov	r3, r1
 80029cc:	807b      	strh	r3, [r7, #2]
 80029ce:	4613      	mov	r3, r2
 80029d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029d2:	787b      	ldrb	r3, [r7, #1]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d8:	887a      	ldrh	r2, [r7, #2]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029de:	e003      	b.n	80029e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029e0:	887b      	ldrh	r3, [r7, #2]
 80029e2:	041a      	lsls	r2, r3, #16
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	611a      	str	r2, [r3, #16]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr

080029f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b085      	sub	sp, #20
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
 80029fa:	460b      	mov	r3, r1
 80029fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a04:	887a      	ldrh	r2, [r7, #2]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	041a      	lsls	r2, r3, #16
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	43d9      	mvns	r1, r3
 8002a10:	887b      	ldrh	r3, [r7, #2]
 8002a12:	400b      	ands	r3, r1
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	611a      	str	r2, [r3, #16]
}
 8002a1a:	bf00      	nop
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr

08002a24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e272      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 8087 	beq.w	8002b52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a44:	4b92      	ldr	r3, [pc, #584]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 030c 	and.w	r3, r3, #12
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d00c      	beq.n	8002a6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a50:	4b8f      	ldr	r3, [pc, #572]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d112      	bne.n	8002a82 <HAL_RCC_OscConfig+0x5e>
 8002a5c:	4b8c      	ldr	r3, [pc, #560]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a68:	d10b      	bne.n	8002a82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6a:	4b89      	ldr	r3, [pc, #548]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d06c      	beq.n	8002b50 <HAL_RCC_OscConfig+0x12c>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d168      	bne.n	8002b50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e24c      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x76>
 8002a8c:	4b80      	ldr	r3, [pc, #512]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a7f      	ldr	r2, [pc, #508]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	e02e      	b.n	8002af8 <HAL_RCC_OscConfig+0xd4>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0x98>
 8002aa2:	4b7b      	ldr	r3, [pc, #492]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a7a      	ldr	r2, [pc, #488]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002aa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aac:	6013      	str	r3, [r2, #0]
 8002aae:	4b78      	ldr	r3, [pc, #480]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a77      	ldr	r2, [pc, #476]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e01d      	b.n	8002af8 <HAL_RCC_OscConfig+0xd4>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0xbc>
 8002ac6:	4b72      	ldr	r3, [pc, #456]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a71      	ldr	r2, [pc, #452]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002acc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	4b6f      	ldr	r3, [pc, #444]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a6e      	ldr	r2, [pc, #440]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0xd4>
 8002ae0:	4b6b      	ldr	r3, [pc, #428]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a6a      	ldr	r2, [pc, #424]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	4b68      	ldr	r3, [pc, #416]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a67      	ldr	r2, [pc, #412]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002af2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002af6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d013      	beq.n	8002b28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b00:	f7ff fbfc 	bl	80022fc <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b08:	f7ff fbf8 	bl	80022fc <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b64      	cmp	r3, #100	; 0x64
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e200      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1a:	4b5d      	ldr	r3, [pc, #372]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0xe4>
 8002b26:	e014      	b.n	8002b52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b28:	f7ff fbe8 	bl	80022fc <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b30:	f7ff fbe4 	bl	80022fc <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b64      	cmp	r3, #100	; 0x64
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e1ec      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b42:	4b53      	ldr	r3, [pc, #332]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f0      	bne.n	8002b30 <HAL_RCC_OscConfig+0x10c>
 8002b4e:	e000      	b.n	8002b52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d063      	beq.n	8002c26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b5e:	4b4c      	ldr	r3, [pc, #304]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f003 030c 	and.w	r3, r3, #12
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00b      	beq.n	8002b82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b6a:	4b49      	ldr	r3, [pc, #292]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d11c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x18c>
 8002b76:	4b46      	ldr	r3, [pc, #280]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d116      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b82:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_RCC_OscConfig+0x176>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d001      	beq.n	8002b9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e1c0      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9a:	4b3d      	ldr	r3, [pc, #244]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4939      	ldr	r1, [pc, #228]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	e03a      	b.n	8002c26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb8:	4b36      	ldr	r3, [pc, #216]	; (8002c94 <HAL_RCC_OscConfig+0x270>)
 8002bba:	2201      	movs	r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbe:	f7ff fb9d 	bl	80022fc <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7ff fb99 	bl	80022fc <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1a1      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd8:	4b2d      	ldr	r3, [pc, #180]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	4b2a      	ldr	r3, [pc, #168]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4927      	ldr	r1, [pc, #156]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	600b      	str	r3, [r1, #0]
 8002bf8:	e015      	b.n	8002c26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bfa:	4b26      	ldr	r3, [pc, #152]	; (8002c94 <HAL_RCC_OscConfig+0x270>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c00:	f7ff fb7c 	bl	80022fc <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c08:	f7ff fb78 	bl	80022fc <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e180      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1a:	4b1d      	ldr	r3, [pc, #116]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d03a      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d019      	beq.n	8002c6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3a:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <HAL_RCC_OscConfig+0x274>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c40:	f7ff fb5c 	bl	80022fc <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c48:	f7ff fb58 	bl	80022fc <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e160      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c66:	2001      	movs	r0, #1
 8002c68:	f000 fad8 	bl	800321c <RCC_Delay>
 8002c6c:	e01c      	b.n	8002ca8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <HAL_RCC_OscConfig+0x274>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c74:	f7ff fb42 	bl	80022fc <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c7a:	e00f      	b.n	8002c9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c7c:	f7ff fb3e 	bl	80022fc <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d908      	bls.n	8002c9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e146      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000
 8002c94:	42420000 	.word	0x42420000
 8002c98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c9c:	4b92      	ldr	r3, [pc, #584]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1e9      	bne.n	8002c7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f000 80a6 	beq.w	8002e02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cba:	4b8b      	ldr	r3, [pc, #556]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10d      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cc6:	4b88      	ldr	r3, [pc, #544]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	4a87      	ldr	r2, [pc, #540]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002ccc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cd0:	61d3      	str	r3, [r2, #28]
 8002cd2:	4b85      	ldr	r3, [pc, #532]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cda:	60bb      	str	r3, [r7, #8]
 8002cdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce2:	4b82      	ldr	r3, [pc, #520]	; (8002eec <HAL_RCC_OscConfig+0x4c8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d118      	bne.n	8002d20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cee:	4b7f      	ldr	r3, [pc, #508]	; (8002eec <HAL_RCC_OscConfig+0x4c8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a7e      	ldr	r2, [pc, #504]	; (8002eec <HAL_RCC_OscConfig+0x4c8>)
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cfa:	f7ff faff 	bl	80022fc <HAL_GetTick>
 8002cfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d00:	e008      	b.n	8002d14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d02:	f7ff fafb 	bl	80022fc <HAL_GetTick>
 8002d06:	4602      	mov	r2, r0
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	1ad3      	subs	r3, r2, r3
 8002d0c:	2b64      	cmp	r3, #100	; 0x64
 8002d0e:	d901      	bls.n	8002d14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d10:	2303      	movs	r3, #3
 8002d12:	e103      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d14:	4b75      	ldr	r3, [pc, #468]	; (8002eec <HAL_RCC_OscConfig+0x4c8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f0      	beq.n	8002d02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d106      	bne.n	8002d36 <HAL_RCC_OscConfig+0x312>
 8002d28:	4b6f      	ldr	r3, [pc, #444]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	4a6e      	ldr	r2, [pc, #440]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d2e:	f043 0301 	orr.w	r3, r3, #1
 8002d32:	6213      	str	r3, [r2, #32]
 8002d34:	e02d      	b.n	8002d92 <HAL_RCC_OscConfig+0x36e>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10c      	bne.n	8002d58 <HAL_RCC_OscConfig+0x334>
 8002d3e:	4b6a      	ldr	r3, [pc, #424]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	4a69      	ldr	r2, [pc, #420]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d44:	f023 0301 	bic.w	r3, r3, #1
 8002d48:	6213      	str	r3, [r2, #32]
 8002d4a:	4b67      	ldr	r3, [pc, #412]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4a66      	ldr	r2, [pc, #408]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d50:	f023 0304 	bic.w	r3, r3, #4
 8002d54:	6213      	str	r3, [r2, #32]
 8002d56:	e01c      	b.n	8002d92 <HAL_RCC_OscConfig+0x36e>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	2b05      	cmp	r3, #5
 8002d5e:	d10c      	bne.n	8002d7a <HAL_RCC_OscConfig+0x356>
 8002d60:	4b61      	ldr	r3, [pc, #388]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	4a60      	ldr	r2, [pc, #384]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d66:	f043 0304 	orr.w	r3, r3, #4
 8002d6a:	6213      	str	r3, [r2, #32]
 8002d6c:	4b5e      	ldr	r3, [pc, #376]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	4a5d      	ldr	r2, [pc, #372]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d72:	f043 0301 	orr.w	r3, r3, #1
 8002d76:	6213      	str	r3, [r2, #32]
 8002d78:	e00b      	b.n	8002d92 <HAL_RCC_OscConfig+0x36e>
 8002d7a:	4b5b      	ldr	r3, [pc, #364]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	4a5a      	ldr	r2, [pc, #360]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d80:	f023 0301 	bic.w	r3, r3, #1
 8002d84:	6213      	str	r3, [r2, #32]
 8002d86:	4b58      	ldr	r3, [pc, #352]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4a57      	ldr	r2, [pc, #348]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002d8c:	f023 0304 	bic.w	r3, r3, #4
 8002d90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d015      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d9a:	f7ff faaf 	bl	80022fc <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da0:	e00a      	b.n	8002db8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da2:	f7ff faab 	bl	80022fc <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d901      	bls.n	8002db8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002db4:	2303      	movs	r3, #3
 8002db6:	e0b1      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db8:	4b4b      	ldr	r3, [pc, #300]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	f003 0302 	and.w	r3, r3, #2
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d0ee      	beq.n	8002da2 <HAL_RCC_OscConfig+0x37e>
 8002dc4:	e014      	b.n	8002df0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc6:	f7ff fa99 	bl	80022fc <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dce:	f7ff fa95 	bl	80022fc <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e09b      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002de4:	4b40      	ldr	r3, [pc, #256]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1ee      	bne.n	8002dce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002df0:	7dfb      	ldrb	r3, [r7, #23]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d105      	bne.n	8002e02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df6:	4b3c      	ldr	r3, [pc, #240]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	4a3b      	ldr	r2, [pc, #236]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f000 8087 	beq.w	8002f1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e0c:	4b36      	ldr	r3, [pc, #216]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d061      	beq.n	8002edc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	69db      	ldr	r3, [r3, #28]
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d146      	bne.n	8002eae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e20:	4b33      	ldr	r3, [pc, #204]	; (8002ef0 <HAL_RCC_OscConfig+0x4cc>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e26:	f7ff fa69 	bl	80022fc <HAL_GetTick>
 8002e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7ff fa65 	bl	80022fc <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e06d      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e40:	4b29      	ldr	r3, [pc, #164]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f0      	bne.n	8002e2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e54:	d108      	bne.n	8002e68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e56:	4b24      	ldr	r3, [pc, #144]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	4921      	ldr	r1, [pc, #132]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e68:	4b1f      	ldr	r3, [pc, #124]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a19      	ldr	r1, [r3, #32]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e78:	430b      	orrs	r3, r1
 8002e7a:	491b      	ldr	r1, [pc, #108]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e80:	4b1b      	ldr	r3, [pc, #108]	; (8002ef0 <HAL_RCC_OscConfig+0x4cc>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e86:	f7ff fa39 	bl	80022fc <HAL_GetTick>
 8002e8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e8c:	e008      	b.n	8002ea0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8e:	f7ff fa35 	bl	80022fc <HAL_GetTick>
 8002e92:	4602      	mov	r2, r0
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e03d      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ea0:	4b11      	ldr	r3, [pc, #68]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d0f0      	beq.n	8002e8e <HAL_RCC_OscConfig+0x46a>
 8002eac:	e035      	b.n	8002f1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eae:	4b10      	ldr	r3, [pc, #64]	; (8002ef0 <HAL_RCC_OscConfig+0x4cc>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb4:	f7ff fa22 	bl	80022fc <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ebc:	f7ff fa1e 	bl	80022fc <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e026      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ece:	4b06      	ldr	r3, [pc, #24]	; (8002ee8 <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1f0      	bne.n	8002ebc <HAL_RCC_OscConfig+0x498>
 8002eda:	e01e      	b.n	8002f1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e019      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	40007000 	.word	0x40007000
 8002ef0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_RCC_OscConfig+0x500>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d106      	bne.n	8002f16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40021000 	.word	0x40021000

08002f28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d101      	bne.n	8002f3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e0d0      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f3c:	4b6a      	ldr	r3, [pc, #424]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	683a      	ldr	r2, [r7, #0]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d910      	bls.n	8002f6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4a:	4b67      	ldr	r3, [pc, #412]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f023 0207 	bic.w	r2, r3, #7
 8002f52:	4965      	ldr	r1, [pc, #404]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f5a:	4b63      	ldr	r3, [pc, #396]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d001      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0b8      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d020      	beq.n	8002fba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f84:	4b59      	ldr	r3, [pc, #356]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4a58      	ldr	r2, [pc, #352]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f9c:	4b53      	ldr	r3, [pc, #332]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4a52      	ldr	r2, [pc, #328]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002fa2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fa6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa8:	4b50      	ldr	r3, [pc, #320]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	494d      	ldr	r1, [pc, #308]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d040      	beq.n	8003048 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d107      	bne.n	8002fde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	4b47      	ldr	r3, [pc, #284]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d115      	bne.n	8003006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e07f      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d107      	bne.n	8002ff6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe6:	4b41      	ldr	r3, [pc, #260]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d109      	bne.n	8003006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e073      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff6:	4b3d      	ldr	r3, [pc, #244]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e06b      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003006:	4b39      	ldr	r3, [pc, #228]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f023 0203 	bic.w	r2, r3, #3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4936      	ldr	r1, [pc, #216]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003014:	4313      	orrs	r3, r2
 8003016:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003018:	f7ff f970 	bl	80022fc <HAL_GetTick>
 800301c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301e:	e00a      	b.n	8003036 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003020:	f7ff f96c 	bl	80022fc <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	; 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e053      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003036:	4b2d      	ldr	r3, [pc, #180]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f003 020c 	and.w	r2, r3, #12
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	429a      	cmp	r2, r3
 8003046:	d1eb      	bne.n	8003020 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003048:	4b27      	ldr	r3, [pc, #156]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	429a      	cmp	r2, r3
 8003054:	d210      	bcs.n	8003078 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f023 0207 	bic.w	r2, r3, #7
 800305e:	4922      	ldr	r1, [pc, #136]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	4313      	orrs	r3, r2
 8003064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003066:	4b20      	ldr	r3, [pc, #128]	; (80030e8 <HAL_RCC_ClockConfig+0x1c0>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	429a      	cmp	r2, r3
 8003072:	d001      	beq.n	8003078 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e032      	b.n	80030de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b00      	cmp	r3, #0
 8003082:	d008      	beq.n	8003096 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003084:	4b19      	ldr	r3, [pc, #100]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	4916      	ldr	r1, [pc, #88]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 8003092:	4313      	orrs	r3, r2
 8003094:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d009      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030a2:	4b12      	ldr	r3, [pc, #72]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	490e      	ldr	r1, [pc, #56]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030b6:	f000 f821 	bl	80030fc <HAL_RCC_GetSysClockFreq>
 80030ba:	4602      	mov	r2, r0
 80030bc:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <HAL_RCC_ClockConfig+0x1c4>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	091b      	lsrs	r3, r3, #4
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	490a      	ldr	r1, [pc, #40]	; (80030f0 <HAL_RCC_ClockConfig+0x1c8>)
 80030c8:	5ccb      	ldrb	r3, [r1, r3]
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	4a09      	ldr	r2, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1cc>)
 80030d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030d2:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <HAL_RCC_ClockConfig+0x1d0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff f8ce 	bl	8002278 <HAL_InitTick>

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40022000 	.word	0x40022000
 80030ec:	40021000 	.word	0x40021000
 80030f0:	08005324 	.word	0x08005324
 80030f4:	20000028 	.word	0x20000028
 80030f8:	2000002c 	.word	0x2000002c

080030fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030fc:	b490      	push	{r4, r7}
 80030fe:	b08a      	sub	sp, #40	; 0x28
 8003100:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003102:	4b29      	ldr	r3, [pc, #164]	; (80031a8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003104:	1d3c      	adds	r4, r7, #4
 8003106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003108:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800310c:	f240 2301 	movw	r3, #513	; 0x201
 8003110:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003112:	2300      	movs	r3, #0
 8003114:	61fb      	str	r3, [r7, #28]
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
 800311a:	2300      	movs	r3, #0
 800311c:	627b      	str	r3, [r7, #36]	; 0x24
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003122:	2300      	movs	r3, #0
 8003124:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003126:	4b21      	ldr	r3, [pc, #132]	; (80031ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	f003 030c 	and.w	r3, r3, #12
 8003132:	2b04      	cmp	r3, #4
 8003134:	d002      	beq.n	800313c <HAL_RCC_GetSysClockFreq+0x40>
 8003136:	2b08      	cmp	r3, #8
 8003138:	d003      	beq.n	8003142 <HAL_RCC_GetSysClockFreq+0x46>
 800313a:	e02b      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800313c:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800313e:	623b      	str	r3, [r7, #32]
      break;
 8003140:	e02b      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	0c9b      	lsrs	r3, r3, #18
 8003146:	f003 030f 	and.w	r3, r3, #15
 800314a:	3328      	adds	r3, #40	; 0x28
 800314c:	443b      	add	r3, r7
 800314e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003152:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d012      	beq.n	8003184 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800315e:	4b13      	ldr	r3, [pc, #76]	; (80031ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	0c5b      	lsrs	r3, r3, #17
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	3328      	adds	r3, #40	; 0x28
 800316a:	443b      	add	r3, r7
 800316c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003170:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	4a0e      	ldr	r2, [pc, #56]	; (80031b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003176:	fb03 f202 	mul.w	r2, r3, r2
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
 8003182:	e004      	b.n	800318e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	4a0b      	ldr	r2, [pc, #44]	; (80031b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	623b      	str	r3, [r7, #32]
      break;
 8003192:	e002      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003196:	623b      	str	r3, [r7, #32]
      break;
 8003198:	bf00      	nop
    }
  }
  return sysclockfreq;
 800319a:	6a3b      	ldr	r3, [r7, #32]
}
 800319c:	4618      	mov	r0, r3
 800319e:	3728      	adds	r7, #40	; 0x28
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc90      	pop	{r4, r7}
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	08005314 	.word	0x08005314
 80031ac:	40021000 	.word	0x40021000
 80031b0:	007a1200 	.word	0x007a1200
 80031b4:	003d0900 	.word	0x003d0900

080031b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031bc:	4b02      	ldr	r3, [pc, #8]	; (80031c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80031be:	681b      	ldr	r3, [r3, #0]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bc80      	pop	{r7}
 80031c6:	4770      	bx	lr
 80031c8:	20000028 	.word	0x20000028

080031cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031d0:	f7ff fff2 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 80031d4:	4602      	mov	r2, r0
 80031d6:	4b05      	ldr	r3, [pc, #20]	; (80031ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	0a1b      	lsrs	r3, r3, #8
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	4903      	ldr	r1, [pc, #12]	; (80031f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031e2:	5ccb      	ldrb	r3, [r1, r3]
 80031e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40021000 	.word	0x40021000
 80031f0:	08005334 	.word	0x08005334

080031f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031f8:	f7ff ffde 	bl	80031b8 <HAL_RCC_GetHCLKFreq>
 80031fc:	4602      	mov	r2, r0
 80031fe:	4b05      	ldr	r3, [pc, #20]	; (8003214 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	0adb      	lsrs	r3, r3, #11
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	4903      	ldr	r1, [pc, #12]	; (8003218 <HAL_RCC_GetPCLK2Freq+0x24>)
 800320a:	5ccb      	ldrb	r3, [r1, r3]
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40021000 	.word	0x40021000
 8003218:	08005334 	.word	0x08005334

0800321c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <RCC_Delay+0x34>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a0a      	ldr	r2, [pc, #40]	; (8003254 <RCC_Delay+0x38>)
 800322a:	fba2 2303 	umull	r2, r3, r2, r3
 800322e:	0a5b      	lsrs	r3, r3, #9
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	fb02 f303 	mul.w	r3, r2, r3
 8003236:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003238:	bf00      	nop
  }
  while (Delay --);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	1e5a      	subs	r2, r3, #1
 800323e:	60fa      	str	r2, [r7, #12]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1f9      	bne.n	8003238 <RCC_Delay+0x1c>
}
 8003244:	bf00      	nop
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	bc80      	pop	{r7}
 800324e:	4770      	bx	lr
 8003250:	20000028 	.word	0x20000028
 8003254:	10624dd3 	.word	0x10624dd3

08003258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e041      	b.n	80032ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	d106      	bne.n	8003284 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7fe fc14 	bl	8001aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2202      	movs	r2, #2
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3304      	adds	r3, #4
 8003294:	4619      	mov	r1, r3
 8003296:	4610      	mov	r0, r2
 8003298:	f000 fc28 	bl	8003aec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3708      	adds	r7, #8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
	...

080032f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b01      	cmp	r3, #1
 800330a:	d001      	beq.n	8003310 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e03a      	b.n	8003386 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2202      	movs	r2, #2
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f042 0201 	orr.w	r2, r2, #1
 8003326:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a18      	ldr	r2, [pc, #96]	; (8003390 <HAL_TIM_Base_Start_IT+0x98>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00e      	beq.n	8003350 <HAL_TIM_Base_Start_IT+0x58>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800333a:	d009      	beq.n	8003350 <HAL_TIM_Base_Start_IT+0x58>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a14      	ldr	r2, [pc, #80]	; (8003394 <HAL_TIM_Base_Start_IT+0x9c>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d004      	beq.n	8003350 <HAL_TIM_Base_Start_IT+0x58>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a13      	ldr	r2, [pc, #76]	; (8003398 <HAL_TIM_Base_Start_IT+0xa0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d111      	bne.n	8003374 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b06      	cmp	r3, #6
 8003360:	d010      	beq.n	8003384 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f042 0201 	orr.w	r2, r2, #1
 8003370:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003372:	e007      	b.n	8003384 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f042 0201 	orr.w	r2, r2, #1
 8003382:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	bc80      	pop	{r7}
 800338e:	4770      	bx	lr
 8003390:	40012c00 	.word	0x40012c00
 8003394:	40000400 	.word	0x40000400
 8003398:	40000800 	.word	0x40000800

0800339c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e041      	b.n	8003432 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d106      	bne.n	80033c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 f839 	bl	800343a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2202      	movs	r2, #2
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3304      	adds	r3, #4
 80033d8:	4619      	mov	r1, r3
 80033da:	4610      	mov	r0, r2
 80033dc:	f000 fb86 	bl	8003aec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800343a:	b480      	push	{r7}
 800343c:	b083      	sub	sp, #12
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	bc80      	pop	{r7}
 800344a:	4770      	bx	lr

0800344c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d109      	bne.n	8003470 <HAL_TIM_PWM_Start+0x24>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	bf14      	ite	ne
 8003468:	2301      	movne	r3, #1
 800346a:	2300      	moveq	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	e022      	b.n	80034b6 <HAL_TIM_PWM_Start+0x6a>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	2b04      	cmp	r3, #4
 8003474:	d109      	bne.n	800348a <HAL_TIM_PWM_Start+0x3e>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	bf14      	ite	ne
 8003482:	2301      	movne	r3, #1
 8003484:	2300      	moveq	r3, #0
 8003486:	b2db      	uxtb	r3, r3
 8003488:	e015      	b.n	80034b6 <HAL_TIM_PWM_Start+0x6a>
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	2b08      	cmp	r3, #8
 800348e:	d109      	bne.n	80034a4 <HAL_TIM_PWM_Start+0x58>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b01      	cmp	r3, #1
 800349a:	bf14      	ite	ne
 800349c:	2301      	movne	r3, #1
 800349e:	2300      	moveq	r3, #0
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	e008      	b.n	80034b6 <HAL_TIM_PWM_Start+0x6a>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e05e      	b.n	800357c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d104      	bne.n	80034ce <HAL_TIM_PWM_Start+0x82>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2202      	movs	r2, #2
 80034c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034cc:	e013      	b.n	80034f6 <HAL_TIM_PWM_Start+0xaa>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	2b04      	cmp	r3, #4
 80034d2:	d104      	bne.n	80034de <HAL_TIM_PWM_Start+0x92>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2202      	movs	r2, #2
 80034d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034dc:	e00b      	b.n	80034f6 <HAL_TIM_PWM_Start+0xaa>
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d104      	bne.n	80034ee <HAL_TIM_PWM_Start+0xa2>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2202      	movs	r2, #2
 80034e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034ec:	e003      	b.n	80034f6 <HAL_TIM_PWM_Start+0xaa>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2202      	movs	r2, #2
 80034f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2201      	movs	r2, #1
 80034fc:	6839      	ldr	r1, [r7, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 fd74 	bl	8003fec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a1e      	ldr	r2, [pc, #120]	; (8003584 <HAL_TIM_PWM_Start+0x138>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d107      	bne.n	800351e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800351c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a18      	ldr	r2, [pc, #96]	; (8003584 <HAL_TIM_PWM_Start+0x138>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00e      	beq.n	8003546 <HAL_TIM_PWM_Start+0xfa>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003530:	d009      	beq.n	8003546 <HAL_TIM_PWM_Start+0xfa>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a14      	ldr	r2, [pc, #80]	; (8003588 <HAL_TIM_PWM_Start+0x13c>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d004      	beq.n	8003546 <HAL_TIM_PWM_Start+0xfa>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a12      	ldr	r2, [pc, #72]	; (800358c <HAL_TIM_PWM_Start+0x140>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d111      	bne.n	800356a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 0307 	and.w	r3, r3, #7
 8003550:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2b06      	cmp	r3, #6
 8003556:	d010      	beq.n	800357a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 0201 	orr.w	r2, r2, #1
 8003566:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003568:	e007      	b.n	800357a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40012c00 	.word	0x40012c00
 8003588:	40000400 	.word	0x40000400
 800358c:	40000800 	.word	0x40000800

08003590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d122      	bne.n	80035ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d11b      	bne.n	80035ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f06f 0202 	mvn.w	r2, #2
 80035bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 fa6f 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
 80035d8:	e005      	b.n	80035e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fa62 	bl	8003aa4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fa71 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d122      	bne.n	8003640 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b04      	cmp	r3, #4
 8003606:	d11b      	bne.n	8003640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f06f 0204 	mvn.w	r2, #4
 8003610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2202      	movs	r2, #2
 8003616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fa45 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
 800362c:	e005      	b.n	800363a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 fa38 	bl	8003aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 fa47 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	691b      	ldr	r3, [r3, #16]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b08      	cmp	r3, #8
 800364c:	d122      	bne.n	8003694 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	2b08      	cmp	r3, #8
 800365a:	d11b      	bne.n	8003694 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f06f 0208 	mvn.w	r2, #8
 8003664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2204      	movs	r2, #4
 800366a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	f003 0303 	and.w	r3, r3, #3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 fa1b 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
 8003680:	e005      	b.n	800368e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fa0e 	bl	8003aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fa1d 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	f003 0310 	and.w	r3, r3, #16
 800369e:	2b10      	cmp	r3, #16
 80036a0:	d122      	bne.n	80036e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d11b      	bne.n	80036e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f06f 0210 	mvn.w	r2, #16
 80036b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2208      	movs	r2, #8
 80036be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f9f1 	bl	8003ab6 <HAL_TIM_IC_CaptureCallback>
 80036d4:	e005      	b.n	80036e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f9e4 	bl	8003aa4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f9f3 	bl	8003ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d10e      	bne.n	8003714 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d107      	bne.n	8003714 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f06f 0201 	mvn.w	r2, #1
 800370c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f7fe fb7a 	bl	8001e08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800371e:	2b80      	cmp	r3, #128	; 0x80
 8003720:	d10e      	bne.n	8003740 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372c:	2b80      	cmp	r3, #128	; 0x80
 800372e:	d107      	bne.n	8003740 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 fce1 	bl	8004102 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374a:	2b40      	cmp	r3, #64	; 0x40
 800374c:	d10e      	bne.n	800376c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003758:	2b40      	cmp	r3, #64	; 0x40
 800375a:	d107      	bne.n	800376c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f9b7 	bl	8003ada <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b20      	cmp	r3, #32
 8003778:	d10e      	bne.n	8003798 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	f003 0320 	and.w	r3, r3, #32
 8003784:	2b20      	cmp	r3, #32
 8003786:	d107      	bne.n	8003798 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f06f 0220 	mvn.w	r2, #32
 8003790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 fcac 	bl	80040f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003798:	bf00      	nop
 800379a:	3708      	adds	r7, #8
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d101      	bne.n	80037ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80037b6:	2302      	movs	r3, #2
 80037b8:	e0ac      	b.n	8003914 <HAL_TIM_PWM_ConfigChannel+0x174>
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b0c      	cmp	r3, #12
 80037c6:	f200 809f 	bhi.w	8003908 <HAL_TIM_PWM_ConfigChannel+0x168>
 80037ca:	a201      	add	r2, pc, #4	; (adr r2, 80037d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80037cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d0:	08003805 	.word	0x08003805
 80037d4:	08003909 	.word	0x08003909
 80037d8:	08003909 	.word	0x08003909
 80037dc:	08003909 	.word	0x08003909
 80037e0:	08003845 	.word	0x08003845
 80037e4:	08003909 	.word	0x08003909
 80037e8:	08003909 	.word	0x08003909
 80037ec:	08003909 	.word	0x08003909
 80037f0:	08003887 	.word	0x08003887
 80037f4:	08003909 	.word	0x08003909
 80037f8:	08003909 	.word	0x08003909
 80037fc:	08003909 	.word	0x08003909
 8003800:	080038c7 	.word	0x080038c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	4618      	mov	r0, r3
 800380c:	f000 f9d0 	bl	8003bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699a      	ldr	r2, [r3, #24]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0208 	orr.w	r2, r2, #8
 800381e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	699a      	ldr	r2, [r3, #24]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6999      	ldr	r1, [r3, #24]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	691a      	ldr	r2, [r3, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	619a      	str	r2, [r3, #24]
      break;
 8003842:	e062      	b.n	800390a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68b9      	ldr	r1, [r7, #8]
 800384a:	4618      	mov	r0, r3
 800384c:	f000 fa16 	bl	8003c7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699a      	ldr	r2, [r3, #24]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800385e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	699a      	ldr	r2, [r3, #24]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800386e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6999      	ldr	r1, [r3, #24]
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	021a      	lsls	r2, r3, #8
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	619a      	str	r2, [r3, #24]
      break;
 8003884:	e041      	b.n	800390a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68b9      	ldr	r1, [r7, #8]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fa5f 	bl	8003d50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	69da      	ldr	r2, [r3, #28]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f042 0208 	orr.w	r2, r2, #8
 80038a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69da      	ldr	r2, [r3, #28]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0204 	bic.w	r2, r2, #4
 80038b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	69d9      	ldr	r1, [r3, #28]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	691a      	ldr	r2, [r3, #16]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	61da      	str	r2, [r3, #28]
      break;
 80038c4:	e021      	b.n	800390a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68b9      	ldr	r1, [r7, #8]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f000 faa9 	bl	8003e24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	69da      	ldr	r2, [r3, #28]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	69da      	ldr	r2, [r3, #28]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	69d9      	ldr	r1, [r3, #28]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	021a      	lsls	r2, r3, #8
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	61da      	str	r2, [r3, #28]
      break;
 8003906:	e000      	b.n	800390a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003908:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3710      	adds	r7, #16
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800392c:	2b01      	cmp	r3, #1
 800392e:	d101      	bne.n	8003934 <HAL_TIM_ConfigClockSource+0x18>
 8003930:	2302      	movs	r3, #2
 8003932:	e0b3      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x180>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2201      	movs	r2, #1
 8003938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2202      	movs	r2, #2
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003952:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800395a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800396c:	d03e      	beq.n	80039ec <HAL_TIM_ConfigClockSource+0xd0>
 800396e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003972:	f200 8087 	bhi.w	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 8003976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800397a:	f000 8085 	beq.w	8003a88 <HAL_TIM_ConfigClockSource+0x16c>
 800397e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003982:	d87f      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 8003984:	2b70      	cmp	r3, #112	; 0x70
 8003986:	d01a      	beq.n	80039be <HAL_TIM_ConfigClockSource+0xa2>
 8003988:	2b70      	cmp	r3, #112	; 0x70
 800398a:	d87b      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 800398c:	2b60      	cmp	r3, #96	; 0x60
 800398e:	d050      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x116>
 8003990:	2b60      	cmp	r3, #96	; 0x60
 8003992:	d877      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 8003994:	2b50      	cmp	r3, #80	; 0x50
 8003996:	d03c      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0xf6>
 8003998:	2b50      	cmp	r3, #80	; 0x50
 800399a:	d873      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 800399c:	2b40      	cmp	r3, #64	; 0x40
 800399e:	d058      	beq.n	8003a52 <HAL_TIM_ConfigClockSource+0x136>
 80039a0:	2b40      	cmp	r3, #64	; 0x40
 80039a2:	d86f      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 80039a4:	2b30      	cmp	r3, #48	; 0x30
 80039a6:	d064      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x156>
 80039a8:	2b30      	cmp	r3, #48	; 0x30
 80039aa:	d86b      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d060      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x156>
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	d867      	bhi.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d05c      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x156>
 80039b8:	2b10      	cmp	r3, #16
 80039ba:	d05a      	beq.n	8003a72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80039bc:	e062      	b.n	8003a84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	6899      	ldr	r1, [r3, #8]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f000 faee 	bl	8003fae <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	609a      	str	r2, [r3, #8]
      break;
 80039ea:	e04e      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6818      	ldr	r0, [r3, #0]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	6899      	ldr	r1, [r3, #8]
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685a      	ldr	r2, [r3, #4]
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	f000 fad7 	bl	8003fae <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a0e:	609a      	str	r2, [r3, #8]
      break;
 8003a10:	e03b      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6859      	ldr	r1, [r3, #4]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f000 fa4e 	bl	8003ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2150      	movs	r1, #80	; 0x50
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 faa5 	bl	8003f7a <TIM_ITRx_SetConfig>
      break;
 8003a30:	e02b      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6818      	ldr	r0, [r3, #0]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	6859      	ldr	r1, [r3, #4]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	f000 fa6c 	bl	8003f1c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2160      	movs	r1, #96	; 0x60
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 fa95 	bl	8003f7a <TIM_ITRx_SetConfig>
      break;
 8003a50:	e01b      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6818      	ldr	r0, [r3, #0]
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	6859      	ldr	r1, [r3, #4]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	f000 fa2e 	bl	8003ec0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2140      	movs	r1, #64	; 0x40
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 fa85 	bl	8003f7a <TIM_ITRx_SetConfig>
      break;
 8003a70:	e00b      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4610      	mov	r0, r2
 8003a7e:	f000 fa7c 	bl	8003f7a <TIM_ITRx_SetConfig>
        break;
 8003a82:	e002      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003a84:	bf00      	nop
 8003a86:	e000      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003a88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr

08003ada <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a29      	ldr	r2, [pc, #164]	; (8003ba4 <TIM_Base_SetConfig+0xb8>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d00b      	beq.n	8003b1c <TIM_Base_SetConfig+0x30>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b0a:	d007      	beq.n	8003b1c <TIM_Base_SetConfig+0x30>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a26      	ldr	r2, [pc, #152]	; (8003ba8 <TIM_Base_SetConfig+0xbc>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d003      	beq.n	8003b1c <TIM_Base_SetConfig+0x30>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a25      	ldr	r2, [pc, #148]	; (8003bac <TIM_Base_SetConfig+0xc0>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d108      	bne.n	8003b2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a1c      	ldr	r2, [pc, #112]	; (8003ba4 <TIM_Base_SetConfig+0xb8>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d00b      	beq.n	8003b4e <TIM_Base_SetConfig+0x62>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b3c:	d007      	beq.n	8003b4e <TIM_Base_SetConfig+0x62>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a19      	ldr	r2, [pc, #100]	; (8003ba8 <TIM_Base_SetConfig+0xbc>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d003      	beq.n	8003b4e <TIM_Base_SetConfig+0x62>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a18      	ldr	r2, [pc, #96]	; (8003bac <TIM_Base_SetConfig+0xc0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d108      	bne.n	8003b60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a07      	ldr	r2, [pc, #28]	; (8003ba4 <TIM_Base_SetConfig+0xb8>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d103      	bne.n	8003b94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	615a      	str	r2, [r3, #20]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr
 8003ba4:	40012c00 	.word	0x40012c00
 8003ba8:	40000400 	.word	0x40000400
 8003bac:	40000800 	.word	0x40000800

08003bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	f023 0201 	bic.w	r2, r3, #1
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f023 0303 	bic.w	r3, r3, #3
 8003be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f023 0302 	bic.w	r3, r3, #2
 8003bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a1c      	ldr	r2, [pc, #112]	; (8003c78 <TIM_OC1_SetConfig+0xc8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d10c      	bne.n	8003c26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	f023 0308 	bic.w	r3, r3, #8
 8003c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f023 0304 	bic.w	r3, r3, #4
 8003c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <TIM_OC1_SetConfig+0xc8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d111      	bne.n	8003c52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	693a      	ldr	r2, [r7, #16]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	685a      	ldr	r2, [r3, #4]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	621a      	str	r2, [r3, #32]
}
 8003c6c:	bf00      	nop
 8003c6e:	371c      	adds	r7, #28
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bc80      	pop	{r7}
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	40012c00 	.word	0x40012c00

08003c7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b087      	sub	sp, #28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a1b      	ldr	r3, [r3, #32]
 8003c8a:	f023 0210 	bic.w	r2, r3, #16
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003caa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	f023 0320 	bic.w	r3, r3, #32
 8003cc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	011b      	lsls	r3, r3, #4
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a1d      	ldr	r2, [pc, #116]	; (8003d4c <TIM_OC2_SetConfig+0xd0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d10d      	bne.n	8003cf8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cf6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a14      	ldr	r2, [pc, #80]	; (8003d4c <TIM_OC2_SetConfig+0xd0>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d113      	bne.n	8003d28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	695b      	ldr	r3, [r3, #20]
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	693a      	ldr	r2, [r7, #16]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68fa      	ldr	r2, [r7, #12]
 8003d32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	621a      	str	r2, [r3, #32]
}
 8003d42:	bf00      	nop
 8003d44:	371c      	adds	r7, #28
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr
 8003d4c:	40012c00 	.word	0x40012c00

08003d50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f023 0303 	bic.w	r3, r3, #3
 8003d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68fa      	ldr	r2, [r7, #12]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	689b      	ldr	r3, [r3, #8]
 8003d9e:	021b      	lsls	r3, r3, #8
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a1d      	ldr	r2, [pc, #116]	; (8003e20 <TIM_OC3_SetConfig+0xd0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d10d      	bne.n	8003dca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003db4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	021b      	lsls	r3, r3, #8
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a14      	ldr	r2, [pc, #80]	; (8003e20 <TIM_OC3_SetConfig+0xd0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d113      	bne.n	8003dfa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	011b      	lsls	r3, r3, #4
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	697a      	ldr	r2, [r7, #20]
 8003e12:	621a      	str	r2, [r3, #32]
}
 8003e14:	bf00      	nop
 8003e16:	371c      	adds	r7, #28
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bc80      	pop	{r7}
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	40012c00 	.word	0x40012c00

08003e24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b087      	sub	sp, #28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	021b      	lsls	r3, r3, #8
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	031b      	lsls	r3, r3, #12
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a0f      	ldr	r2, [pc, #60]	; (8003ebc <TIM_OC4_SetConfig+0x98>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d109      	bne.n	8003e98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	019b      	lsls	r3, r3, #6
 8003e92:	697a      	ldr	r2, [r7, #20]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685a      	ldr	r2, [r3, #4]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	693a      	ldr	r2, [r7, #16]
 8003eb0:	621a      	str	r2, [r3, #32]
}
 8003eb2:	bf00      	nop
 8003eb4:	371c      	adds	r7, #28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	40012c00 	.word	0x40012c00

08003ec0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b087      	sub	sp, #28
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a1b      	ldr	r3, [r3, #32]
 8003ed6:	f023 0201 	bic.w	r2, r3, #1
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	f023 030a 	bic.w	r3, r3, #10
 8003efc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	697a      	ldr	r2, [r7, #20]
 8003f10:	621a      	str	r2, [r3, #32]
}
 8003f12:	bf00      	nop
 8003f14:	371c      	adds	r7, #28
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr

08003f1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	f023 0210 	bic.w	r2, r3, #16
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	031b      	lsls	r3, r3, #12
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f58:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	621a      	str	r2, [r3, #32]
}
 8003f70:	bf00      	nop
 8003f72:	371c      	adds	r7, #28
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bc80      	pop	{r7}
 8003f78:	4770      	bx	lr

08003f7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b085      	sub	sp, #20
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f92:	683a      	ldr	r2, [r7, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	f043 0307 	orr.w	r3, r3, #7
 8003f9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	609a      	str	r2, [r3, #8]
}
 8003fa4:	bf00      	nop
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b087      	sub	sp, #28
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
 8003fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	021a      	lsls	r2, r3, #8
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	609a      	str	r2, [r3, #8]
}
 8003fe2:	bf00      	nop
 8003fe4:	371c      	adds	r7, #28
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bc80      	pop	{r7}
 8003fea:	4770      	bx	lr

08003fec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f003 031f 	and.w	r3, r3, #31
 8003ffe:	2201      	movs	r2, #1
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6a1a      	ldr	r2, [r3, #32]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	43db      	mvns	r3, r3
 800400e:	401a      	ands	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a1a      	ldr	r2, [r3, #32]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f003 031f 	and.w	r3, r3, #31
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	fa01 f303 	lsl.w	r3, r1, r3
 8004024:	431a      	orrs	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	621a      	str	r2, [r3, #32]
}
 800402a:	bf00      	nop
 800402c:	371c      	adds	r7, #28
 800402e:	46bd      	mov	sp, r7
 8004030:	bc80      	pop	{r7}
 8004032:	4770      	bx	lr

08004034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004044:	2b01      	cmp	r3, #1
 8004046:	d101      	bne.n	800404c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004048:	2302      	movs	r3, #2
 800404a:	e046      	b.n	80040da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004072:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4313      	orrs	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d00e      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004098:	d009      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a12      	ldr	r2, [pc, #72]	; (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d004      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a10      	ldr	r2, [pc, #64]	; (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d10c      	bne.n	80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3714      	adds	r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr
 80040e4:	40012c00 	.word	0x40012c00
 80040e8:	40000400 	.word	0x40000400
 80040ec:	40000800 	.word	0x40000800

080040f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bc80      	pop	{r7}
 8004100:	4770      	bx	lr

08004102 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004102:	b480      	push	{r7}
 8004104:	b083      	sub	sp, #12
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800410a:	bf00      	nop
 800410c:	370c      	adds	r7, #12
 800410e:	46bd      	mov	sp, r7
 8004110:	bc80      	pop	{r7}
 8004112:	4770      	bx	lr

08004114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d101      	bne.n	8004126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e03f      	b.n	80041a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800412c:	b2db      	uxtb	r3, r3
 800412e:	2b00      	cmp	r3, #0
 8004130:	d106      	bne.n	8004140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7fd fd20 	bl	8001b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2224      	movs	r2, #36	; 0x24
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68da      	ldr	r2, [r3, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 fb8d 	bl	8004878 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	691a      	ldr	r2, [r3, #16]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800416c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	695a      	ldr	r2, [r3, #20]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800417c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68da      	ldr	r2, [r3, #12]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800418c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b085      	sub	sp, #20
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	60f8      	str	r0, [r7, #12]
 80041b6:	60b9      	str	r1, [r7, #8]
 80041b8:	4613      	mov	r3, r2
 80041ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b20      	cmp	r3, #32
 80041c6:	d130      	bne.n	800422a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_UART_Transmit_IT+0x26>
 80041ce:	88fb      	ldrh	r3, [r7, #6]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e029      	b.n	800422c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d101      	bne.n	80041e6 <HAL_UART_Transmit_IT+0x38>
 80041e2:	2302      	movs	r3, #2
 80041e4:	e022      	b.n	800422c <HAL_UART_Transmit_IT+0x7e>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	88fa      	ldrh	r2, [r7, #6]
 80041f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	88fa      	ldrh	r2, [r7, #6]
 80041fe:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2221      	movs	r2, #33	; 0x21
 800420a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68da      	ldr	r2, [r3, #12]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004224:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	e000      	b.n	800422c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800422a:	2302      	movs	r3, #2
  }
}
 800422c:	4618      	mov	r0, r3
 800422e:	3714      	adds	r7, #20
 8004230:	46bd      	mov	sp, r7
 8004232:	bc80      	pop	{r7}
 8004234:	4770      	bx	lr
	...

08004238 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08a      	sub	sp, #40	; 0x28
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004258:	2300      	movs	r3, #0
 800425a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800425c:	2300      	movs	r3, #0
 800425e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004262:	f003 030f 	and.w	r3, r3, #15
 8004266:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10d      	bne.n	800428a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800426e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004270:	f003 0320 	and.w	r3, r3, #32
 8004274:	2b00      	cmp	r3, #0
 8004276:	d008      	beq.n	800428a <HAL_UART_IRQHandler+0x52>
 8004278:	6a3b      	ldr	r3, [r7, #32]
 800427a:	f003 0320 	and.w	r3, r3, #32
 800427e:	2b00      	cmp	r3, #0
 8004280:	d003      	beq.n	800428a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 fa4f 	bl	8004726 <UART_Receive_IT>
      return;
 8004288:	e17b      	b.n	8004582 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 80b1 	beq.w	80043f4 <HAL_UART_IRQHandler+0x1bc>
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b00      	cmp	r3, #0
 800429a:	d105      	bne.n	80042a8 <HAL_UART_IRQHandler+0x70>
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 80a6 	beq.w	80043f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00a      	beq.n	80042c8 <HAL_UART_IRQHandler+0x90>
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c0:	f043 0201 	orr.w	r2, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ca:	f003 0304 	and.w	r3, r3, #4
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00a      	beq.n	80042e8 <HAL_UART_IRQHandler+0xb0>
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d005      	beq.n	80042e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	f043 0202 	orr.w	r2, r3, #2
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_UART_IRQHandler+0xd0>
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d005      	beq.n	8004308 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004300:	f043 0204 	orr.w	r2, r3, #4
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00f      	beq.n	8004332 <HAL_UART_IRQHandler+0xfa>
 8004312:	6a3b      	ldr	r3, [r7, #32]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d104      	bne.n	8004326 <HAL_UART_IRQHandler+0xee>
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	f043 0208 	orr.w	r2, r3, #8
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 811e 	beq.w	8004578 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433e:	f003 0320 	and.w	r3, r3, #32
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <HAL_UART_IRQHandler+0x11e>
 8004346:	6a3b      	ldr	r3, [r7, #32]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b00      	cmp	r3, #0
 800434e:	d002      	beq.n	8004356 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 f9e8 	bl	8004726 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004360:	2b00      	cmp	r3, #0
 8004362:	bf14      	ite	ne
 8004364:	2301      	movne	r3, #1
 8004366:	2300      	moveq	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	f003 0308 	and.w	r3, r3, #8
 8004374:	2b00      	cmp	r3, #0
 8004376:	d102      	bne.n	800437e <HAL_UART_IRQHandler+0x146>
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d031      	beq.n	80043e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f92a 	bl	80045d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800438e:	2b00      	cmp	r3, #0
 8004390:	d023      	beq.n	80043da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d013      	beq.n	80043d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ae:	4a76      	ldr	r2, [pc, #472]	; (8004588 <HAL_UART_IRQHandler+0x350>)
 80043b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fe f8f2 	bl	80025a0 <HAL_DMA_Abort_IT>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d016      	beq.n	80043f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043cc:	4610      	mov	r0, r2
 80043ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d0:	e00e      	b.n	80043f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f8ec 	bl	80045b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d8:	e00a      	b.n	80043f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f8e8 	bl	80045b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e0:	e006      	b.n	80043f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f8e4 	bl	80045b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80043ee:	e0c3      	b.n	8004578 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f0:	bf00      	nop
    return;
 80043f2:	e0c1      	b.n	8004578 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	f040 80a1 	bne.w	8004540 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	f003 0310 	and.w	r3, r3, #16
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 809b 	beq.w	8004540 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	f003 0310 	and.w	r3, r3, #16
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 8095 	beq.w	8004540 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004416:	2300      	movs	r3, #0
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d04e      	beq.n	80044d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004444:	8a3b      	ldrh	r3, [r7, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 8098 	beq.w	800457c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004450:	8a3a      	ldrh	r2, [r7, #16]
 8004452:	429a      	cmp	r2, r3
 8004454:	f080 8092 	bcs.w	800457c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	8a3a      	ldrh	r2, [r7, #16]
 800445c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	2b20      	cmp	r3, #32
 8004466:	d02b      	beq.n	80044c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	68da      	ldr	r2, [r3, #12]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004476:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695a      	ldr	r2, [r3, #20]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f022 0201 	bic.w	r2, r2, #1
 8004486:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	695a      	ldr	r2, [r3, #20]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004496:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2220      	movs	r2, #32
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0210 	bic.w	r2, r2, #16
 80044b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe f835 	bl	800252a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	4619      	mov	r1, r3
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 f876 	bl	80045c2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80044d6:	e051      	b.n	800457c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d047      	beq.n	8004580 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80044f0:	8a7b      	ldrh	r3, [r7, #18]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d044      	beq.n	8004580 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004504:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	695a      	ldr	r2, [r3, #20]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0201 	bic.w	r2, r2, #1
 8004514:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 0210 	bic.w	r2, r2, #16
 8004532:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004534:	8a7b      	ldrh	r3, [r7, #18]
 8004536:	4619      	mov	r1, r3
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f842 	bl	80045c2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800453e:	e01f      	b.n	8004580 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004546:	2b00      	cmp	r3, #0
 8004548:	d008      	beq.n	800455c <HAL_UART_IRQHandler+0x324>
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f000 f87f 	bl	8004658 <UART_Transmit_IT>
    return;
 800455a:	e012      	b.n	8004582 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00d      	beq.n	8004582 <HAL_UART_IRQHandler+0x34a>
 8004566:	6a3b      	ldr	r3, [r7, #32]
 8004568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456c:	2b00      	cmp	r3, #0
 800456e:	d008      	beq.n	8004582 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f8c0 	bl	80046f6 <UART_EndTransmit_IT>
    return;
 8004576:	e004      	b.n	8004582 <HAL_UART_IRQHandler+0x34a>
    return;
 8004578:	bf00      	nop
 800457a:	e002      	b.n	8004582 <HAL_UART_IRQHandler+0x34a>
      return;
 800457c:	bf00      	nop
 800457e:	e000      	b.n	8004582 <HAL_UART_IRQHandler+0x34a>
      return;
 8004580:	bf00      	nop
  }
}
 8004582:	3728      	adds	r7, #40	; 0x28
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	08004631 	.word	0x08004631

0800458c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr

0800459e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80045a6:	bf00      	nop
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	bc80      	pop	{r7}
 80045c0:	4770      	bx	lr

080045c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
 80045ca:	460b      	mov	r3, r1
 80045cc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045ce:	bf00      	nop
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bc80      	pop	{r7}
 80045d6:	4770      	bx	lr

080045d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80045ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695a      	ldr	r2, [r3, #20]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0201 	bic.w	r2, r2, #1
 80045fe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004604:	2b01      	cmp	r3, #1
 8004606:	d107      	bne.n	8004618 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 0210 	bic.w	r2, r2, #16
 8004616:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2220      	movs	r2, #32
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f7ff ffb0 	bl	80045b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004650:	bf00      	nop
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b21      	cmp	r3, #33	; 0x21
 800466a:	d13e      	bne.n	80046ea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004674:	d114      	bne.n	80046a0 <UART_Transmit_IT+0x48>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d110      	bne.n	80046a0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	881b      	ldrh	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004692:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	1c9a      	adds	r2, r3, #2
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	621a      	str	r2, [r3, #32]
 800469e:	e008      	b.n	80046b2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	1c59      	adds	r1, r3, #1
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6211      	str	r1, [r2, #32]
 80046aa:	781a      	ldrb	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	3b01      	subs	r3, #1
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	4619      	mov	r1, r3
 80046c0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10f      	bne.n	80046e6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68da      	ldr	r2, [r3, #12]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	e000      	b.n	80046ec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80046ea:	2302      	movs	r3, #2
  }
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3714      	adds	r7, #20
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bc80      	pop	{r7}
 80046f4:	4770      	bx	lr

080046f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80046f6:	b580      	push	{r7, lr}
 80046f8:	b082      	sub	sp, #8
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800470c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff ff38 	bl	800458c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	b086      	sub	sp, #24
 800472a:	af00      	add	r7, sp, #0
 800472c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b22      	cmp	r3, #34	; 0x22
 8004738:	f040 8099 	bne.w	800486e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004744:	d117      	bne.n	8004776 <UART_Receive_IT+0x50>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d113      	bne.n	8004776 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800474e:	2300      	movs	r3, #0
 8004750:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004756:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	b29b      	uxth	r3, r3
 8004760:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004764:	b29a      	uxth	r2, r3
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476e:	1c9a      	adds	r2, r3, #2
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	; 0x28
 8004774:	e026      	b.n	80047c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800477a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800477c:	2300      	movs	r3, #0
 800477e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004788:	d007      	beq.n	800479a <UART_Receive_IT+0x74>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10a      	bne.n	80047a8 <UART_Receive_IT+0x82>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	701a      	strb	r2, [r3, #0]
 80047a6:	e008      	b.n	80047ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047be:	1c5a      	adds	r2, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	4619      	mov	r1, r3
 80047d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d148      	bne.n	800486a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0220 	bic.w	r2, r2, #32
 80047e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68da      	ldr	r2, [r3, #12]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80047f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695a      	ldr	r2, [r3, #20]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0201 	bic.w	r2, r2, #1
 8004806:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004814:	2b01      	cmp	r3, #1
 8004816:	d123      	bne.n	8004860 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68da      	ldr	r2, [r3, #12]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0210 	bic.w	r2, r2, #16
 800482c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0310 	and.w	r3, r3, #16
 8004838:	2b10      	cmp	r3, #16
 800483a:	d10a      	bne.n	8004852 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800483c:	2300      	movs	r3, #0
 800483e:	60fb      	str	r3, [r7, #12]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	60fb      	str	r3, [r7, #12]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004856:	4619      	mov	r1, r3
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff feb2 	bl	80045c2 <HAL_UARTEx_RxEventCallback>
 800485e:	e002      	b.n	8004866 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff fe9c 	bl	800459e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	e002      	b.n	8004870 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800486a:	2300      	movs	r3, #0
 800486c:	e000      	b.n	8004870 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800486e:	2302      	movs	r3, #2
  }
}
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	691b      	ldr	r3, [r3, #16]
 8004886:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80048b2:	f023 030c 	bic.w	r3, r3, #12
 80048b6:	687a      	ldr	r2, [r7, #4]
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	430b      	orrs	r3, r1
 80048be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	699a      	ldr	r2, [r3, #24]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a2c      	ldr	r2, [pc, #176]	; (800498c <UART_SetConfig+0x114>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d103      	bne.n	80048e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80048e0:	f7fe fc88 	bl	80031f4 <HAL_RCC_GetPCLK2Freq>
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	e002      	b.n	80048ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80048e8:	f7fe fc70 	bl	80031cc <HAL_RCC_GetPCLK1Freq>
 80048ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009a      	lsls	r2, r3, #2
 80048f8:	441a      	add	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	fbb2 f3f3 	udiv	r3, r2, r3
 8004904:	4a22      	ldr	r2, [pc, #136]	; (8004990 <UART_SetConfig+0x118>)
 8004906:	fba2 2303 	umull	r2, r3, r2, r3
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	0119      	lsls	r1, r3, #4
 800490e:	68fa      	ldr	r2, [r7, #12]
 8004910:	4613      	mov	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	009a      	lsls	r2, r3, #2
 8004918:	441a      	add	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	fbb2 f2f3 	udiv	r2, r2, r3
 8004924:	4b1a      	ldr	r3, [pc, #104]	; (8004990 <UART_SetConfig+0x118>)
 8004926:	fba3 0302 	umull	r0, r3, r3, r2
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	2064      	movs	r0, #100	; 0x64
 800492e:	fb00 f303 	mul.w	r3, r0, r3
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	3332      	adds	r3, #50	; 0x32
 8004938:	4a15      	ldr	r2, [pc, #84]	; (8004990 <UART_SetConfig+0x118>)
 800493a:	fba2 2303 	umull	r2, r3, r2, r3
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004944:	4419      	add	r1, r3
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	4613      	mov	r3, r2
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	009a      	lsls	r2, r3, #2
 8004950:	441a      	add	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	fbb2 f2f3 	udiv	r2, r2, r3
 800495c:	4b0c      	ldr	r3, [pc, #48]	; (8004990 <UART_SetConfig+0x118>)
 800495e:	fba3 0302 	umull	r0, r3, r3, r2
 8004962:	095b      	lsrs	r3, r3, #5
 8004964:	2064      	movs	r0, #100	; 0x64
 8004966:	fb00 f303 	mul.w	r3, r0, r3
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	3332      	adds	r3, #50	; 0x32
 8004970:	4a07      	ldr	r2, [pc, #28]	; (8004990 <UART_SetConfig+0x118>)
 8004972:	fba2 2303 	umull	r2, r3, r2, r3
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	f003 020f 	and.w	r2, r3, #15
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	440a      	add	r2, r1
 8004982:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004984:	bf00      	nop
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40013800 	.word	0x40013800
 8004990:	51eb851f 	.word	0x51eb851f

08004994 <__errno>:
 8004994:	4b01      	ldr	r3, [pc, #4]	; (800499c <__errno+0x8>)
 8004996:	6818      	ldr	r0, [r3, #0]
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	20000034 	.word	0x20000034

080049a0 <__libc_init_array>:
 80049a0:	b570      	push	{r4, r5, r6, lr}
 80049a2:	2600      	movs	r6, #0
 80049a4:	4d0c      	ldr	r5, [pc, #48]	; (80049d8 <__libc_init_array+0x38>)
 80049a6:	4c0d      	ldr	r4, [pc, #52]	; (80049dc <__libc_init_array+0x3c>)
 80049a8:	1b64      	subs	r4, r4, r5
 80049aa:	10a4      	asrs	r4, r4, #2
 80049ac:	42a6      	cmp	r6, r4
 80049ae:	d109      	bne.n	80049c4 <__libc_init_array+0x24>
 80049b0:	f000 fc9c 	bl	80052ec <_init>
 80049b4:	2600      	movs	r6, #0
 80049b6:	4d0a      	ldr	r5, [pc, #40]	; (80049e0 <__libc_init_array+0x40>)
 80049b8:	4c0a      	ldr	r4, [pc, #40]	; (80049e4 <__libc_init_array+0x44>)
 80049ba:	1b64      	subs	r4, r4, r5
 80049bc:	10a4      	asrs	r4, r4, #2
 80049be:	42a6      	cmp	r6, r4
 80049c0:	d105      	bne.n	80049ce <__libc_init_array+0x2e>
 80049c2:	bd70      	pop	{r4, r5, r6, pc}
 80049c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80049c8:	4798      	blx	r3
 80049ca:	3601      	adds	r6, #1
 80049cc:	e7ee      	b.n	80049ac <__libc_init_array+0xc>
 80049ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80049d2:	4798      	blx	r3
 80049d4:	3601      	adds	r6, #1
 80049d6:	e7f2      	b.n	80049be <__libc_init_array+0x1e>
 80049d8:	08005370 	.word	0x08005370
 80049dc:	08005370 	.word	0x08005370
 80049e0:	08005370 	.word	0x08005370
 80049e4:	08005374 	.word	0x08005374

080049e8 <memset>:
 80049e8:	4603      	mov	r3, r0
 80049ea:	4402      	add	r2, r0
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d100      	bne.n	80049f2 <memset+0xa>
 80049f0:	4770      	bx	lr
 80049f2:	f803 1b01 	strb.w	r1, [r3], #1
 80049f6:	e7f9      	b.n	80049ec <memset+0x4>

080049f8 <siprintf>:
 80049f8:	b40e      	push	{r1, r2, r3}
 80049fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049fe:	b500      	push	{lr}
 8004a00:	b09c      	sub	sp, #112	; 0x70
 8004a02:	ab1d      	add	r3, sp, #116	; 0x74
 8004a04:	9002      	str	r0, [sp, #8]
 8004a06:	9006      	str	r0, [sp, #24]
 8004a08:	9107      	str	r1, [sp, #28]
 8004a0a:	9104      	str	r1, [sp, #16]
 8004a0c:	4808      	ldr	r0, [pc, #32]	; (8004a30 <siprintf+0x38>)
 8004a0e:	4909      	ldr	r1, [pc, #36]	; (8004a34 <siprintf+0x3c>)
 8004a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a14:	9105      	str	r1, [sp, #20]
 8004a16:	6800      	ldr	r0, [r0, #0]
 8004a18:	a902      	add	r1, sp, #8
 8004a1a:	9301      	str	r3, [sp, #4]
 8004a1c:	f000 f868 	bl	8004af0 <_svfiprintf_r>
 8004a20:	2200      	movs	r2, #0
 8004a22:	9b02      	ldr	r3, [sp, #8]
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	b01c      	add	sp, #112	; 0x70
 8004a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a2c:	b003      	add	sp, #12
 8004a2e:	4770      	bx	lr
 8004a30:	20000034 	.word	0x20000034
 8004a34:	ffff0208 	.word	0xffff0208

08004a38 <__ssputs_r>:
 8004a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a3c:	688e      	ldr	r6, [r1, #8]
 8004a3e:	4682      	mov	sl, r0
 8004a40:	429e      	cmp	r6, r3
 8004a42:	460c      	mov	r4, r1
 8004a44:	4690      	mov	r8, r2
 8004a46:	461f      	mov	r7, r3
 8004a48:	d838      	bhi.n	8004abc <__ssputs_r+0x84>
 8004a4a:	898a      	ldrh	r2, [r1, #12]
 8004a4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a50:	d032      	beq.n	8004ab8 <__ssputs_r+0x80>
 8004a52:	6825      	ldr	r5, [r4, #0]
 8004a54:	6909      	ldr	r1, [r1, #16]
 8004a56:	3301      	adds	r3, #1
 8004a58:	eba5 0901 	sub.w	r9, r5, r1
 8004a5c:	6965      	ldr	r5, [r4, #20]
 8004a5e:	444b      	add	r3, r9
 8004a60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a68:	106d      	asrs	r5, r5, #1
 8004a6a:	429d      	cmp	r5, r3
 8004a6c:	bf38      	it	cc
 8004a6e:	461d      	movcc	r5, r3
 8004a70:	0553      	lsls	r3, r2, #21
 8004a72:	d531      	bpl.n	8004ad8 <__ssputs_r+0xa0>
 8004a74:	4629      	mov	r1, r5
 8004a76:	f000 fb6f 	bl	8005158 <_malloc_r>
 8004a7a:	4606      	mov	r6, r0
 8004a7c:	b950      	cbnz	r0, 8004a94 <__ssputs_r+0x5c>
 8004a7e:	230c      	movs	r3, #12
 8004a80:	f04f 30ff 	mov.w	r0, #4294967295
 8004a84:	f8ca 3000 	str.w	r3, [sl]
 8004a88:	89a3      	ldrh	r3, [r4, #12]
 8004a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a8e:	81a3      	strh	r3, [r4, #12]
 8004a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a94:	464a      	mov	r2, r9
 8004a96:	6921      	ldr	r1, [r4, #16]
 8004a98:	f000 face 	bl	8005038 <memcpy>
 8004a9c:	89a3      	ldrh	r3, [r4, #12]
 8004a9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aa6:	81a3      	strh	r3, [r4, #12]
 8004aa8:	6126      	str	r6, [r4, #16]
 8004aaa:	444e      	add	r6, r9
 8004aac:	6026      	str	r6, [r4, #0]
 8004aae:	463e      	mov	r6, r7
 8004ab0:	6165      	str	r5, [r4, #20]
 8004ab2:	eba5 0509 	sub.w	r5, r5, r9
 8004ab6:	60a5      	str	r5, [r4, #8]
 8004ab8:	42be      	cmp	r6, r7
 8004aba:	d900      	bls.n	8004abe <__ssputs_r+0x86>
 8004abc:	463e      	mov	r6, r7
 8004abe:	4632      	mov	r2, r6
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	6820      	ldr	r0, [r4, #0]
 8004ac4:	f000 fac6 	bl	8005054 <memmove>
 8004ac8:	68a3      	ldr	r3, [r4, #8]
 8004aca:	2000      	movs	r0, #0
 8004acc:	1b9b      	subs	r3, r3, r6
 8004ace:	60a3      	str	r3, [r4, #8]
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	4433      	add	r3, r6
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	e7db      	b.n	8004a90 <__ssputs_r+0x58>
 8004ad8:	462a      	mov	r2, r5
 8004ada:	f000 fbb1 	bl	8005240 <_realloc_r>
 8004ade:	4606      	mov	r6, r0
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d1e1      	bne.n	8004aa8 <__ssputs_r+0x70>
 8004ae4:	4650      	mov	r0, sl
 8004ae6:	6921      	ldr	r1, [r4, #16]
 8004ae8:	f000 face 	bl	8005088 <_free_r>
 8004aec:	e7c7      	b.n	8004a7e <__ssputs_r+0x46>
	...

08004af0 <_svfiprintf_r>:
 8004af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af4:	4698      	mov	r8, r3
 8004af6:	898b      	ldrh	r3, [r1, #12]
 8004af8:	4607      	mov	r7, r0
 8004afa:	061b      	lsls	r3, r3, #24
 8004afc:	460d      	mov	r5, r1
 8004afe:	4614      	mov	r4, r2
 8004b00:	b09d      	sub	sp, #116	; 0x74
 8004b02:	d50e      	bpl.n	8004b22 <_svfiprintf_r+0x32>
 8004b04:	690b      	ldr	r3, [r1, #16]
 8004b06:	b963      	cbnz	r3, 8004b22 <_svfiprintf_r+0x32>
 8004b08:	2140      	movs	r1, #64	; 0x40
 8004b0a:	f000 fb25 	bl	8005158 <_malloc_r>
 8004b0e:	6028      	str	r0, [r5, #0]
 8004b10:	6128      	str	r0, [r5, #16]
 8004b12:	b920      	cbnz	r0, 8004b1e <_svfiprintf_r+0x2e>
 8004b14:	230c      	movs	r3, #12
 8004b16:	603b      	str	r3, [r7, #0]
 8004b18:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1c:	e0d1      	b.n	8004cc2 <_svfiprintf_r+0x1d2>
 8004b1e:	2340      	movs	r3, #64	; 0x40
 8004b20:	616b      	str	r3, [r5, #20]
 8004b22:	2300      	movs	r3, #0
 8004b24:	9309      	str	r3, [sp, #36]	; 0x24
 8004b26:	2320      	movs	r3, #32
 8004b28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b2c:	2330      	movs	r3, #48	; 0x30
 8004b2e:	f04f 0901 	mov.w	r9, #1
 8004b32:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b36:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004cdc <_svfiprintf_r+0x1ec>
 8004b3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b3e:	4623      	mov	r3, r4
 8004b40:	469a      	mov	sl, r3
 8004b42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b46:	b10a      	cbz	r2, 8004b4c <_svfiprintf_r+0x5c>
 8004b48:	2a25      	cmp	r2, #37	; 0x25
 8004b4a:	d1f9      	bne.n	8004b40 <_svfiprintf_r+0x50>
 8004b4c:	ebba 0b04 	subs.w	fp, sl, r4
 8004b50:	d00b      	beq.n	8004b6a <_svfiprintf_r+0x7a>
 8004b52:	465b      	mov	r3, fp
 8004b54:	4622      	mov	r2, r4
 8004b56:	4629      	mov	r1, r5
 8004b58:	4638      	mov	r0, r7
 8004b5a:	f7ff ff6d 	bl	8004a38 <__ssputs_r>
 8004b5e:	3001      	adds	r0, #1
 8004b60:	f000 80aa 	beq.w	8004cb8 <_svfiprintf_r+0x1c8>
 8004b64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b66:	445a      	add	r2, fp
 8004b68:	9209      	str	r2, [sp, #36]	; 0x24
 8004b6a:	f89a 3000 	ldrb.w	r3, [sl]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 80a2 	beq.w	8004cb8 <_svfiprintf_r+0x1c8>
 8004b74:	2300      	movs	r3, #0
 8004b76:	f04f 32ff 	mov.w	r2, #4294967295
 8004b7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b7e:	f10a 0a01 	add.w	sl, sl, #1
 8004b82:	9304      	str	r3, [sp, #16]
 8004b84:	9307      	str	r3, [sp, #28]
 8004b86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004b8a:	931a      	str	r3, [sp, #104]	; 0x68
 8004b8c:	4654      	mov	r4, sl
 8004b8e:	2205      	movs	r2, #5
 8004b90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b94:	4851      	ldr	r0, [pc, #324]	; (8004cdc <_svfiprintf_r+0x1ec>)
 8004b96:	f000 fa41 	bl	800501c <memchr>
 8004b9a:	9a04      	ldr	r2, [sp, #16]
 8004b9c:	b9d8      	cbnz	r0, 8004bd6 <_svfiprintf_r+0xe6>
 8004b9e:	06d0      	lsls	r0, r2, #27
 8004ba0:	bf44      	itt	mi
 8004ba2:	2320      	movmi	r3, #32
 8004ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ba8:	0711      	lsls	r1, r2, #28
 8004baa:	bf44      	itt	mi
 8004bac:	232b      	movmi	r3, #43	; 0x2b
 8004bae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bb2:	f89a 3000 	ldrb.w	r3, [sl]
 8004bb6:	2b2a      	cmp	r3, #42	; 0x2a
 8004bb8:	d015      	beq.n	8004be6 <_svfiprintf_r+0xf6>
 8004bba:	4654      	mov	r4, sl
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	f04f 0c0a 	mov.w	ip, #10
 8004bc2:	9a07      	ldr	r2, [sp, #28]
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bca:	3b30      	subs	r3, #48	; 0x30
 8004bcc:	2b09      	cmp	r3, #9
 8004bce:	d94e      	bls.n	8004c6e <_svfiprintf_r+0x17e>
 8004bd0:	b1b0      	cbz	r0, 8004c00 <_svfiprintf_r+0x110>
 8004bd2:	9207      	str	r2, [sp, #28]
 8004bd4:	e014      	b.n	8004c00 <_svfiprintf_r+0x110>
 8004bd6:	eba0 0308 	sub.w	r3, r0, r8
 8004bda:	fa09 f303 	lsl.w	r3, r9, r3
 8004bde:	4313      	orrs	r3, r2
 8004be0:	46a2      	mov	sl, r4
 8004be2:	9304      	str	r3, [sp, #16]
 8004be4:	e7d2      	b.n	8004b8c <_svfiprintf_r+0x9c>
 8004be6:	9b03      	ldr	r3, [sp, #12]
 8004be8:	1d19      	adds	r1, r3, #4
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	9103      	str	r1, [sp, #12]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	bfbb      	ittet	lt
 8004bf2:	425b      	neglt	r3, r3
 8004bf4:	f042 0202 	orrlt.w	r2, r2, #2
 8004bf8:	9307      	strge	r3, [sp, #28]
 8004bfa:	9307      	strlt	r3, [sp, #28]
 8004bfc:	bfb8      	it	lt
 8004bfe:	9204      	strlt	r2, [sp, #16]
 8004c00:	7823      	ldrb	r3, [r4, #0]
 8004c02:	2b2e      	cmp	r3, #46	; 0x2e
 8004c04:	d10c      	bne.n	8004c20 <_svfiprintf_r+0x130>
 8004c06:	7863      	ldrb	r3, [r4, #1]
 8004c08:	2b2a      	cmp	r3, #42	; 0x2a
 8004c0a:	d135      	bne.n	8004c78 <_svfiprintf_r+0x188>
 8004c0c:	9b03      	ldr	r3, [sp, #12]
 8004c0e:	3402      	adds	r4, #2
 8004c10:	1d1a      	adds	r2, r3, #4
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	9203      	str	r2, [sp, #12]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	bfb8      	it	lt
 8004c1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c1e:	9305      	str	r3, [sp, #20]
 8004c20:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004ce0 <_svfiprintf_r+0x1f0>
 8004c24:	2203      	movs	r2, #3
 8004c26:	4650      	mov	r0, sl
 8004c28:	7821      	ldrb	r1, [r4, #0]
 8004c2a:	f000 f9f7 	bl	800501c <memchr>
 8004c2e:	b140      	cbz	r0, 8004c42 <_svfiprintf_r+0x152>
 8004c30:	2340      	movs	r3, #64	; 0x40
 8004c32:	eba0 000a 	sub.w	r0, r0, sl
 8004c36:	fa03 f000 	lsl.w	r0, r3, r0
 8004c3a:	9b04      	ldr	r3, [sp, #16]
 8004c3c:	3401      	adds	r4, #1
 8004c3e:	4303      	orrs	r3, r0
 8004c40:	9304      	str	r3, [sp, #16]
 8004c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c46:	2206      	movs	r2, #6
 8004c48:	4826      	ldr	r0, [pc, #152]	; (8004ce4 <_svfiprintf_r+0x1f4>)
 8004c4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c4e:	f000 f9e5 	bl	800501c <memchr>
 8004c52:	2800      	cmp	r0, #0
 8004c54:	d038      	beq.n	8004cc8 <_svfiprintf_r+0x1d8>
 8004c56:	4b24      	ldr	r3, [pc, #144]	; (8004ce8 <_svfiprintf_r+0x1f8>)
 8004c58:	bb1b      	cbnz	r3, 8004ca2 <_svfiprintf_r+0x1b2>
 8004c5a:	9b03      	ldr	r3, [sp, #12]
 8004c5c:	3307      	adds	r3, #7
 8004c5e:	f023 0307 	bic.w	r3, r3, #7
 8004c62:	3308      	adds	r3, #8
 8004c64:	9303      	str	r3, [sp, #12]
 8004c66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c68:	4433      	add	r3, r6
 8004c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004c6c:	e767      	b.n	8004b3e <_svfiprintf_r+0x4e>
 8004c6e:	460c      	mov	r4, r1
 8004c70:	2001      	movs	r0, #1
 8004c72:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c76:	e7a5      	b.n	8004bc4 <_svfiprintf_r+0xd4>
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f04f 0c0a 	mov.w	ip, #10
 8004c7e:	4619      	mov	r1, r3
 8004c80:	3401      	adds	r4, #1
 8004c82:	9305      	str	r3, [sp, #20]
 8004c84:	4620      	mov	r0, r4
 8004c86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c8a:	3a30      	subs	r2, #48	; 0x30
 8004c8c:	2a09      	cmp	r2, #9
 8004c8e:	d903      	bls.n	8004c98 <_svfiprintf_r+0x1a8>
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0c5      	beq.n	8004c20 <_svfiprintf_r+0x130>
 8004c94:	9105      	str	r1, [sp, #20]
 8004c96:	e7c3      	b.n	8004c20 <_svfiprintf_r+0x130>
 8004c98:	4604      	mov	r4, r0
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ca0:	e7f0      	b.n	8004c84 <_svfiprintf_r+0x194>
 8004ca2:	ab03      	add	r3, sp, #12
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	462a      	mov	r2, r5
 8004ca8:	4638      	mov	r0, r7
 8004caa:	4b10      	ldr	r3, [pc, #64]	; (8004cec <_svfiprintf_r+0x1fc>)
 8004cac:	a904      	add	r1, sp, #16
 8004cae:	f3af 8000 	nop.w
 8004cb2:	1c42      	adds	r2, r0, #1
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	d1d6      	bne.n	8004c66 <_svfiprintf_r+0x176>
 8004cb8:	89ab      	ldrh	r3, [r5, #12]
 8004cba:	065b      	lsls	r3, r3, #25
 8004cbc:	f53f af2c 	bmi.w	8004b18 <_svfiprintf_r+0x28>
 8004cc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cc2:	b01d      	add	sp, #116	; 0x74
 8004cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc8:	ab03      	add	r3, sp, #12
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	462a      	mov	r2, r5
 8004cce:	4638      	mov	r0, r7
 8004cd0:	4b06      	ldr	r3, [pc, #24]	; (8004cec <_svfiprintf_r+0x1fc>)
 8004cd2:	a904      	add	r1, sp, #16
 8004cd4:	f000 f87c 	bl	8004dd0 <_printf_i>
 8004cd8:	e7eb      	b.n	8004cb2 <_svfiprintf_r+0x1c2>
 8004cda:	bf00      	nop
 8004cdc:	0800533c 	.word	0x0800533c
 8004ce0:	08005342 	.word	0x08005342
 8004ce4:	08005346 	.word	0x08005346
 8004ce8:	00000000 	.word	0x00000000
 8004cec:	08004a39 	.word	0x08004a39

08004cf0 <_printf_common>:
 8004cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cf4:	4616      	mov	r6, r2
 8004cf6:	4699      	mov	r9, r3
 8004cf8:	688a      	ldr	r2, [r1, #8]
 8004cfa:	690b      	ldr	r3, [r1, #16]
 8004cfc:	4607      	mov	r7, r0
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	bfb8      	it	lt
 8004d02:	4613      	movlt	r3, r2
 8004d04:	6033      	str	r3, [r6, #0]
 8004d06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d0a:	460c      	mov	r4, r1
 8004d0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d10:	b10a      	cbz	r2, 8004d16 <_printf_common+0x26>
 8004d12:	3301      	adds	r3, #1
 8004d14:	6033      	str	r3, [r6, #0]
 8004d16:	6823      	ldr	r3, [r4, #0]
 8004d18:	0699      	lsls	r1, r3, #26
 8004d1a:	bf42      	ittt	mi
 8004d1c:	6833      	ldrmi	r3, [r6, #0]
 8004d1e:	3302      	addmi	r3, #2
 8004d20:	6033      	strmi	r3, [r6, #0]
 8004d22:	6825      	ldr	r5, [r4, #0]
 8004d24:	f015 0506 	ands.w	r5, r5, #6
 8004d28:	d106      	bne.n	8004d38 <_printf_common+0x48>
 8004d2a:	f104 0a19 	add.w	sl, r4, #25
 8004d2e:	68e3      	ldr	r3, [r4, #12]
 8004d30:	6832      	ldr	r2, [r6, #0]
 8004d32:	1a9b      	subs	r3, r3, r2
 8004d34:	42ab      	cmp	r3, r5
 8004d36:	dc28      	bgt.n	8004d8a <_printf_common+0x9a>
 8004d38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d3c:	1e13      	subs	r3, r2, #0
 8004d3e:	6822      	ldr	r2, [r4, #0]
 8004d40:	bf18      	it	ne
 8004d42:	2301      	movne	r3, #1
 8004d44:	0692      	lsls	r2, r2, #26
 8004d46:	d42d      	bmi.n	8004da4 <_printf_common+0xb4>
 8004d48:	4649      	mov	r1, r9
 8004d4a:	4638      	mov	r0, r7
 8004d4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d50:	47c0      	blx	r8
 8004d52:	3001      	adds	r0, #1
 8004d54:	d020      	beq.n	8004d98 <_printf_common+0xa8>
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	68e5      	ldr	r5, [r4, #12]
 8004d5a:	f003 0306 	and.w	r3, r3, #6
 8004d5e:	2b04      	cmp	r3, #4
 8004d60:	bf18      	it	ne
 8004d62:	2500      	movne	r5, #0
 8004d64:	6832      	ldr	r2, [r6, #0]
 8004d66:	f04f 0600 	mov.w	r6, #0
 8004d6a:	68a3      	ldr	r3, [r4, #8]
 8004d6c:	bf08      	it	eq
 8004d6e:	1aad      	subeq	r5, r5, r2
 8004d70:	6922      	ldr	r2, [r4, #16]
 8004d72:	bf08      	it	eq
 8004d74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	bfc4      	itt	gt
 8004d7c:	1a9b      	subgt	r3, r3, r2
 8004d7e:	18ed      	addgt	r5, r5, r3
 8004d80:	341a      	adds	r4, #26
 8004d82:	42b5      	cmp	r5, r6
 8004d84:	d11a      	bne.n	8004dbc <_printf_common+0xcc>
 8004d86:	2000      	movs	r0, #0
 8004d88:	e008      	b.n	8004d9c <_printf_common+0xac>
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	4652      	mov	r2, sl
 8004d8e:	4649      	mov	r1, r9
 8004d90:	4638      	mov	r0, r7
 8004d92:	47c0      	blx	r8
 8004d94:	3001      	adds	r0, #1
 8004d96:	d103      	bne.n	8004da0 <_printf_common+0xb0>
 8004d98:	f04f 30ff 	mov.w	r0, #4294967295
 8004d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004da0:	3501      	adds	r5, #1
 8004da2:	e7c4      	b.n	8004d2e <_printf_common+0x3e>
 8004da4:	2030      	movs	r0, #48	; 0x30
 8004da6:	18e1      	adds	r1, r4, r3
 8004da8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dac:	1c5a      	adds	r2, r3, #1
 8004dae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004db2:	4422      	add	r2, r4
 8004db4:	3302      	adds	r3, #2
 8004db6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dba:	e7c5      	b.n	8004d48 <_printf_common+0x58>
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	4622      	mov	r2, r4
 8004dc0:	4649      	mov	r1, r9
 8004dc2:	4638      	mov	r0, r7
 8004dc4:	47c0      	blx	r8
 8004dc6:	3001      	adds	r0, #1
 8004dc8:	d0e6      	beq.n	8004d98 <_printf_common+0xa8>
 8004dca:	3601      	adds	r6, #1
 8004dcc:	e7d9      	b.n	8004d82 <_printf_common+0x92>
	...

08004dd0 <_printf_i>:
 8004dd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd4:	7e0f      	ldrb	r7, [r1, #24]
 8004dd6:	4691      	mov	r9, r2
 8004dd8:	2f78      	cmp	r7, #120	; 0x78
 8004dda:	4680      	mov	r8, r0
 8004ddc:	460c      	mov	r4, r1
 8004dde:	469a      	mov	sl, r3
 8004de0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004de2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004de6:	d807      	bhi.n	8004df8 <_printf_i+0x28>
 8004de8:	2f62      	cmp	r7, #98	; 0x62
 8004dea:	d80a      	bhi.n	8004e02 <_printf_i+0x32>
 8004dec:	2f00      	cmp	r7, #0
 8004dee:	f000 80d9 	beq.w	8004fa4 <_printf_i+0x1d4>
 8004df2:	2f58      	cmp	r7, #88	; 0x58
 8004df4:	f000 80a4 	beq.w	8004f40 <_printf_i+0x170>
 8004df8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004dfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e00:	e03a      	b.n	8004e78 <_printf_i+0xa8>
 8004e02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e06:	2b15      	cmp	r3, #21
 8004e08:	d8f6      	bhi.n	8004df8 <_printf_i+0x28>
 8004e0a:	a101      	add	r1, pc, #4	; (adr r1, 8004e10 <_printf_i+0x40>)
 8004e0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e10:	08004e69 	.word	0x08004e69
 8004e14:	08004e7d 	.word	0x08004e7d
 8004e18:	08004df9 	.word	0x08004df9
 8004e1c:	08004df9 	.word	0x08004df9
 8004e20:	08004df9 	.word	0x08004df9
 8004e24:	08004df9 	.word	0x08004df9
 8004e28:	08004e7d 	.word	0x08004e7d
 8004e2c:	08004df9 	.word	0x08004df9
 8004e30:	08004df9 	.word	0x08004df9
 8004e34:	08004df9 	.word	0x08004df9
 8004e38:	08004df9 	.word	0x08004df9
 8004e3c:	08004f8b 	.word	0x08004f8b
 8004e40:	08004ead 	.word	0x08004ead
 8004e44:	08004f6d 	.word	0x08004f6d
 8004e48:	08004df9 	.word	0x08004df9
 8004e4c:	08004df9 	.word	0x08004df9
 8004e50:	08004fad 	.word	0x08004fad
 8004e54:	08004df9 	.word	0x08004df9
 8004e58:	08004ead 	.word	0x08004ead
 8004e5c:	08004df9 	.word	0x08004df9
 8004e60:	08004df9 	.word	0x08004df9
 8004e64:	08004f75 	.word	0x08004f75
 8004e68:	682b      	ldr	r3, [r5, #0]
 8004e6a:	1d1a      	adds	r2, r3, #4
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	602a      	str	r2, [r5, #0]
 8004e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0a4      	b.n	8004fc6 <_printf_i+0x1f6>
 8004e7c:	6820      	ldr	r0, [r4, #0]
 8004e7e:	6829      	ldr	r1, [r5, #0]
 8004e80:	0606      	lsls	r6, r0, #24
 8004e82:	f101 0304 	add.w	r3, r1, #4
 8004e86:	d50a      	bpl.n	8004e9e <_printf_i+0xce>
 8004e88:	680e      	ldr	r6, [r1, #0]
 8004e8a:	602b      	str	r3, [r5, #0]
 8004e8c:	2e00      	cmp	r6, #0
 8004e8e:	da03      	bge.n	8004e98 <_printf_i+0xc8>
 8004e90:	232d      	movs	r3, #45	; 0x2d
 8004e92:	4276      	negs	r6, r6
 8004e94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e98:	230a      	movs	r3, #10
 8004e9a:	485e      	ldr	r0, [pc, #376]	; (8005014 <_printf_i+0x244>)
 8004e9c:	e019      	b.n	8004ed2 <_printf_i+0x102>
 8004e9e:	680e      	ldr	r6, [r1, #0]
 8004ea0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ea4:	602b      	str	r3, [r5, #0]
 8004ea6:	bf18      	it	ne
 8004ea8:	b236      	sxthne	r6, r6
 8004eaa:	e7ef      	b.n	8004e8c <_printf_i+0xbc>
 8004eac:	682b      	ldr	r3, [r5, #0]
 8004eae:	6820      	ldr	r0, [r4, #0]
 8004eb0:	1d19      	adds	r1, r3, #4
 8004eb2:	6029      	str	r1, [r5, #0]
 8004eb4:	0601      	lsls	r1, r0, #24
 8004eb6:	d501      	bpl.n	8004ebc <_printf_i+0xec>
 8004eb8:	681e      	ldr	r6, [r3, #0]
 8004eba:	e002      	b.n	8004ec2 <_printf_i+0xf2>
 8004ebc:	0646      	lsls	r6, r0, #25
 8004ebe:	d5fb      	bpl.n	8004eb8 <_printf_i+0xe8>
 8004ec0:	881e      	ldrh	r6, [r3, #0]
 8004ec2:	2f6f      	cmp	r7, #111	; 0x6f
 8004ec4:	bf0c      	ite	eq
 8004ec6:	2308      	moveq	r3, #8
 8004ec8:	230a      	movne	r3, #10
 8004eca:	4852      	ldr	r0, [pc, #328]	; (8005014 <_printf_i+0x244>)
 8004ecc:	2100      	movs	r1, #0
 8004ece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ed2:	6865      	ldr	r5, [r4, #4]
 8004ed4:	2d00      	cmp	r5, #0
 8004ed6:	bfa8      	it	ge
 8004ed8:	6821      	ldrge	r1, [r4, #0]
 8004eda:	60a5      	str	r5, [r4, #8]
 8004edc:	bfa4      	itt	ge
 8004ede:	f021 0104 	bicge.w	r1, r1, #4
 8004ee2:	6021      	strge	r1, [r4, #0]
 8004ee4:	b90e      	cbnz	r6, 8004eea <_printf_i+0x11a>
 8004ee6:	2d00      	cmp	r5, #0
 8004ee8:	d04d      	beq.n	8004f86 <_printf_i+0x1b6>
 8004eea:	4615      	mov	r5, r2
 8004eec:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ef0:	fb03 6711 	mls	r7, r3, r1, r6
 8004ef4:	5dc7      	ldrb	r7, [r0, r7]
 8004ef6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004efa:	4637      	mov	r7, r6
 8004efc:	42bb      	cmp	r3, r7
 8004efe:	460e      	mov	r6, r1
 8004f00:	d9f4      	bls.n	8004eec <_printf_i+0x11c>
 8004f02:	2b08      	cmp	r3, #8
 8004f04:	d10b      	bne.n	8004f1e <_printf_i+0x14e>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	07de      	lsls	r6, r3, #31
 8004f0a:	d508      	bpl.n	8004f1e <_printf_i+0x14e>
 8004f0c:	6923      	ldr	r3, [r4, #16]
 8004f0e:	6861      	ldr	r1, [r4, #4]
 8004f10:	4299      	cmp	r1, r3
 8004f12:	bfde      	ittt	le
 8004f14:	2330      	movle	r3, #48	; 0x30
 8004f16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f1e:	1b52      	subs	r2, r2, r5
 8004f20:	6122      	str	r2, [r4, #16]
 8004f22:	464b      	mov	r3, r9
 8004f24:	4621      	mov	r1, r4
 8004f26:	4640      	mov	r0, r8
 8004f28:	f8cd a000 	str.w	sl, [sp]
 8004f2c:	aa03      	add	r2, sp, #12
 8004f2e:	f7ff fedf 	bl	8004cf0 <_printf_common>
 8004f32:	3001      	adds	r0, #1
 8004f34:	d14c      	bne.n	8004fd0 <_printf_i+0x200>
 8004f36:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3a:	b004      	add	sp, #16
 8004f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f40:	4834      	ldr	r0, [pc, #208]	; (8005014 <_printf_i+0x244>)
 8004f42:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f46:	6829      	ldr	r1, [r5, #0]
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f4e:	6029      	str	r1, [r5, #0]
 8004f50:	061d      	lsls	r5, r3, #24
 8004f52:	d514      	bpl.n	8004f7e <_printf_i+0x1ae>
 8004f54:	07df      	lsls	r7, r3, #31
 8004f56:	bf44      	itt	mi
 8004f58:	f043 0320 	orrmi.w	r3, r3, #32
 8004f5c:	6023      	strmi	r3, [r4, #0]
 8004f5e:	b91e      	cbnz	r6, 8004f68 <_printf_i+0x198>
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	f023 0320 	bic.w	r3, r3, #32
 8004f66:	6023      	str	r3, [r4, #0]
 8004f68:	2310      	movs	r3, #16
 8004f6a:	e7af      	b.n	8004ecc <_printf_i+0xfc>
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	f043 0320 	orr.w	r3, r3, #32
 8004f72:	6023      	str	r3, [r4, #0]
 8004f74:	2378      	movs	r3, #120	; 0x78
 8004f76:	4828      	ldr	r0, [pc, #160]	; (8005018 <_printf_i+0x248>)
 8004f78:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f7c:	e7e3      	b.n	8004f46 <_printf_i+0x176>
 8004f7e:	0659      	lsls	r1, r3, #25
 8004f80:	bf48      	it	mi
 8004f82:	b2b6      	uxthmi	r6, r6
 8004f84:	e7e6      	b.n	8004f54 <_printf_i+0x184>
 8004f86:	4615      	mov	r5, r2
 8004f88:	e7bb      	b.n	8004f02 <_printf_i+0x132>
 8004f8a:	682b      	ldr	r3, [r5, #0]
 8004f8c:	6826      	ldr	r6, [r4, #0]
 8004f8e:	1d18      	adds	r0, r3, #4
 8004f90:	6961      	ldr	r1, [r4, #20]
 8004f92:	6028      	str	r0, [r5, #0]
 8004f94:	0635      	lsls	r5, r6, #24
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	d501      	bpl.n	8004f9e <_printf_i+0x1ce>
 8004f9a:	6019      	str	r1, [r3, #0]
 8004f9c:	e002      	b.n	8004fa4 <_printf_i+0x1d4>
 8004f9e:	0670      	lsls	r0, r6, #25
 8004fa0:	d5fb      	bpl.n	8004f9a <_printf_i+0x1ca>
 8004fa2:	8019      	strh	r1, [r3, #0]
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4615      	mov	r5, r2
 8004fa8:	6123      	str	r3, [r4, #16]
 8004faa:	e7ba      	b.n	8004f22 <_printf_i+0x152>
 8004fac:	682b      	ldr	r3, [r5, #0]
 8004fae:	2100      	movs	r1, #0
 8004fb0:	1d1a      	adds	r2, r3, #4
 8004fb2:	602a      	str	r2, [r5, #0]
 8004fb4:	681d      	ldr	r5, [r3, #0]
 8004fb6:	6862      	ldr	r2, [r4, #4]
 8004fb8:	4628      	mov	r0, r5
 8004fba:	f000 f82f 	bl	800501c <memchr>
 8004fbe:	b108      	cbz	r0, 8004fc4 <_printf_i+0x1f4>
 8004fc0:	1b40      	subs	r0, r0, r5
 8004fc2:	6060      	str	r0, [r4, #4]
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	6123      	str	r3, [r4, #16]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fce:	e7a8      	b.n	8004f22 <_printf_i+0x152>
 8004fd0:	462a      	mov	r2, r5
 8004fd2:	4649      	mov	r1, r9
 8004fd4:	4640      	mov	r0, r8
 8004fd6:	6923      	ldr	r3, [r4, #16]
 8004fd8:	47d0      	blx	sl
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d0ab      	beq.n	8004f36 <_printf_i+0x166>
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	079b      	lsls	r3, r3, #30
 8004fe2:	d413      	bmi.n	800500c <_printf_i+0x23c>
 8004fe4:	68e0      	ldr	r0, [r4, #12]
 8004fe6:	9b03      	ldr	r3, [sp, #12]
 8004fe8:	4298      	cmp	r0, r3
 8004fea:	bfb8      	it	lt
 8004fec:	4618      	movlt	r0, r3
 8004fee:	e7a4      	b.n	8004f3a <_printf_i+0x16a>
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	4632      	mov	r2, r6
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	4640      	mov	r0, r8
 8004ff8:	47d0      	blx	sl
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d09b      	beq.n	8004f36 <_printf_i+0x166>
 8004ffe:	3501      	adds	r5, #1
 8005000:	68e3      	ldr	r3, [r4, #12]
 8005002:	9903      	ldr	r1, [sp, #12]
 8005004:	1a5b      	subs	r3, r3, r1
 8005006:	42ab      	cmp	r3, r5
 8005008:	dcf2      	bgt.n	8004ff0 <_printf_i+0x220>
 800500a:	e7eb      	b.n	8004fe4 <_printf_i+0x214>
 800500c:	2500      	movs	r5, #0
 800500e:	f104 0619 	add.w	r6, r4, #25
 8005012:	e7f5      	b.n	8005000 <_printf_i+0x230>
 8005014:	0800534d 	.word	0x0800534d
 8005018:	0800535e 	.word	0x0800535e

0800501c <memchr>:
 800501c:	4603      	mov	r3, r0
 800501e:	b510      	push	{r4, lr}
 8005020:	b2c9      	uxtb	r1, r1
 8005022:	4402      	add	r2, r0
 8005024:	4293      	cmp	r3, r2
 8005026:	4618      	mov	r0, r3
 8005028:	d101      	bne.n	800502e <memchr+0x12>
 800502a:	2000      	movs	r0, #0
 800502c:	e003      	b.n	8005036 <memchr+0x1a>
 800502e:	7804      	ldrb	r4, [r0, #0]
 8005030:	3301      	adds	r3, #1
 8005032:	428c      	cmp	r4, r1
 8005034:	d1f6      	bne.n	8005024 <memchr+0x8>
 8005036:	bd10      	pop	{r4, pc}

08005038 <memcpy>:
 8005038:	440a      	add	r2, r1
 800503a:	4291      	cmp	r1, r2
 800503c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005040:	d100      	bne.n	8005044 <memcpy+0xc>
 8005042:	4770      	bx	lr
 8005044:	b510      	push	{r4, lr}
 8005046:	f811 4b01 	ldrb.w	r4, [r1], #1
 800504a:	4291      	cmp	r1, r2
 800504c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005050:	d1f9      	bne.n	8005046 <memcpy+0xe>
 8005052:	bd10      	pop	{r4, pc}

08005054 <memmove>:
 8005054:	4288      	cmp	r0, r1
 8005056:	b510      	push	{r4, lr}
 8005058:	eb01 0402 	add.w	r4, r1, r2
 800505c:	d902      	bls.n	8005064 <memmove+0x10>
 800505e:	4284      	cmp	r4, r0
 8005060:	4623      	mov	r3, r4
 8005062:	d807      	bhi.n	8005074 <memmove+0x20>
 8005064:	1e43      	subs	r3, r0, #1
 8005066:	42a1      	cmp	r1, r4
 8005068:	d008      	beq.n	800507c <memmove+0x28>
 800506a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800506e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005072:	e7f8      	b.n	8005066 <memmove+0x12>
 8005074:	4601      	mov	r1, r0
 8005076:	4402      	add	r2, r0
 8005078:	428a      	cmp	r2, r1
 800507a:	d100      	bne.n	800507e <memmove+0x2a>
 800507c:	bd10      	pop	{r4, pc}
 800507e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005082:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005086:	e7f7      	b.n	8005078 <memmove+0x24>

08005088 <_free_r>:
 8005088:	b538      	push	{r3, r4, r5, lr}
 800508a:	4605      	mov	r5, r0
 800508c:	2900      	cmp	r1, #0
 800508e:	d040      	beq.n	8005112 <_free_r+0x8a>
 8005090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005094:	1f0c      	subs	r4, r1, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	bfb8      	it	lt
 800509a:	18e4      	addlt	r4, r4, r3
 800509c:	f000 f910 	bl	80052c0 <__malloc_lock>
 80050a0:	4a1c      	ldr	r2, [pc, #112]	; (8005114 <_free_r+0x8c>)
 80050a2:	6813      	ldr	r3, [r2, #0]
 80050a4:	b933      	cbnz	r3, 80050b4 <_free_r+0x2c>
 80050a6:	6063      	str	r3, [r4, #4]
 80050a8:	6014      	str	r4, [r2, #0]
 80050aa:	4628      	mov	r0, r5
 80050ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050b0:	f000 b90c 	b.w	80052cc <__malloc_unlock>
 80050b4:	42a3      	cmp	r3, r4
 80050b6:	d908      	bls.n	80050ca <_free_r+0x42>
 80050b8:	6820      	ldr	r0, [r4, #0]
 80050ba:	1821      	adds	r1, r4, r0
 80050bc:	428b      	cmp	r3, r1
 80050be:	bf01      	itttt	eq
 80050c0:	6819      	ldreq	r1, [r3, #0]
 80050c2:	685b      	ldreq	r3, [r3, #4]
 80050c4:	1809      	addeq	r1, r1, r0
 80050c6:	6021      	streq	r1, [r4, #0]
 80050c8:	e7ed      	b.n	80050a6 <_free_r+0x1e>
 80050ca:	461a      	mov	r2, r3
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	b10b      	cbz	r3, 80050d4 <_free_r+0x4c>
 80050d0:	42a3      	cmp	r3, r4
 80050d2:	d9fa      	bls.n	80050ca <_free_r+0x42>
 80050d4:	6811      	ldr	r1, [r2, #0]
 80050d6:	1850      	adds	r0, r2, r1
 80050d8:	42a0      	cmp	r0, r4
 80050da:	d10b      	bne.n	80050f4 <_free_r+0x6c>
 80050dc:	6820      	ldr	r0, [r4, #0]
 80050de:	4401      	add	r1, r0
 80050e0:	1850      	adds	r0, r2, r1
 80050e2:	4283      	cmp	r3, r0
 80050e4:	6011      	str	r1, [r2, #0]
 80050e6:	d1e0      	bne.n	80050aa <_free_r+0x22>
 80050e8:	6818      	ldr	r0, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	4401      	add	r1, r0
 80050ee:	6011      	str	r1, [r2, #0]
 80050f0:	6053      	str	r3, [r2, #4]
 80050f2:	e7da      	b.n	80050aa <_free_r+0x22>
 80050f4:	d902      	bls.n	80050fc <_free_r+0x74>
 80050f6:	230c      	movs	r3, #12
 80050f8:	602b      	str	r3, [r5, #0]
 80050fa:	e7d6      	b.n	80050aa <_free_r+0x22>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	1821      	adds	r1, r4, r0
 8005100:	428b      	cmp	r3, r1
 8005102:	bf01      	itttt	eq
 8005104:	6819      	ldreq	r1, [r3, #0]
 8005106:	685b      	ldreq	r3, [r3, #4]
 8005108:	1809      	addeq	r1, r1, r0
 800510a:	6021      	streq	r1, [r4, #0]
 800510c:	6063      	str	r3, [r4, #4]
 800510e:	6054      	str	r4, [r2, #4]
 8005110:	e7cb      	b.n	80050aa <_free_r+0x22>
 8005112:	bd38      	pop	{r3, r4, r5, pc}
 8005114:	20000224 	.word	0x20000224

08005118 <sbrk_aligned>:
 8005118:	b570      	push	{r4, r5, r6, lr}
 800511a:	4e0e      	ldr	r6, [pc, #56]	; (8005154 <sbrk_aligned+0x3c>)
 800511c:	460c      	mov	r4, r1
 800511e:	6831      	ldr	r1, [r6, #0]
 8005120:	4605      	mov	r5, r0
 8005122:	b911      	cbnz	r1, 800512a <sbrk_aligned+0x12>
 8005124:	f000 f8bc 	bl	80052a0 <_sbrk_r>
 8005128:	6030      	str	r0, [r6, #0]
 800512a:	4621      	mov	r1, r4
 800512c:	4628      	mov	r0, r5
 800512e:	f000 f8b7 	bl	80052a0 <_sbrk_r>
 8005132:	1c43      	adds	r3, r0, #1
 8005134:	d00a      	beq.n	800514c <sbrk_aligned+0x34>
 8005136:	1cc4      	adds	r4, r0, #3
 8005138:	f024 0403 	bic.w	r4, r4, #3
 800513c:	42a0      	cmp	r0, r4
 800513e:	d007      	beq.n	8005150 <sbrk_aligned+0x38>
 8005140:	1a21      	subs	r1, r4, r0
 8005142:	4628      	mov	r0, r5
 8005144:	f000 f8ac 	bl	80052a0 <_sbrk_r>
 8005148:	3001      	adds	r0, #1
 800514a:	d101      	bne.n	8005150 <sbrk_aligned+0x38>
 800514c:	f04f 34ff 	mov.w	r4, #4294967295
 8005150:	4620      	mov	r0, r4
 8005152:	bd70      	pop	{r4, r5, r6, pc}
 8005154:	20000228 	.word	0x20000228

08005158 <_malloc_r>:
 8005158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800515c:	1ccd      	adds	r5, r1, #3
 800515e:	f025 0503 	bic.w	r5, r5, #3
 8005162:	3508      	adds	r5, #8
 8005164:	2d0c      	cmp	r5, #12
 8005166:	bf38      	it	cc
 8005168:	250c      	movcc	r5, #12
 800516a:	2d00      	cmp	r5, #0
 800516c:	4607      	mov	r7, r0
 800516e:	db01      	blt.n	8005174 <_malloc_r+0x1c>
 8005170:	42a9      	cmp	r1, r5
 8005172:	d905      	bls.n	8005180 <_malloc_r+0x28>
 8005174:	230c      	movs	r3, #12
 8005176:	2600      	movs	r6, #0
 8005178:	603b      	str	r3, [r7, #0]
 800517a:	4630      	mov	r0, r6
 800517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005180:	4e2e      	ldr	r6, [pc, #184]	; (800523c <_malloc_r+0xe4>)
 8005182:	f000 f89d 	bl	80052c0 <__malloc_lock>
 8005186:	6833      	ldr	r3, [r6, #0]
 8005188:	461c      	mov	r4, r3
 800518a:	bb34      	cbnz	r4, 80051da <_malloc_r+0x82>
 800518c:	4629      	mov	r1, r5
 800518e:	4638      	mov	r0, r7
 8005190:	f7ff ffc2 	bl	8005118 <sbrk_aligned>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	4604      	mov	r4, r0
 8005198:	d14d      	bne.n	8005236 <_malloc_r+0xde>
 800519a:	6834      	ldr	r4, [r6, #0]
 800519c:	4626      	mov	r6, r4
 800519e:	2e00      	cmp	r6, #0
 80051a0:	d140      	bne.n	8005224 <_malloc_r+0xcc>
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	4631      	mov	r1, r6
 80051a6:	4638      	mov	r0, r7
 80051a8:	eb04 0803 	add.w	r8, r4, r3
 80051ac:	f000 f878 	bl	80052a0 <_sbrk_r>
 80051b0:	4580      	cmp	r8, r0
 80051b2:	d13a      	bne.n	800522a <_malloc_r+0xd2>
 80051b4:	6821      	ldr	r1, [r4, #0]
 80051b6:	3503      	adds	r5, #3
 80051b8:	1a6d      	subs	r5, r5, r1
 80051ba:	f025 0503 	bic.w	r5, r5, #3
 80051be:	3508      	adds	r5, #8
 80051c0:	2d0c      	cmp	r5, #12
 80051c2:	bf38      	it	cc
 80051c4:	250c      	movcc	r5, #12
 80051c6:	4638      	mov	r0, r7
 80051c8:	4629      	mov	r1, r5
 80051ca:	f7ff ffa5 	bl	8005118 <sbrk_aligned>
 80051ce:	3001      	adds	r0, #1
 80051d0:	d02b      	beq.n	800522a <_malloc_r+0xd2>
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	442b      	add	r3, r5
 80051d6:	6023      	str	r3, [r4, #0]
 80051d8:	e00e      	b.n	80051f8 <_malloc_r+0xa0>
 80051da:	6822      	ldr	r2, [r4, #0]
 80051dc:	1b52      	subs	r2, r2, r5
 80051de:	d41e      	bmi.n	800521e <_malloc_r+0xc6>
 80051e0:	2a0b      	cmp	r2, #11
 80051e2:	d916      	bls.n	8005212 <_malloc_r+0xba>
 80051e4:	1961      	adds	r1, r4, r5
 80051e6:	42a3      	cmp	r3, r4
 80051e8:	6025      	str	r5, [r4, #0]
 80051ea:	bf18      	it	ne
 80051ec:	6059      	strne	r1, [r3, #4]
 80051ee:	6863      	ldr	r3, [r4, #4]
 80051f0:	bf08      	it	eq
 80051f2:	6031      	streq	r1, [r6, #0]
 80051f4:	5162      	str	r2, [r4, r5]
 80051f6:	604b      	str	r3, [r1, #4]
 80051f8:	4638      	mov	r0, r7
 80051fa:	f104 060b 	add.w	r6, r4, #11
 80051fe:	f000 f865 	bl	80052cc <__malloc_unlock>
 8005202:	f026 0607 	bic.w	r6, r6, #7
 8005206:	1d23      	adds	r3, r4, #4
 8005208:	1af2      	subs	r2, r6, r3
 800520a:	d0b6      	beq.n	800517a <_malloc_r+0x22>
 800520c:	1b9b      	subs	r3, r3, r6
 800520e:	50a3      	str	r3, [r4, r2]
 8005210:	e7b3      	b.n	800517a <_malloc_r+0x22>
 8005212:	6862      	ldr	r2, [r4, #4]
 8005214:	42a3      	cmp	r3, r4
 8005216:	bf0c      	ite	eq
 8005218:	6032      	streq	r2, [r6, #0]
 800521a:	605a      	strne	r2, [r3, #4]
 800521c:	e7ec      	b.n	80051f8 <_malloc_r+0xa0>
 800521e:	4623      	mov	r3, r4
 8005220:	6864      	ldr	r4, [r4, #4]
 8005222:	e7b2      	b.n	800518a <_malloc_r+0x32>
 8005224:	4634      	mov	r4, r6
 8005226:	6876      	ldr	r6, [r6, #4]
 8005228:	e7b9      	b.n	800519e <_malloc_r+0x46>
 800522a:	230c      	movs	r3, #12
 800522c:	4638      	mov	r0, r7
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	f000 f84c 	bl	80052cc <__malloc_unlock>
 8005234:	e7a1      	b.n	800517a <_malloc_r+0x22>
 8005236:	6025      	str	r5, [r4, #0]
 8005238:	e7de      	b.n	80051f8 <_malloc_r+0xa0>
 800523a:	bf00      	nop
 800523c:	20000224 	.word	0x20000224

08005240 <_realloc_r>:
 8005240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005244:	4680      	mov	r8, r0
 8005246:	4614      	mov	r4, r2
 8005248:	460e      	mov	r6, r1
 800524a:	b921      	cbnz	r1, 8005256 <_realloc_r+0x16>
 800524c:	4611      	mov	r1, r2
 800524e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005252:	f7ff bf81 	b.w	8005158 <_malloc_r>
 8005256:	b92a      	cbnz	r2, 8005264 <_realloc_r+0x24>
 8005258:	f7ff ff16 	bl	8005088 <_free_r>
 800525c:	4625      	mov	r5, r4
 800525e:	4628      	mov	r0, r5
 8005260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005264:	f000 f838 	bl	80052d8 <_malloc_usable_size_r>
 8005268:	4284      	cmp	r4, r0
 800526a:	4607      	mov	r7, r0
 800526c:	d802      	bhi.n	8005274 <_realloc_r+0x34>
 800526e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005272:	d812      	bhi.n	800529a <_realloc_r+0x5a>
 8005274:	4621      	mov	r1, r4
 8005276:	4640      	mov	r0, r8
 8005278:	f7ff ff6e 	bl	8005158 <_malloc_r>
 800527c:	4605      	mov	r5, r0
 800527e:	2800      	cmp	r0, #0
 8005280:	d0ed      	beq.n	800525e <_realloc_r+0x1e>
 8005282:	42bc      	cmp	r4, r7
 8005284:	4622      	mov	r2, r4
 8005286:	4631      	mov	r1, r6
 8005288:	bf28      	it	cs
 800528a:	463a      	movcs	r2, r7
 800528c:	f7ff fed4 	bl	8005038 <memcpy>
 8005290:	4631      	mov	r1, r6
 8005292:	4640      	mov	r0, r8
 8005294:	f7ff fef8 	bl	8005088 <_free_r>
 8005298:	e7e1      	b.n	800525e <_realloc_r+0x1e>
 800529a:	4635      	mov	r5, r6
 800529c:	e7df      	b.n	800525e <_realloc_r+0x1e>
	...

080052a0 <_sbrk_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	2300      	movs	r3, #0
 80052a4:	4d05      	ldr	r5, [pc, #20]	; (80052bc <_sbrk_r+0x1c>)
 80052a6:	4604      	mov	r4, r0
 80052a8:	4608      	mov	r0, r1
 80052aa:	602b      	str	r3, [r5, #0]
 80052ac:	f7fc fcf6 	bl	8001c9c <_sbrk>
 80052b0:	1c43      	adds	r3, r0, #1
 80052b2:	d102      	bne.n	80052ba <_sbrk_r+0x1a>
 80052b4:	682b      	ldr	r3, [r5, #0]
 80052b6:	b103      	cbz	r3, 80052ba <_sbrk_r+0x1a>
 80052b8:	6023      	str	r3, [r4, #0]
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
 80052bc:	2000022c 	.word	0x2000022c

080052c0 <__malloc_lock>:
 80052c0:	4801      	ldr	r0, [pc, #4]	; (80052c8 <__malloc_lock+0x8>)
 80052c2:	f000 b811 	b.w	80052e8 <__retarget_lock_acquire_recursive>
 80052c6:	bf00      	nop
 80052c8:	20000230 	.word	0x20000230

080052cc <__malloc_unlock>:
 80052cc:	4801      	ldr	r0, [pc, #4]	; (80052d4 <__malloc_unlock+0x8>)
 80052ce:	f000 b80c 	b.w	80052ea <__retarget_lock_release_recursive>
 80052d2:	bf00      	nop
 80052d4:	20000230 	.word	0x20000230

080052d8 <_malloc_usable_size_r>:
 80052d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052dc:	1f18      	subs	r0, r3, #4
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bfbc      	itt	lt
 80052e2:	580b      	ldrlt	r3, [r1, r0]
 80052e4:	18c0      	addlt	r0, r0, r3
 80052e6:	4770      	bx	lr

080052e8 <__retarget_lock_acquire_recursive>:
 80052e8:	4770      	bx	lr

080052ea <__retarget_lock_release_recursive>:
 80052ea:	4770      	bx	lr

080052ec <_init>:
 80052ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ee:	bf00      	nop
 80052f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052f2:	bc08      	pop	{r3}
 80052f4:	469e      	mov	lr, r3
 80052f6:	4770      	bx	lr

080052f8 <_fini>:
 80052f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fa:	bf00      	nop
 80052fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052fe:	bc08      	pop	{r3}
 8005300:	469e      	mov	lr, r3
 8005302:	4770      	bx	lr
