
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar 10 13:57:17 2025
Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/mac_array.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell mac_array
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 13:57:31 2025
viaInitial ends at Mon Mar 10 13:57:31 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.27min, fe_mem=469.1M) ***
*** Begin netlist parsing (mem=469.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/mac_array.v'

*** Memory Usage v#1 (Current mem = 476.059M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=476.1M) ***
Set top cell to mac_array.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mac_array ...
*** Netlist is unique.
** info: there are 1674 modules.
** info: there are 25783 stdCell insts.

*** Memory Usage v#1 (Current mem = 544.891M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/mac_array.sdc' ...
Current (total cpu=0:00:12.2, real=0:00:17.0, peak res=297.7M, current mem=665.7M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_array.sdc, Line 10).

INFO (CTE): Reading of timing constraints file ./constraints/mac_array.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=312.9M, current mem=683.0M)
Current (total cpu=0:00:12.3, real=0:00:18.0, peak res=312.9M, current mem=683.0M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat mac_array
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for genblk1_0__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id0) and all their descendants.
Reset to color id 0 for genblk1_1__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id1) and all their descendants.
Reset to color id 0 for genblk1_2__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id2) and all their descendants.
Reset to color id 0 for genblk1_3__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id3) and all their descendants.
Reset to color id 0 for genblk1_4__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id4) and all their descendants.
Reset to color id 0 for genblk1_5__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id5) and all their descendants.
Reset to color id 0 for genblk1_6__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id6) and all their descendants.
Reset to color id 0 for genblk1_7__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id7) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 818.586M, initial mem = 149.258M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar 10 13:57:41 2025
viaInitial ends at Mon Mar 10 13:57:41 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.27min, fe_real=0.43min, fe_mem=688.1M) ***
*** Begin netlist parsing (mem=688.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.v.gz'

*** Memory Usage v#1 (Current mem = 688.113M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=688.1M) ***
Set top cell to mac_array.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mac_array ...
*** Netlist is unique.
** info: there are 1674 modules.
** info: there are 27706 stdCell insts.

*** Memory Usage v#1 (Current mem = 728.625M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:17.4, real=0:00:27.0, peak res=446.5M, current mem=865.5M)
mac_array
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=456.5M, current mem=876.7M)
Current (total cpu=0:00:17.5, real=0:00:27.0, peak res=456.5M, current mem=876.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.fp.gz (mem = 887.7M).
*info: reset 29006 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 872800 868000)
 ... processed partition successfully.
There are 64 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 887.7M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=888.7M) ***
Total net length = 3.577e+05 (1.792e+05 1.785e+05) (ext = 4.648e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 13:54:28 2025 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 28917 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=917.1M) ***
Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz', current time is Mon Mar 10 13:57:45 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz' is parsed, current time is Mon Mar 10 13:57:45 2025.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
*** Message Summary: 2231 warning(s), 4 error(s)

<CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
Estimated cell power/ground rail width = 0.365 um
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 464 filler insts (cell DCAP64 / prefix FILLER).
*INFO:   Added 516 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 2378 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 21553 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 4814 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 4866 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 5411 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 40002 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 40002 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 67708 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_array.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/mac_array.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 3376 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1009.3M, init mem=1009.3M)
*info: Placed = 67708         
*info: Unplaced = 0           
Placement Density:100.00%(172390/172390)
Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1009.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       3376
    Delay constrained sinks:     3376
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  --------------------------------------------------------------
  Layer    Via Cell      Res.     Cap.     RC       Top of Stack
  Range                  (Ohm)    (fF)     (fs)     Only
  --------------------------------------------------------------
  M1-M2    VIA12_1cut    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut    1.500    0.030    0.046    false
  M3-M4    VIA34_1cut    1.500    0.030    0.046    false
  M4-M5    VIA45_1cut    1.500    0.030    0.046    false
  M5-M6    VIA56_1cut    1.500    0.028    0.043    false
  M6-M7    VIA67_1cut    0.220    0.099    0.022    false
  M7-M8    VIA78_1cut    0.220    0.119    0.026    false
  --------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=28915  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28915 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 63 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.428000e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28852 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 3.910608e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 92220
[NR-eagl] Layer2(M2)(V) length: 1.550424e+05um, number of vias: 125663
[NR-eagl] Layer3(M3)(H) length: 1.755086e+05um, number of vias: 3773
[NR-eagl] Layer4(M4)(V) length: 3.827484e+04um, number of vias: 1528
[NR-eagl] Layer5(M5)(H) length: 2.515148e+04um, number of vias: 1155
[NR-eagl] Layer6(M6)(V) length: 9.555255e+03um, number of vias: 647
[NR-eagl] Layer7(M7)(H) length: 1.808700e+03um, number of vias: 684
[NR-eagl] Layer8(M8)(V) length: 3.042000e+03um, number of vias: 0
[NR-eagl] Total length: 4.083832e+05um, number of vias: 225670
[NR-eagl] End Peak syMemory usage = 1143.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 189397.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       3376
    Delay constrained sinks:     3376
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=64, i=0, cg=0, l=0, total=64
      cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:00:35.6 mem=1199.7M) ***
Total net bbox length = 3.655e+05 (1.831e+05 1.825e+05) (ext = 4.513e+04)
**ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.655e+05 (1.831e+05 1.825e+05) (ext = 4.513e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.7MB
*** Finished refinePlace (0:00:35.7 mem=1199.7M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2.8,3.24)              1
      [3.24,3.68)             8
      [3.68,4.12)             0
      [4.12,4.56)             0
      [4.56,5)                0
      [5,5.44)                1
      [5.44,5.88)             1
      [5.88,6.32)             0
      [6.32,6.76)             0
      [6.76,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          7.2          (185.308,188.917)    (185.308,181.718)    ccl clock buffer, uid:A11fa7 (a lib_cell CKBD16) at (182.800,181.000), in power domain auto-default
          5.62         (276.707,188.917)    (277.293,183.882)    ccl clock buffer, uid:A11fc8 (a lib_cell CKBD16) at (274.200,182.800), in power domain auto-default
          5.4          (185.308,192.518)    (187.107,196.118)    ccl clock buffer, uid:A11fb0 (a lib_cell CKBD16) at (184.600,195.400), in power domain auto-default
          3.6          (276.707,188.917)    (276.707,192.518)    ccl clock buffer, uid:A11fbf (a lib_cell CKBD16) at (274.200,191.800), in power domain auto-default
          3.6          (276.108,84.517)     (276.108,80.918)     ccl clock buffer, uid:A11fc5 (a lib_cell CKBD16) at (273.600,80.200), in power domain auto-default
          3.6          (182.907,300.517)    (182.907,296.918)    ccl clock buffer, uid:A11fb8 (a lib_cell CKBD16) at (180.400,296.200), in power domain auto-default
          3.6          (306.507,188.917)    (306.507,185.317)    ccl clock buffer, uid:A11fa1 (a lib_cell CKBD16) at (304.000,184.600), in power domain auto-default
          3.6          (274.308,278.918)    (274.308,282.517)    ccl clock buffer, uid:A11f98 (a lib_cell CKBD16) at (271.800,281.800), in power domain auto-default
          3.6          (274.308,278.918)    (274.308,275.317)    ccl clock buffer, uid:A11fa8 (a lib_cell CKBD16) at (271.800,274.600), in power domain auto-default
          3.6          (185.308,188.917)    (185.308,192.518)    ccl clock buffer, uid:A12007 (a lib_cell CKBD16) at (182.800,191.800), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=64, i=0, cg=0, l=0, total=64
      cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
      gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
      wire capacitance : top=0.000pF, trunk=0.403pF, leaf=3.184pF, total=3.587pF
      wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.302, avg=0.236, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.211, 0.236, 0.264}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
    Clock network insertion delays are now [0.211ns, 0.302ns] average 0.236ns std.dev 0.013ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67772 and nets=32044 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1195.586M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=64, i=0, cg=0, l=0, total=64
  Rebuilding timing graph   cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
  Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
    skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
  Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=64, i=0, cg=0, l=0, total=64
      cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
      gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
      wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
      wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
    Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=64, i=0, cg=0, l=0, total=64
      cell areas     : b=645.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=645.120um^2
      gate capacitance : top=0.000pF, trunk=0.352pF, leaf=3.242pF, total=3.594pF
      wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.200pF, total=3.606pF
      wire lengths   : top=0.000um, trunk=2560.015um, leaf=17407.917um, total=19967.932um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.088),top(nil), margined worst slew is leaf(0.101),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.212, max=0.302, avg=0.237, sd=0.013], skew [0.090 vs 0.057*, 94.7% {0.212, 0.236, 0.265}] (wid=0.030 ws=0.025) (gid=0.285 gs=0.081)
    Clock network insertion delays are now [0.212ns, 0.302ns] average 0.237ns std.dev 0.013ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
      wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
    Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
      wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
    Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
      wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
    Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
      wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
    Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.473pF, leaf=3.200pF, total=3.673pF
      wire lengths   : top=0.000um, trunk=2991.352um, leaf=17407.917um, total=20399.270um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.105),top(nil), margined worst slew is leaf(0.101),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.252, avg=0.183, sd=0.015], skew [0.097 vs 0.057*, 94.2% {0.155, 0.181, 0.209}] (wid=0.050 ws=0.044) (gid=0.227 gs=0.096)
    Clock network insertion delays are now [0.155ns, 0.252ns] average 0.183ns std.dev 0.015ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 528 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=632.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=632.880um^2
      gate capacitance : top=0.000pF, trunk=0.345pF, leaf=3.242pF, total=3.587pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=3.192pF, total=3.644pF
      wire lengths   : top=0.000um, trunk=2856.700um, leaf=17367.188um, total=20223.888um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.104),top(nil), margined worst slew is leaf(0.101),trunk(0.104),top(nil)
      skew_group clk/CON: insertion delay [min=0.155, max=0.239, avg=0.182, sd=0.014], skew [0.084 vs 0.057*, 94.4% {0.155, 0.179, 0.208}] (wid=0.046 ws=0.040) (gid=0.224 gs=0.094)
    Clock network insertion delays are now [0.155ns, 0.239ns] average 0.182ns std.dev 0.014ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=563.760um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=563.760um^2
      gate capacitance : top=0.000pF, trunk=0.310pF, leaf=3.242pF, total=3.551pF
      wire capacitance : top=0.000pF, trunk=0.451pF, leaf=3.193pF, total=3.645pF
      wire lengths   : top=0.000um, trunk=2855.148um, leaf=17373.500um, total=20228.648um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.158, max=0.239, avg=0.184, sd=0.014], skew [0.080 vs 0.057*, 94.2% {0.158, 0.181, 0.210}] (wid=0.045 ws=0.040) (gid=0.224 gs=0.088)
    Clock network insertion delays are now [0.158ns, 0.239ns] average 0.184ns std.dev 0.014ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 348 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=63, i=0, cg=0, l=0, total=63
      cell areas     : b=561.600um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=561.600um^2
      gate capacitance : top=0.000pF, trunk=0.309pF, leaf=3.242pF, total=3.550pF
      wire capacitance : top=0.000pF, trunk=0.474pF, leaf=3.208pF, total=3.682pF
      wire lengths   : top=0.000um, trunk=3005.170um, leaf=17470.398um, total=20475.568um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.162, max=0.239, avg=0.186, sd=0.014], skew [0.077 vs 0.057*, 94.3% {0.162, 0.184, 0.212}] (wid=0.046 ws=0.037) (gid=0.227 gs=0.091)
    Clock network insertion delays are now [0.162ns, 0.239ns] average 0.186ns std.dev 0.014ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=135, i=0, cg=0, l=0, total=135
          cell areas     : b=887.040um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=887.040um^2
          gate capacitance : top=0.000pF, trunk=0.288pF, leaf=3.453pF, total=3.742pF
          wire capacitance : top=0.000pF, trunk=0.517pF, leaf=4.058pF, total=4.575pF
          wire lengths   : top=0.000um, trunk=3267.980um, leaf=22866.345um, total=26134.325um
          sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts    : b=141, i=0, cg=0, l=0, total=141
          cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
          gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
          wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
          wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
          sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays, iteration 3... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
          cell counts    : b=141, i=0, cg=0, l=0, total=141
          cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
          gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
          wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
          wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
          sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3:none
      Approximately balancing fragments, wire and cell delays, iteration 3 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=141, i=0, cg=0, l=0, total=141
      cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
      wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    Clock network insertion delays are now [0.173ns, 0.239ns] average 0.216ns std.dev 0.018ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=141, i=0, cg=0, l=0, total=141
    cell areas     : b=908.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=908.280um^2
    gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.470pF, total=3.755pF
    wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.125pF, total=4.647pF
    wire lengths   : top=0.000um, trunk=3302.703um, leaf=23316.525um, total=26619.228um
    sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.173, max=0.239, avg=0.216, sd=0.018], skew [0.066 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.088)
  Clock network insertion delays are now [0.173ns, 0.239ns] average 0.216ns std.dev 0.018ns
  Improving fragments clock skew... 
    Iteration 1... 
      Path optimization required 52 stage delay updates 
      Path optimization required 232 stage delay updates 
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=141, i=0, cg=0, l=0, total=141
      cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
      wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
      wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
    Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=141, i=0, cg=0, l=0, total=141
          cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
          gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
          wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
          wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
          sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=141, i=0, cg=0, l=0, total=141
      cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
      wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
      wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
    Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
BalancingStep Approximately balancing step has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2386}
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=141, i=0, cg=0, l=0, total=141
      cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
      wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
      wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
    Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
BalancingStep Fixing clock tree overload has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2386}
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=141, i=0, cg=0, l=0, total=141
      cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
      wire capacitance : top=0.000pF, trunk=0.520pF, leaf=4.118pF, total=4.638pF
      wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.061 vs 0.057*, 81.5% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.038) (gid=0.230 gs=0.084)
    Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
BalancingStep Approximately balancing paths has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2386}
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67849 and nets=32019 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1134.652M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=141, i=0, cg=0, l=0, total=141
  Rebuilding timing graph   cell areas     : b=912.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=912.960um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.472pF, total=3.757pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.522pF, leaf=4.126pF, total=4.647pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3292.323um, leaf=23266.933um, total=26559.255um
  Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.177, max=0.239, avg=0.216, sd=0.018], skew [0.062 vs 0.057*, 81.9% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.084)
  Clock network insertion delays are now [0.177ns, 0.239ns] average 0.216ns std.dev 0.018ns
  Improving clock skew... 
    Iteration 1... 
      Path optimization required 58 stage delay updates 
      Path optimization required 0 stage delay updates 
      Path optimization required 0 stage delay updates 
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=914.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=914.400um^2
      gate capacitance : top=0.000pF, trunk=0.285pF, leaf=3.473pF, total=3.758pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.127pF, total=4.648pF
      wire lengths   : top=0.000um, trunk=3291.933um, leaf=23270.515um, total=26562.448um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.216, sd=0.018], skew [0.057 vs 0.057, 81.9% {0.194, 0.223, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
    Clock network insertion delays are now [0.182ns, 0.239ns] average 0.216ns std.dev 0.018ns
BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2391}
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=3.758pF fall=3.699pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=3.736pF fall=3.678pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
      gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
      wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
    Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2391}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
      gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
      wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
    Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
      gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      wire capacitance : top=0.000pF, trunk=0.521pF, leaf=4.126pF, total=4.648pF
      wire lengths   : top=0.000um, trunk=3291.928um, leaf=23268.530um, total=26560.458um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.182, max=0.239, avg=0.217, sd=0.018], skew [0.057 vs 0.057, 77.3% {0.196, 0.225, 0.239}] (wid=0.045 ws=0.039) (gid=0.230 gs=0.082)
    Clock network insertion delays are now [0.182ns, 0.239ns] average 0.217ns std.dev 0.018ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2386 -> 2391}
  Improving insertion delay done.
  Total capacitance is (rise=8.383pF fall=8.326pF), of which (rise=4.648pF fall=4.648pF) is wire, and (rise=3.736pF fall=3.678pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:30 mem=1199.9M) ***
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.9MB
*** Finished refinePlace (0:01:31 mem=1199.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:31 mem=1199.9M) ***
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1199.9MB
*** Finished refinePlace (0:01:31 mem=1199.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 28914 (unrouted=0, trialRouted=28914, noStatus=0, routed=0, fixed=0)
(Not counting 2963 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.426M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 143 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 143 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar 10 13:59:07 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 32018 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29102. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29103. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f94 FILLER_29104. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f97 genblk1_5__mac_col_inst/mac_8in_instance/U2146. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f97 FILLER_4959. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 FILLER_26734. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 genblk1_0__mac_col_inst/FE_OFC852_q_temp_67_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f98 genblk1_0__mac_col_inst/mac_8in_instance/U1019. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26443. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26442. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26441. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 genblk1_3__mac_col_inst/mac_8in_instance/U661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26446. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26445. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f99 FILLER_26444. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36197. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36198. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a genblk1_3__mac_col_inst/mac_8in_instance/U1967. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a genblk1_3__mac_col_inst/mac_8in_instance/U863. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_A11f9a FILLER_36199. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 499 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 945.21 (MB), peak = 978.95 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 13:59:25 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 13:59:26 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    91.64%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.06%
#  Metal 4        V        1867         315       21025     1.35%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13662       2.74%  168200    11.72%
#
#  143 nets (0.45%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 949.25 (MB), peak = 978.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 975.24 (MB), peak = 978.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.72 (MB), peak = 978.96 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2963 (skipped).
#Total number of selected nets for routing = 143.
#Total number of unselected nets (but routable) for routing = 28914 (skipped).
#Total number of nets in the design = 32020.
#
#28914 skipped nets do not have any wires.
#143 routable nets have only global wires.
#143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143               0  
#------------------------------------------------
#        Total                143               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                143                 60           28854  
#-------------------------------------------------------------------
#        Total                143                 60           28854  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 26589 um.
#Total half perimeter of net bounding box = 15703 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 87 um.
#Total wire length on LAYER M3 = 14391 um.
#Total wire length on LAYER M4 = 11952 um.
#Total wire length on LAYER M5 = 45 um.
#Total wire length on LAYER M6 = 114 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 9726
#Up-Via Summary (total 9726):
#           
#-----------------------
#  Metal 1         3660
#  Metal 2         3302
#  Metal 3         2730
#  Metal 4           17
#  Metal 5           17
#-----------------------
#                  9726 
#
#Total number of involved priority nets 143
#Maximum src to sink distance for priority net 362.6
#Average of max src_to_sink distance for priority net 96.4
#Average of ave src_to_sink distance for priority net 64.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.01 (MB), peak = 979.02 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.20 (MB), peak = 979.02 (MB)
#Start Track Assignment.
#Done with 2601 horizontal wires in 2 hboxes and 2030 vertical wires in 2 hboxes.
#Done with 91 horizontal wires in 2 hboxes and 48 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 28521 um.
#Total half perimeter of net bounding box = 15703 um.
#Total wire length on LAYER M1 = 1867 um.
#Total wire length on LAYER M2 = 86 um.
#Total wire length on LAYER M3 = 14398 um.
#Total wire length on LAYER M4 = 12006 um.
#Total wire length on LAYER M5 = 47 um.
#Total wire length on LAYER M6 = 116 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 9726
#Up-Via Summary (total 9726):
#           
#-----------------------
#  Metal 1         3660
#  Metal 2         3302
#  Metal 3         2730
#  Metal 4           17
#  Metal 5           17
#-----------------------
#                  9726 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 969.44 (MB), peak = 979.02 (MB)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 43.07 (MB)
#Total memory = 969.48 (MB)
#Peak memory = 979.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.6% of the total area was rechecked for DRC, and 81.6% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 998.49 (MB), peak = 999.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.33 (MB), peak = 999.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 27278 um.
#Total half perimeter of net bounding box = 15703 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 961 um.
#Total wire length on LAYER M3 = 13902 um.
#Total wire length on LAYER M4 = 12382 um.
#Total wire length on LAYER M5 = 7 um.
#Total wire length on LAYER M6 = 22 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 10825
#Total number of multi-cut vias = 123 (  1.1%)
#Total number of single cut vias = 10702 ( 98.9%)
#Up-Via Summary (total 10825):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3531 ( 96.6%)       123 (  3.4%)       3654
#  Metal 2        3526 (100.0%)         0 (  0.0%)       3526
#  Metal 3        3635 (100.0%)         0 (  0.0%)       3635
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                10702 ( 98.9%)       123 (  1.1%)      10825 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -8.18 (MB)
#Total memory = 961.30 (MB)
#Peak memory = 999.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -8.18 (MB)
#Total memory = 961.30 (MB)
#Peak memory = 999.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = 60.89 (MB)
#Total memory = 930.88 (MB)
#Peak memory = 999.18 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 14:00:06 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 143 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          23
        50.000     100.000          80
       100.000     150.000          27
       150.000     200.000           6
       200.000     250.000           3
       250.000     300.000           1
       300.000     350.000           2
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          22
        0.000     10.000          91
       10.000     20.000          14
       20.000     30.000           8
       30.000     40.000           5
       40.000     50.000           2
       50.000     60.000           0
       60.000     70.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_351 (70 terminals)
    Guided length:  max path =    82.355um, total =   315.048um
    Routed length:  max path =   123.200um, total =   342.060um
    Deviation:      max path =    49.596%,  total =     8.574%

    Net CTS_301 (97 terminals)
    Guided length:  max path =    99.737um, total =   402.025um
    Routed length:  max path =   146.800um, total =   459.360um
    Deviation:      max path =    47.186%,  total =    14.262%

    Net CTS_267 (50 terminals)
    Guided length:  max path =    81.233um, total =   272.620um
    Routed length:  max path =   111.000um, total =   301.780um
    Deviation:      max path =    36.645%,  total =    10.696%

    Net CTS_348 (82 terminals)
    Guided length:  max path =    82.288um, total =   308.262um
    Routed length:  max path =   110.600um, total =   344.800um
    Deviation:      max path =    34.407%,  total =    11.853%

    Net CTS_264 (68 terminals)
    Guided length:  max path =    81.650um, total =   317.015um
    Routed length:  max path =   109.000um, total =   360.640um
    Deviation:      max path =    33.497%,  total =    13.761%

    Net CTS_323 (68 terminals)
    Guided length:  max path =    86.870um, total =   318.215um
    Routed length:  max path =   115.200um, total =   348.740um
    Deviation:      max path =    32.612%,  total =     9.593%

    Net CTS_255 (36 terminals)
    Guided length:  max path =    68.463um, total =   174.238um
    Routed length:  max path =    88.800um, total =   199.640um
    Deviation:      max path =    29.706%,  total =    14.579%

    Net CTS_244 (82 terminals)
    Guided length:  max path =   130.938um, total =   323.960um
    Routed length:  max path =   167.400um, total =   359.420um
    Deviation:      max path =    27.847%,  total =    10.946%

    Net CTS_345 (60 terminals)
    Guided length:  max path =    53.640um, total =   299.870um
    Routed length:  max path =    67.400um, total =   336.980um
    Deviation:      max path =    25.652%,  total =    12.375%

    Net CTS_324 (14 terminals)
    Guided length:  max path =    52.880um, total =   115.950um
    Routed length:  max path =    65.800um, total =   128.780um
    Deviation:      max path =    24.433%,  total =    11.065%

Set FIXED routing status on 143 net(s)
Set FIXED placed status on 142 instance(s)
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
  Non-clock: 28914 (unrouted=28914, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2963 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 143  numPreroutedWires = 12009
[NR-eagl] Read numTotalNets=29057  numIgnoredNets=143
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 28914 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 56 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.348800e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28858 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 3.775896e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 92498
[NR-eagl] Layer2(M2)(V) length: 1.456526e+05um, number of vias: 123049
[NR-eagl] Layer3(M3)(H) length: 1.625977e+05um, number of vias: 8198
[NR-eagl] Layer4(M4)(V) length: 4.738548e+04um, number of vias: 2548
[NR-eagl] Layer5(M5)(H) length: 4.461787e+04um, number of vias: 1341
[NR-eagl] Layer6(M6)(V) length: 1.553753e+04um, number of vias: 631
[NR-eagl] Layer7(M7)(H) length: 2.218300e+03um, number of vias: 667
[NR-eagl] Layer8(M8)(V) length: 3.227600e+03um, number of vias: 0
[NR-eagl] Total length: 4.212407e+05um, number of vias: 228932
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.047M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns         0.060         0.060      1.011       0.005        0.005      1.000      0.980         1.019
    S->S Wire Len.       um        61.993        62.036      1.001      72.470       72.201      1.000      0.996         1.004
    S->S Wire Res.       Ohm       75.666        75.168      0.993      79.702       79.465      1.000      0.997         1.003
    S->S Wire Res./um    Ohm        1.390         1.323      0.952       0.632        0.539      0.980      0.835         1.150
    Total Wire Len.      um        58.448        58.743      1.005     123.851      123.983      1.000      1.001         0.999
    Trans. Time          ns         0.045         0.045      1.005       0.024        0.024      1.000      1.005         0.994
    Wire Cap.            fF         9.406         9.507      1.011      19.514       19.701      1.000      1.010         0.990
    Wire Cap./um         fF         0.150         0.148      0.987       0.068        0.066      0.992      0.966         1.019
    Wire Delay           ns         0.002         0.002      1.000       0.003        0.003      1.000      1.000         1.000
    Wire Skew            ns         0.001         0.001      1.000       0.002        0.002      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.060        0.061      1.009       0.007        0.008      0.999      1.038         0.960
    S->S Wire Len.       um        182.354      185.607      1.018      84.512       84.502      0.999      0.999         0.999
    S->S Wire Res.       Ohm       209.731      215.393      1.027      94.017       94.575      0.998      1.004         0.992
    S->S Wire Res./um    Ohm         1.168        1.178      1.009       0.055        0.056      0.934      0.944         0.923
    Total Wire Len.      um        480.466      487.900      1.015     100.060      103.864      0.999      1.037         0.962
    Trans. Time          ns          0.080        0.082      1.020       0.025        0.026      0.999      1.007         0.992
    Wire Cap.            fF         75.928       77.605      1.022      15.367       16.271      0.996      1.055         0.941
    Wire Cap./um         fF          0.158        0.159      1.006       0.002        0.001      0.678      0.324         1.417
    Wire Delay           ns          0.015        0.016      1.042       0.010        0.010      1.000      1.034         0.966
    Wire Skew            ns          0.008        0.008      1.033       0.003        0.003      0.994      0.999         0.989
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.073        0.074      1.000       0.013        0.012      0.997      0.965         1.030
    S->S Wire Len.       um         55.077       61.770      1.122      30.817       34.235      0.947      1.052         0.852
    S->S Wire Res.       Ohm        80.863       85.110      1.053      39.213       43.047      0.928      1.019         0.845
    S->S Wire Res./um    Ohm         1.572        1.445      0.919       0.340        0.219      0.894      0.576         1.389
    Total Wire Len.      um        177.622      182.747      1.029     110.403      113.403      0.999      1.026         0.972
    Trans. Time          ns          0.083        0.083      0.999       0.017        0.017      0.997      0.986         1.008
    Wire Cap.            fF         31.499       31.300      0.994      20.672       20.103      0.998      0.971         1.026
    Wire Cap./um         fF          0.174        0.169      0.971       0.017        0.010      0.964      0.557         1.669
    Wire Delay           ns          0.004        0.005      1.180       0.003        0.003      0.890      1.108         0.715
    Wire Skew            ns          0.000        0.000      1.042       0.001        0.001      0.996      1.012         0.980
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A11faf/I       -100.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A11fa7/I         50.000
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.400um        1.599         0.282         0.451
    M3                           210.178um    213.000um        1.599         0.282         0.451
    M4                           198.955um    197.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.903%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A12009/I       -75.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A12007/I       -18.182
    CTS_ccl_BUF_CLOCK_NODE_UID_A11fb0/I       -13.043
    CTS_cdb_BUF_CLOCK_NODE_UID_A1230d/I       -11.111
    CTS_ccl_BUF_CLOCK_NODE_UID_A12013/I       -10.909
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       0.200um       1.787         0.272         0.487
    M2                              0.000um       6.600um       1.599         0.282         0.451
    M3                           1533.277um    1558.800um       1.599         0.282         0.451
    M4                           1349.517um    1361.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.768%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -----------------------------------------------------------------------------
    Route Sink Pin                                                 Difference (%)
    -----------------------------------------------------------------------------
    genblk1_0__mac_col_inst/query_q_reg_13_/CP                        -500.000
    genblk1_0__mac_col_inst/query_q_reg_11_/CP                        -466.667
    genblk1_6__mac_col_inst/mac_8in_instance/psum_0_3_reg_8_/CP       -325.000
    genblk1_5__mac_col_inst/query_q_reg_46_/CP                        -277.778
    genblk1_6__mac_col_inst/mac_8in_instance/product6_reg_1_/CP       -262.500
    -----------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um        3.400um       1.787         0.272         0.487
    M2                               0.000um      954.000um       1.599         0.282         0.451
    M3                           11340.997um    12130.200um       1.599         0.282         0.451
    M4                           11927.532um    10822.600um       1.599         0.282         0.451
    M5                               0.000um        7.400um       1.599         0.282         0.450
    M6                               0.000um       22.200um       1.599         0.277         0.442
    Preferred Layer Adherence      100.000%        95.877%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_319:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um     23              7.600um         23
    M3                    79.302um     23             94.800um         22
    M4                    49.660um     33             43.000um         21
    -------------------------------------------------------------------------
    Totals               128.000um     79            144.000um         66
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns      0.002ns          -             -
    S->WS Trans. Time      0.104ns      0.107ns          -             -
    S->WS Wire Len.       57.330um     54.400um          -             -
    S->WS Wire Res.       80.408Ohm    67.469Ohm         -             -
    Wire Cap.             24.039fF     25.550fF          -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: genblk1_3__mac_col_inst/key_q_reg_45_/CP.
    Post-route worst sink: genblk1_3__mac_col_inst/key_q_reg_45_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_cdb_BUF_CLOCK_NODE_UID_A124b5.
    Driver fanout: 22.
    Driver cell: CKBD4.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       4          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       1          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    3456         97%       ER        70         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      67          2%        -         6          8%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      47          1%        -         3          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    3445        100%       ER        80        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    3505        100%       ER       130        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       6        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       4        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
      gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
      wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.103),top(nil), margined worst slew is leaf(0.107),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.064 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
    Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1364.59 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1364.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
      Rebuilding timing graph   cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
      Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
      Rebuilding timing graph   Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=142, i=0, cg=0, l=0, total=142
        cell areas     : b=872.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=872.280um^2
        gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
        wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
        wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
        sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 2, cannot run: 1, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 1.080um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=142, i=0, cg=0, l=0, total=142
          cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
          gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
          wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
          wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
          sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
          skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
        Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:02:40 mem=1227.8M) ***
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1228.8MB
*** Finished refinePlace (0:02:40 mem=1228.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:02:40 mem=1228.8M) ***
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1229.8MB
*** Finished refinePlace (0:02:40 mem=1229.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=67850 and nets=32020 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1227.809M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=142, i=0, cg=0, l=0, total=142
      Rebuilding timing graph   cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
      Rebuilding timing graph   sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    PostConditioning done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143)
  Non-clock: 28914 (unrouted=0, trialRouted=28914, noStatus=0, routed=0, fixed=0)
(Not counting 2963 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=142, i=0, cg=0, l=0, total=142
      cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
      gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
      wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
      wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
      sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
    Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         142     873.360
  Inverters         0       0.000
  Clock Gates       0       0.000
  Clock Logic       0       0.000
  All             142     873.360
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3338.600
  Leaf      23939.800
  Total     27278.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.283    0.532    0.815
  Leaf     3.453    4.100    7.553
  Total    3.736    4.633    8.368
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  3376     3.242     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Top 10 violations
  --------------------------------------------------------------------------
  Capacitance    pF         1       0.000       0.000      [0.000]
  --------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.103               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.180     0.243     0.063    0.057*           0.039           0.057           0.219        0.019     76.2% {0.198, 0.227, 0.243}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.180    genblk1_1__mac_col_inst/key_q_reg_21_/CP
  WC:setup.late    clk/CON       Max        0.243    genblk1_1__mac_col_inst/query_q_reg_41_/CP
  ---------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=142, i=0, cg=0, l=0, total=142
  cell areas     : b=873.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=873.360um^2
  gate capacitance : top=0.000pF, trunk=0.283pF, leaf=3.453pF, total=3.736pF
  wire capacitance : top=0.000pF, trunk=0.532pF, leaf=4.100pF, total=4.633pF
  wire lengths   : top=0.000um, trunk=3338.600um, leaf=23939.800um, total=27278.400um
  sink capacitance : count=3376, total=3.242pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
  skew_group clk/CON: insertion delay [min=0.180, max=0.243, avg=0.219, sd=0.019], skew [0.063 vs 0.057*, 76.2% {0.198, 0.227, 0.243}] (wid=0.047 ws=0.039) (gid=0.234 gs=0.086)
Clock network insertion delays are now [0.180ns, 0.243ns] average 0.219ns std.dev 0.019ns
Logging CTS constraint violations... 
  Clock tree clk has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,183.200), in power domain auto-default. Achieved capacitance of 0.085pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.063ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1221.4M, totSessionCpu=0:02:45 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1221.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1221.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1221.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1297.31 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 1297.3M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:02:49 mem=1297.3M)
** Profile ** Overall slacks :  cpu=0:00:04.0, mem=1297.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1297.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.048  |
|           TNS (ns):| -8.153  |
|    Violating Paths:|   403   |
|          All Paths:|  6320   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.730%
       (100.507% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1297.3M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1235.8M, totSessionCpu=0:02:50 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27848

Instance distribution across the VT partitions:

 LVT : inst = 12471 (44.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12471 (44.8%)

 HVT : inst = 15377 (55.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15377 (55.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1237.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1237.8M) ***
*** Starting optimizing excluded clock nets MEM= 1237.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1237.8M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.047
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 766
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 766
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -8.152 Density 100.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -0.048|  -8.152|   -8.152|   100.51%|   0:00:00.0| 1471.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
|  -0.047|   -0.047|  -7.796|   -7.796|   100.51%|   0:00:04.0| 1478.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.047|   -0.047|  -7.671|   -7.671|   100.51%|   0:00:02.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_ |
|        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
|  -0.047|   -0.047|  -7.671|   -7.671|   100.51%|   0:00:01.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/psum_1_0_ |
|        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
|  -0.047|   -0.047|  -7.660|   -7.660|   100.51%|   0:00:00.0| 1480.2M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.047|   -0.047|  -7.659|   -7.659|   100.51%|   0:00:00.0| 1481.2M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -0.048|   -0.048|  -7.659|   -7.659|   100.51%|   0:00:01.0| 1481.2M|   WC_VIEW|  reg2reg| genblk1_1__mac_col_inst/mac_8in_instance/product7_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:08.0 mem=1481.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.6 real=0:00:08.0 mem=1481.2M) ***
** GigaOpt Optimizer WNS Slack -0.048 TNS Slack -7.659 Density 100.51
*** Starting refinePlace (0:03:06 mem=1497.2M) ***
Total net bbox length = 3.723e+05 (1.864e+05 1.860e+05) (ext = 4.495e+04)
Density distribution unevenness ratio = 0.382%
Iteration  9: Total net bbox = 3.144e+05 (1.62e+05 1.53e+05)
              Est.  stn bbox = 3.565e+05 (1.85e+05 1.72e+05)
              cpu = 0:00:04.3 real = 0:00:05.0 mem = 1535.2M
Iteration 10: Total net bbox = 3.186e+05 (1.64e+05 1.55e+05)
              Est.  stn bbox = 3.609e+05 (1.87e+05 1.74e+05)
              cpu = 0:00:02.7 real = 0:00:02.0 mem = 1540.4M
Iteration 11: Total net bbox = 3.254e+05 (1.66e+05 1.59e+05)
              Est.  stn bbox = 3.677e+05 (1.89e+05 1.78e+05)
              cpu = 0:00:03.1 real = 0:00:04.0 mem = 1540.4M
Density distribution unevenness ratio = 1.849%
Move report: Timing Driven Placement moves 66391 insts, mean move: 3.71 um, max move: 55.80 um
	Max move on inst (genblk1_1__mac_col_inst/mac_8in_instance/FE_RC_3263_0): (57.60, 299.80) --> (34.20, 332.20)
	Runtime: CPU: 0:00:10.7 REAL: 0:00:12.0 MEM: 1548.4MB
**ERROR: (IMPSP-2002):	Density too high (100.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.325e+05 (1.710e+05 1.615e+05) (ext = 4.504e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:12.0 MEM: 1548.4MB
*** Finished refinePlace (0:03:16 mem=1548.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1548.4M)


Density : 1.0051
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.5 real=0:00:12.0 mem=1548.4M) ***
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -7.553 Density 100.51
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 143 constrained nets 
Layer 7 has 56 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:21.1 real=0:00:23.0 mem=1548.4M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 766
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 766
Begin: GigaOpt Optimization in WNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -7.553 Density 100.51
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.045|   -0.045|  -7.553|   -7.553|   100.51%|   0:00:00.0| 1490.8M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.026 } { 0 } { 6320 } } } }

_______________________________________________________________________
skewClock sized 2 and inserted 13 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.034|   -0.034|  -3.251|   -3.251|   100.50%|   0:00:25.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_ |
|        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
|  -0.034|   -0.034|  -3.188|   -3.188|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product6_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
|  -0.031|   -0.031|  -3.160|   -3.160|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product7_ |
|        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
|  -0.031|   -0.031|  -3.024|   -3.024|   100.50%|   0:00:05.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
|  -0.031|   -0.031|  -3.002|   -3.002|   100.50%|   0:00:03.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
|  -0.031|   -0.031|  -2.974|   -2.974|   100.50%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
|  -0.031|   -0.031|  -2.971|   -2.971|   100.50%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.028|   -0.028|  -2.609|   -2.609|   100.50%|   0:00:08.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.028|   -0.028|  -2.567|   -2.567|   100.50%|   0:00:00.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.028|   -0.028|  -2.567|   -2.567|   100.50%|   0:00:00.0| 1525.5M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.7 real=0:00:44.0 mem=1525.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.8 real=0:00:44.0 mem=1525.5M) ***
** GigaOpt Optimizer WNS Slack -0.028 TNS Slack -2.567 Density 100.50
*** Starting refinePlace (0:04:05 mem=1541.5M) ***
Total net bbox length = 3.348e+05 (1.712e+05 1.636e+05) (ext = 4.504e+04)
Density distribution unevenness ratio = 1.862%
Density distribution unevenness ratio = 2.098%
Move report: Timing Driven Placement moves 63667 insts, mean move: 2.58 um, max move: 83.40 um
	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (401.60, 316.00) --> (379.40, 377.20)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:11.0 MEM: 1574.6MB
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.274e+05 (1.692e+05 1.582e+05) (ext = 4.514e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:11.0 MEM: 1574.6MB
*** Finished refinePlace (0:04:15 mem=1574.6M) ***
Finished re-routing un-routed nets (0:00:00.1 1574.6M)


Density : 1.0055
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=1574.6M) ***
** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -2.529 Density 100.55
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.053|   -0.053|  -2.529|   -2.529|   100.55%|   0:00:00.0| 1574.6M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/product5_ |
|        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.023|   -0.023|  -1.654|   -1.654|   100.55%|   0:00:09.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
|        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
|  -0.023|   -0.023|  -1.577|   -1.577|   100.55%|   0:00:06.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
|        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
|  -0.023|   -0.023|  -1.574|   -1.574|   100.55%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product6_ |
|        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.020|   -0.020|  -1.423|   -1.423|   100.55%|   0:00:07.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
|  -0.020|   -0.020|  -1.404|   -1.404|   100.55%|   0:00:00.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
|  -0.021|   -0.021|  -1.405|   -1.405|   100.55%|   0:00:01.0| 1550.3M|   WC_VIEW|  reg2reg| genblk1_6__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:23.0 mem=1550.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.7 real=0:00:23.0 mem=1550.3M) ***
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -1.405 Density 100.55
*** Starting refinePlace (0:04:39 mem=1550.3M) ***
Total net bbox length = 3.294e+05 (1.692e+05 1.601e+05) (ext = 4.514e+04)
Density distribution unevenness ratio = 2.094%
Density distribution unevenness ratio = 2.130%
Move report: Timing Driven Placement moves 61668 insts, mean move: 2.19 um, max move: 22.60 um
	Max move on inst (genblk1_2__mac_col_inst/mac_8in_instance/FE_USKC3517_CTS_11): (379.40, 377.20) --> (367.60, 388.00)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1582.3MB
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.247e+05 (1.681e+05 1.565e+05) (ext = 4.515e+04)
Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1582.3MB
*** Finished refinePlace (0:04:49 mem=1582.3M) ***
Finished re-routing un-routed nets (0:00:00.1 1582.3M)


Density : 1.0057
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.0 real=0:00:11.0 mem=1582.3M) ***
** GigaOpt Optimizer WNS Slack -0.040 TNS Slack -1.431 Density 100.57
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.040|   -0.040|  -1.431|   -1.431|   100.57%|   0:00:00.0| 1582.3M|   WC_VIEW|  reg2reg| genblk1_7__mac_col_inst/mac_8in_instance/psum_0_0_ |
|        |         |        |         |          |            |        |          |         | reg_20_/D                                          |
|  -0.017|   -0.017|  -1.119|   -1.119|   100.58%|   0:00:06.0| 1565.7M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=1565.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=1565.7M) ***
*** Starting refinePlace (0:04:56 mem=1565.7M) ***
Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
*** Finished refinePlace (0:04:56 mem=1565.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1565.7M)


Density : 1.0058
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1565.7M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.114 Density 100.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 76 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:36 real=0:01:37 mem=1565.7M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 766
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 766
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
*info: 178 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.114 Density 100.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -1.114|   -1.114|   100.58%|   0:00:00.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
|  -0.017|   -0.017|  -1.089|   -1.089|   100.58%|   0:01:57.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product3_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
|  -0.017|   -0.017|  -1.089|   -1.089|   100.58%|   0:00:02.0| 1532.3M|   WC_VIEW|  reg2reg| genblk1_4__mac_col_inst/mac_8in_instance/product3_ |
|        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=1532.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:59 real=0:01:59 mem=1532.3M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -1.089 Density 100.58
*** Starting refinePlace (0:07:01 mem=1548.3M) ***
Total net bbox length = 3.266e+05 (1.681e+05 1.585e+05) (ext = 4.513e+04)
Density distribution unevenness ratio = 2.132%
Density distribution unevenness ratio = 2.086%
Move report: Timing Driven Placement moves 60339 insts, mean move: 2.03 um, max move: 30.00 um
	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U2176): (282.20, 247.60) --> (264.80, 235.00)
	Runtime: CPU: 0:00:10.6 REAL: 0:00:11.0 MEM: 1584.1MB
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.232e+05 (1.677e+05 1.555e+05) (ext = 4.513e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 1584.1MB
*** Finished refinePlace (0:07:11 mem=1584.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1584.1M)


Density : 1.0058
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:11.5 real=0:00:12.0 mem=1584.1M) ***
** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -1.238 Density 100.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 78 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:02:12 mem=1584.1M) ***

End: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7544 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 143  numPreroutedWires = 12006
[NR-eagl] Read numTotalNets=29080  numIgnoredNets=143
[NR-eagl] There are 35 clock nets ( 35 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 28610 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 35 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 78 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.640400e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 35 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.818000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 28532 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.00% V. EstWL: 3.231234e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 3.600000e+00um, number of vias: 92538
[NR-eagl] Layer2(M2)(V) length: 1.008516e+05um, number of vias: 113441
[NR-eagl] Layer3(M3)(H) length: 1.356143e+05um, number of vias: 12502
[NR-eagl] Layer4(M4)(V) length: 6.178503e+04um, number of vias: 3486
[NR-eagl] Layer5(M5)(H) length: 4.893257e+04um, number of vias: 1961
[NR-eagl] Layer6(M6)(V) length: 1.610171e+04um, number of vias: 740
[NR-eagl] Layer7(M7)(H) length: 2.775200e+03um, number of vias: 690
[NR-eagl] Layer8(M8)(V) length: 3.818400e+03um, number of vias: 0
[NR-eagl] Total length: 3.698824e+05um, number of vias: 225358
[NR-eagl] End Peak syMemory usage = 1382.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.16 seconds
Extraction called for design 'mac_array' of instances=67873 and nets=29171 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1377.746M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1468.51 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 1468.5M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.58 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.58 |   0:00:00.0|    1544.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1544.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.030 -> -0.020 (bump = -0.01)
Begin: GigaOpt postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
*info: 178 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.572 Density 100.58
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.020|   -0.020|  -0.572|   -0.572|   100.58%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_5__mac_col_inst/mac_8in_instance/product2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.017|   -0.017|  -0.373|   -0.373|   100.59%|   0:00:04.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:04.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
*** Starting refinePlace (0:07:30 mem=1579.2M) ***
Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
*** Finished refinePlace (0:07:30 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 1.0059
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=1579.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.030 -> -0.017 (bump = -0.013)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1.138 -> -0.273
Begin: GigaOpt TNS recovery
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
*info: 178 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.373 Density 100.59
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.373|   -0.373|   100.59%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
|  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:03.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
*** Starting refinePlace (0:07:38 mem=1579.2M) ***
Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
**ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.252e+05 (1.677e+05 1.575e+05) (ext = 4.512e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1579.2MB
*** Finished refinePlace (0:07:38 mem=1579.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1579.2M)


Density : 1.0060
Max route overflow : 0.0004


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1579.2M) ***
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=1579.2M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.189%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
*info: 178 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.340 Density 100.60
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
|  -0.017|   -0.017|  -0.340|   -0.340|   100.60%|   0:00:00.0| 1579.2M|   WC_VIEW|  reg2reg| genblk1_3__mac_col_inst/mac_8in_instance/product0_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1579.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1579.2M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1579.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:04:57, real = 0:05:01, mem = 1395.5M, totSessionCpu=0:07:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=1395.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1395.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1403.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1403.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.017  | -0.017  |  0.200  |
|           TNS (ns):| -0.340  | -0.340  |  0.000  |
|    Violating Paths:|   63    |   63    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.819%
       (100.596% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1403.6M
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1141.36MB/1141.36MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1145.88MB/1145.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1145.92MB/1145.92MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT)
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 10%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 20%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 30%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 40%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 50%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 60%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 70%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 80%
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 90%

Finished Levelizing
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT)

Starting Activity Propagation
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT)
2025-Mar-10 14:05:22 (2025-Mar-10 21:05:22 GMT): 10%
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 20%

Finished Activity Propagation
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1150.00MB/1150.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT)
 ... Calculating switching power
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 10%
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 20%
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 30%
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 40%
2025-Mar-10 14:05:23 (2025-Mar-10 21:05:23 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 14:05:24 (2025-Mar-10 21:05:24 GMT): 60%
2025-Mar-10 14:05:24 (2025-Mar-10 21:05:24 GMT): 70%
2025-Mar-10 14:05:25 (2025-Mar-10 21:05:25 GMT): 80%
2025-Mar-10 14:05:25 (2025-Mar-10 21:05:25 GMT): 90%

Finished Calculating power
2025-Mar-10 14:05:26 (2025-Mar-10 21:05:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1150.31MB/1150.31MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1150.31MB/1150.31MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1150.34MB/1150.34MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 14:05:26 (2025-Mar-10 21:05:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_array
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       54.14159478 	   65.3431%
Total Switching Power:      27.49021966 	   33.1777%
Total Leakage Power:         1.22562433 	    1.4792%
Total Power:                82.85743895
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         30.38       2.799      0.2317       33.41       40.32
Macro                                  0           0      0.2682      0.2682      0.3237
IO                                     0           0           0           0           0
Combinational                       20.7       17.87      0.7052       39.27        47.4
Clock (Combinational)              3.063       6.822      0.0205       9.906       11.96
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              54.14       27.49       1.226       82.86         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      54.14       27.49       1.226       82.86         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.063       6.822      0.0205       9.906       11.96
-----------------------------------------------------------------------------------------
Total                              3.063       6.822      0.0205       9.906       11.96
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC3511_CTS_301 (CKBD16): 	    0.1647
* 		Highest Leakage Power: genblk1_5__mac_col_inst/mac_8in_instance/U61 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.59969e-10 F
* 		Total instances in design: 57596
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29725
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1154.48MB/1154.48MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.017  TNS Slack -0.340 Density 100.60
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.60%|        -|  -0.017|  -0.340|   0:00:00.0| 1552.4M|
|   100.60%|        0|  -0.017|  -0.340|   0:00:04.0| 1552.4M|
|   100.60%|        0|  -0.017|  -0.340|   0:00:11.0| 1554.4M|
|   100.51%|      104|  -0.017|  -0.335|   0:00:21.0| 1558.2M|
|   100.50%|        3|  -0.017|  -0.335|   0:00:00.0| 1558.2M|
|    99.88%|     3986|  -0.017|  -0.320|   0:00:18.0| 1564.9M|
|    99.84%|       87|  -0.017|  -0.320|   0:00:01.0| 1564.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.017  TNS Slack -0.320 Density 99.84
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:56.3) (real = 0:00:56.0) **
Executing incremental physical updates
*** Starting refinePlace (0:08:45 mem=1530.6M) ***
Total net bbox length = 3.254e+05 (1.677e+05 1.577e+05) (ext = 4.512e+04)
Density distribution unevenness ratio = 2.024%
Density distribution unevenness ratio = 2.198%
Move report: Timing Driven Placement moves 51582 insts, mean move: 1.14 um, max move: 19.80 um
	Max move on inst (FE_OCPC2300_q_temp_239_): (169.00, 359.20) --> (152.80, 355.60)
	Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1530.6MB
**ERROR: (IMPSP-2002):	Density too high (99.8%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 3.218e+05 (1.668e+05 1.550e+05) (ext = 4.514e+04)
Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1530.6MB
*** Finished refinePlace (0:08:53 mem=1530.6M) ***
Checking setup slack degradation ...
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.017|   -0.017|  -0.320|   -0.320|    99.84%|   0:00:00.0| 1564.9M|   WC_VIEW|  reg2reg| genblk1_2__mac_col_inst/mac_8in_instance/product5_ |
|        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1570.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1570.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 178 constrained nets 
Layer 7 has 35 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT)
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 10%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 20%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 30%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 40%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 50%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 60%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 70%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 80%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 90%

Finished Levelizing
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT)

Starting Activity Propagation
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT)
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 10%
2025-Mar-10 14:06:38 (2025-Mar-10 21:06:38 GMT): 20%

Finished Activity Propagation
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1239.11MB/1239.11MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT)
 ... Calculating switching power
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 10%
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 20%
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 30%
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 40%
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 14:06:39 (2025-Mar-10 21:06:39 GMT): 60%
2025-Mar-10 14:06:40 (2025-Mar-10 21:06:40 GMT): 70%
2025-Mar-10 14:06:40 (2025-Mar-10 21:06:40 GMT): 80%
2025-Mar-10 14:06:41 (2025-Mar-10 21:06:41 GMT): 90%

Finished Calculating power
2025-Mar-10 14:06:41 (2025-Mar-10 21:06:41 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1239.11MB/1239.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1239.11MB/1239.11MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total)=1239.11MB/1239.11MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 14:06:41 (2025-Mar-10 21:06:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: mac_array
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.54250503 	   65.4847%
Total Switching Power:      27.03020883 	   33.0591%
Total Leakage Power:         1.19067764 	    1.4562%
Total Power:                81.76339166
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          30.3       2.728      0.2291       33.25       40.67
Macro                                  0           0      0.2682      0.2682      0.3281
IO                                     0           0           0           0           0
Combinational                      20.18        17.5      0.6728       38.36       46.91
Clock (Combinational)              3.063         6.8      0.0205       9.884       12.09
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.54       27.03       1.191       81.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.54       27.03       1.191       81.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.063         6.8      0.0205       9.884       12.09
-----------------------------------------------------------------------------------------
Total                              3.063         6.8      0.0205       9.884       12.09
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:       FE_USKC3511_CTS_301 (CKBD16): 	    0.1647
* 		Highest Leakage Power: genblk1_5__mac_col_inst/mac_8in_instance/U61 (FA1D4): 	 0.0002647
* 		Total Cap: 	1.5652e-10 F
* 		Total instances in design: 57452
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 29725
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1239.11MB/1239.11MB)

*** Finished Leakage Power Optimization (cpu=0:01:15, real=0:01:15, mem=1415.45M, totSessionCpu=0:09:03).
Extraction called for design 'mac_array' of instances=67729 and nets=29027 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mac_array.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1396.973M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1474.91 CPU=0:00:03.6 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1474.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1178.61MB/1178.61MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-10 14:06:48 (2025-Mar-10 21:06:48 GMT)
2025-Mar-10 14:06:48 (2025-Mar-10 21:06:48 GMT): 10%
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 20%

Finished Activity Propagation
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1179.13MB/1179.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT)
 ... Calculating switching power
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 10%
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 20%
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 30%
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 40%
2025-Mar-10 14:06:49 (2025-Mar-10 21:06:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-10 14:06:50 (2025-Mar-10 21:06:50 GMT): 60%
2025-Mar-10 14:06:50 (2025-Mar-10 21:06:50 GMT): 70%
2025-Mar-10 14:06:51 (2025-Mar-10 21:06:51 GMT): 80%
2025-Mar-10 14:06:51 (2025-Mar-10 21:06:51 GMT): 90%

Finished Calculating power
2025-Mar-10 14:06:52 (2025-Mar-10 21:06:52 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1179.13MB/1179.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1179.13MB/1179.13MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1179.13MB/1179.13MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-10 14:06:52 (2025-Mar-10 21:06:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: mac_array

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/mac_array_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       53.54303688 	   65.4849%
Total Switching Power:      27.03020883 	   33.0588%
Total Leakage Power:         1.19067764 	    1.4562%
Total Power:                81.76392350
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          30.3       2.728      0.2291       33.25       40.67
Macro                                  0           0      0.2682      0.2682      0.3281
IO                                     0           0           0           0           0
Combinational                      20.18        17.5      0.6728       38.36       46.91
Clock (Combinational)              3.063         6.8      0.0205       9.884       12.09
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              53.54       27.03       1.191       81.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      53.54       27.03       1.191       81.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                3.063         6.8      0.0205       9.884       12.09
-----------------------------------------------------------------------------------------
Total                              3.063         6.8      0.0205       9.884       12.09
-----------------------------------------------------------------------------------------
Total leakage power = 1.19068 mW
Cell usage statistics:  
Library tcbn65gpluswc , 57452 cells ( 100.000000%) , 1.19068 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1179.84MB/1179.84MB)


Output file is ./timingReports/mac_array_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:28, real = 0:06:32, mem = 1415.6M, totSessionCpu=0:09:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1415.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1415.6M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1423.6M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1415.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1415.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1415.6M
**optDesign ... cpu = 0:06:30, real = 0:06:34, mem = 1413.6M, totSessionCpu=0:09:15 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          13  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 24 warning(s), 13 error(s)

**ccopt_design ... cpu = 0:08:53, real = 0:08:56, mem = 1351.8M, totSessionCpu=0:09:15 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1357.8M, totSessionCpu=0:09:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1357.8M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 467
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 467
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:17 mem=1357.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:09.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:00:09.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:00:10.1 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:09:23 mem=1357.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1357.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1365.8M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1365.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1365.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1365.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1357.1M, totSessionCpu=0:09:25 **
*info: Run optDesign holdfix with 1 thread.
Info: 143 nets with fixed/cover wires excluded.
Info: 178 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1406.9M, totSessionCpu=0:09:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1406.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1406.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: mac_array
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:13.9 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-9:0-1.-8, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1416.9M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1408.9M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1408.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.016  | -0.016  |  0.064  |
|           TNS (ns):| -0.313  | -0.313  |  0.000  |
|    Violating Paths:|   61    |   61    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6320   |  3758   |  3626   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.066%
       (99.843% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1408.9M
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 1406.9M, totSessionCpu=0:09:32 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/mac_array.v.gz" ...
Saving AAE Data ...
Saving /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1406.9M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/mac_array.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan -126.187 57.416
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1102.39 (MB), peak = 1240.82 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1371.4M, init mem=1371.4M)
Overlapping with other instance:	47950
Orientation Violation:	33974
*info: Placed = 67729          (Fixed = 137)
*info: Unplaced = 0           
Placement Density:99.84%(172119/172390)
Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=1371.4M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (143) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1371.4M) ***
#Start route 178 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 14:09:09 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_3_ connects to NET CTS_361 at location ( 373.100 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_5_ connects to NET CTS_361 at location ( 375.100 90.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_18_ connects to NET CTS_361 at location ( 364.500 36.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 360.100 34.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 363.300 171.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_13_ connects to NET CTS_361 at location ( 290.300 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_12_ connects to NET CTS_361 at location ( 244.300 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_11_ connects to NET CTS_361 at location ( 257.100 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_5__mac_col_inst/query_q_reg_13_ connects to NET CTS_361 at location ( 323.100 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_27_ connects to NET CTS_361 at location ( 297.700 63.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_29_ connects to NET CTS_361 at location ( 302.300 63.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_17_ connects to NET CTS_361 at location ( 310.700 36.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_6__mac_col_inst/query_q_reg_19_ connects to NET CTS_361 at location ( 301.700 32.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_7__mac_col_inst/query_q_reg_1_ connects to NET CTS_361 at location ( 261.300 109.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_361 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_5_ connects to NET CTS_360 at location ( 373.100 108.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_1_ connects to NET CTS_360 at location ( 368.900 126.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_7_ connects to NET CTS_360 at location ( 377.300 106.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_360 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_2_ connects to NET CTS_359 at location ( 375.300 104.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_18_ connects to NET CTS_359 at location ( 362.700 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_4__mac_col_inst/query_q_reg_20_ connects to NET CTS_359 at location ( 362.500 142.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_359 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_358 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_357 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_356 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_355 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_354 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_353 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_352 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_351 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_350 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_349 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_348 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_347 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_344 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_342 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29025 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 genblk1_7__mac_col_inst/mac_8in_instance/U296. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_1 genblk1_7__mac_col_inst/mac_8in_instance/U2660. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_2 FILLER_13259. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_3 FILLER_16220. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_5 FILLER_18815. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_5 FILLER_18627. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 FILLER_16838. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 FILLER_16455. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L1_6 genblk1_6__mac_col_inst/mac_8in_instance/U885. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 genblk1_1__mac_col_inst/mac_8in_instance/U2640. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_33196. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_10 FILLER_33003. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 genblk1_5__mac_col_inst/mac_8in_instance/U417. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 genblk1_6__mac_col_inst/mac_8in_instance/psum_1_1_reg_12_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_18 FILLER_16045. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 FILLER_9238. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_16481. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_26 FILLER_15938. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 genblk1_4__mac_col_inst/mac_8in_instance/U653. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_30 FILLER_8321. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 32558 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1133.62 (MB), peak = 1240.82 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 268.305 228.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 236.905 228.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.905 239.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.105 241.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 217.505 243.110 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.320 284.490 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.320 286.290 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.475 246.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.075 239.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 250.275 237.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.875 262.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 241.875 257.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 238.275 248.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 237.875 255.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 256.075 246.510 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.875 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 260.475 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 245.675 235.710 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 246.275 239.310 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 249.675 242.910 ) on M1 for NET CTS_238. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#136 routed nets are extracted.
#    136 (0.47%) extracted nets are partially routed.
#7 routed nets are imported.
#35 (0.12%) nets are without wires.
#28849 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29027.
#
#Number of eco nets is 136
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 14:09:14 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 14:09:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    90.51%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.06%
#  Metal 4        V        1867         315       21025     1.35%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13662       2.74%  168200    11.58%
#
#  178 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1137.34 (MB), peak = 1240.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1167.63 (MB), peak = 1240.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.80 (MB), peak = 1240.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
#Total number of nets with skipped attribute = 28758 (skipped).
#Total number of routable nets = 178.
#Total number of nets in the design = 29027.
#
#171 routable nets have only global wires.
#7 routable nets have only detail routed wires.
#28758 skipped nets have only detail routed wires.
#171 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#7 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                171               0  
#------------------------------------------------
#        Total                171               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                178                 39           28719  
#-------------------------------------------------------------------
#        Total                178                 39           28719  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.03%)   (0.03%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 178
#Total wire length = 32844 um.
#Total half perimeter of net bounding box = 14759 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 467 um.
#Total wire length on LAYER M3 = 17266 um.
#Total wire length on LAYER M4 = 14976 um.
#Total wire length on LAYER M5 = 112 um.
#Total wire length on LAYER M6 = 22 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 10785
#Total number of multi-cut vias = 112 (  1.0%)
#Total number of single cut vias = 10673 ( 99.0%)
#Up-Via Summary (total 10785):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3576 ( 97.0%)       112 (  3.0%)       3688
#  Metal 2        3060 (100.0%)         0 (  0.0%)       3060
#  Metal 3        3958 (100.0%)         0 (  0.0%)       3958
#  Metal 4          75 (100.0%)         0 (  0.0%)         75
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                10673 ( 99.0%)       112 (  1.0%)      10785 
#
#Total number of involved priority nets 171
#Maximum src to sink distance for priority net 365.3
#Average of max src_to_sink distance for priority net 82.5
#Average of ave src_to_sink distance for priority net 54.3
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1167.80 (MB), peak = 1240.82 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.40 (MB), peak = 1240.82 (MB)
#Start Track Assignment.
#Done with 1064 horizontal wires in 2 hboxes and 618 vertical wires in 2 hboxes.
#Done with 21 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 178
#Total wire length = 33640 um.
#Total half perimeter of net bounding box = 14759 um.
#Total wire length on LAYER M1 = 745 um.
#Total wire length on LAYER M2 = 467 um.
#Total wire length on LAYER M3 = 17283 um.
#Total wire length on LAYER M4 = 14989 um.
#Total wire length on LAYER M5 = 134 um.
#Total wire length on LAYER M6 = 22 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 10557
#Total number of multi-cut vias = 112 (  1.1%)
#Total number of single cut vias = 10445 ( 98.9%)
#Up-Via Summary (total 10557):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3482 ( 96.9%)       112 (  3.1%)       3594
#  Metal 2        2965 (100.0%)         0 (  0.0%)       2965
#  Metal 3        3922 (100.0%)         0 (  0.0%)       3922
#  Metal 4          72 (100.0%)         0 (  0.0%)         72
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                10445 ( 98.9%)       112 (  1.1%)      10557 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1162.66 (MB), peak = 1240.82 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 36.68 (MB)
#Total memory = 1162.66 (MB)
#Peak memory = 1240.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.9% of the total area was rechecked for DRC, and 78.5% required routing.
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	M1            3        1        4
#	Totals        3        1        4
#3541 out of 67729 instances need to be verified(marked ipoed).
#63.2% of the total area is being checked for drcs
#63.2% of the total area was checked
#    number of violations = 4
#
#    By Layer and Type :
#	          Short   CutSpc   Totals
#	M1            3        1        4
#	Totals        3        1        4
#cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1194.34 (MB), peak = 1240.82 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.39 (MB), peak = 1240.82 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.59 (MB), peak = 1240.82 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.57 (MB), peak = 1240.82 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        1        1
#	M2            2        0        2
#	Totals        2        1        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.79 (MB), peak = 1240.82 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.86 (MB), peak = 1240.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 178
#Total wire length = 27714 um.
#Total half perimeter of net bounding box = 14759 um.
#Total wire length on LAYER M1 = 82 um.
#Total wire length on LAYER M2 = 3644 um.
#Total wire length on LAYER M3 = 13214 um.
#Total wire length on LAYER M4 = 10756 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 8746
#Total number of multi-cut vias = 135 (  1.5%)
#Total number of single cut vias = 8611 ( 98.5%)
#Up-Via Summary (total 8746):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        3602 ( 96.4%)       135 (  3.6%)       3737
#  Metal 2        2724 (100.0%)         0 (  0.0%)       2724
#  Metal 3        2277 (100.0%)         0 (  0.0%)       2277
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                 8611 ( 98.5%)       135 (  1.5%)       8746 
#
#Total number of DRC violations = 1
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 1
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -7.83 (MB)
#Total memory = 1154.82 (MB)
#Peak memory = 1240.82 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = -7.83 (MB)
#Total memory = 1154.82 (MB)
#Peak memory = 1240.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -3.91 (MB)
#Total memory = 1112.61 (MB)
#Peak memory = 1240.82 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 10 14:10:07 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar 10 14:10:07 2025
#
#Generating timing data, please wait...
#28936 total nets, 178 already routed, 178 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1465.73 CPU=0:00:03.0 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1089.61 (MB), peak = 1240.82 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_12079.tif.gz ...
#Read in timing information for 252 ports, 27727 instances from timing file .timing_file_12079.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29025 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 32558 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#38/28936 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1083.52 (MB), peak = 1240.82 (MB)
#Merging special wires...
#Number of eco nets is 2241
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 10 14:10:17 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 10 14:10:18 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        2089          80       21025    90.51%
#  Metal 2        V        2098          84       21025     0.73%
#  Metal 3        H        2169           0       21025     0.06%
#  Metal 4        V        1867         315       21025     1.35%
#  Metal 5        H        2169           0       21025     0.00%
#  Metal 6        V        2182           0       21025     0.00%
#  Metal 7        H         542           0       21025     0.00%
#  Metal 8        V         545           0       21025     0.00%
#  --------------------------------------------------------------
#  Total                  13662       2.74%  168200    11.58%
#
#  178 nets (0.61%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1086.70 (MB), peak = 1240.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.93 (MB), peak = 1240.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1170.96 (MB), peak = 1240.82 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1174.82 (MB), peak = 1240.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
#Total number of routable nets = 28936.
#Total number of nets in the design = 29027.
#
#27794 routable nets have only global wires.
#1142 routable nets have only detail routed wires.
#39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#178 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                 39           27755  
#------------------------------------------------
#        Total                 39           27755  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                178                 39           28719  
#-------------------------------------------------------------------
#        Total                178                 39           28719  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     90(2.40%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.40%)
#   Metal 2    421(2.02%)    145(0.69%)     23(0.11%)      9(0.04%)   (2.86%)
#   Metal 3      8(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    519(0.34%)    145(0.10%)     23(0.02%)      9(0.01%)   (0.46%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.15% H + 0.71% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 178
#Total wire length = 341046 um.
#Total half perimeter of net bounding box = 356538 um.
#Total wire length on LAYER M1 = 82 um.
#Total wire length on LAYER M2 = 101162 um.
#Total wire length on LAYER M3 = 138162 um.
#Total wire length on LAYER M4 = 63511 um.
#Total wire length on LAYER M5 = 34169 um.
#Total wire length on LAYER M6 = 732 um.
#Total wire length on LAYER M7 = 1353 um.
#Total wire length on LAYER M8 = 1875 um.
#Total number of vias = 136803
#Total number of multi-cut vias = 135 (  0.1%)
#Total number of single cut vias = 136668 ( 99.9%)
#Up-Via Summary (total 136803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       84210 ( 99.8%)       135 (  0.2%)      84345
#  Metal 2       43777 (100.0%)         0 (  0.0%)      43777
#  Metal 3        6813 (100.0%)         0 (  0.0%)       6813
#  Metal 4        1118 (100.0%)         0 (  0.0%)       1118
#  Metal 5         285 (100.0%)         0 (  0.0%)        285
#  Metal 6         273 (100.0%)         0 (  0.0%)        273
#  Metal 7         192 (100.0%)         0 (  0.0%)        192
#-----------------------------------------------------------
#               136668 ( 99.9%)       135 (  0.1%)     136803 
#
#Max overcon = 13 tracks.
#Total overcon = 0.46%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1174.97 (MB), peak = 1240.82 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.23 (MB), peak = 1240.82 (MB)
#Start Track Assignment.
#Done with 23804 horizontal wires in 2 hboxes and 23715 vertical wires in 2 hboxes.
#Done with 4001 horizontal wires in 2 hboxes and 3964 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 178
#Total wire length = 357083 um.
#Total half perimeter of net bounding box = 356538 um.
#Total wire length on LAYER M1 = 13776 um.
#Total wire length on LAYER M2 = 98765 um.
#Total wire length on LAYER M3 = 142642 um.
#Total wire length on LAYER M4 = 63505 um.
#Total wire length on LAYER M5 = 34401 um.
#Total wire length on LAYER M6 = 742 um.
#Total wire length on LAYER M7 = 1376 um.
#Total wire length on LAYER M8 = 1876 um.
#Total number of vias = 136803
#Total number of multi-cut vias = 135 (  0.1%)
#Total number of single cut vias = 136668 ( 99.9%)
#Up-Via Summary (total 136803):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       84210 ( 99.8%)       135 (  0.2%)      84345
#  Metal 2       43777 (100.0%)         0 (  0.0%)      43777
#  Metal 3        6813 (100.0%)         0 (  0.0%)       6813
#  Metal 4        1118 (100.0%)         0 (  0.0%)       1118
#  Metal 5         285 (100.0%)         0 (  0.0%)        285
#  Metal 6         273 (100.0%)         0 (  0.0%)        273
#  Metal 7         192 (100.0%)         0 (  0.0%)        192
#-----------------------------------------------------------
#               136668 ( 99.9%)       135 (  0.1%)     136803 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1130.50 (MB), peak = 1240.82 (MB)
#
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 52.11 (MB)
#Total memory = 1130.50 (MB)
#Peak memory = 1240.82 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 13968
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
#	M1          556      130     2787     4344      979      347      215     9358
#	M2         1911     1248     1345        0        0        0      104     4608
#	M3            2        0        0        0        0        0        0        2
#	Totals     2469     1378     4132     4344      979      347      319    13968
#cpu time = 00:03:46, elapsed time = 00:03:46, memory = 1175.61 (MB), peak = 1240.82 (MB)
#start 1st optimization iteration ...
#    completing 10% with 13660 violations
#    cpu time = 00:01:54, elapsed time = 00:01:54, memory = 1250.92 (MB), peak = 1287.93 (MB)
#    completing 20% with 13338 violations
#    cpu time = 00:04:20, elapsed time = 00:04:20, memory = 1245.43 (MB), peak = 1307.47 (MB)
#    completing 30% with 12978 violations
#    cpu time = 00:06:18, elapsed time = 00:06:18, memory = 1217.19 (MB), peak = 1307.47 (MB)
#    completing 40% with 12568 violations
#    cpu time = 00:08:06, elapsed time = 00:08:06, memory = 1284.77 (MB), peak = 1307.47 (MB)
**INFO (INTERRUPT): The current command will stop at next legal exit point.
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.
