{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705113492058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705113492069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 12 21:38:11 2024 " "Processing started: Fri Jan 12 21:38:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705113492069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113492069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1part3 -c lab1part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1part3 -c lab1part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113492069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705113492791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705113492791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1part3 " "Found entity 1: lab1part3" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705113503441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113503441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk50.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk50.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk50 " "Found entity 1: counter_clk50" {  } { { "counter_clk50.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/counter_clk50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705113503445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113503445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_key3.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_key3.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_KEY3 " "Found entity 1: counter_KEY3" {  } { { "counter_KEY3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/counter_KEY3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705113503449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113503449 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 lab1part3.v(12) " "Verilog HDL Implicit Net warning at lab1part3.v(12): created implicit net for \"CLOCK_50\"" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705113503450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab1part3.v(12) " "Verilog HDL Instantiation warning at lab1part3.v(12): instance has no name" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1705113503450 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab1part3.v(13) " "Verilog HDL Instantiation warning at lab1part3.v(13): instance has no name" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1705113503450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1part3 " "Elaborating entity \"lab1part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705113503471 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "lab1part3.v(25) " "Verilog HDL unsupported feature error at lab1part3.v(25): Procedural Continuous Assignment to register is not supported" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 25 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1705113503473 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_LEDs lab1part3.v(17) " "Verilog HDL Always Construct warning at lab1part3.v(17): inferring latch(es) for variable \"reg_LEDs\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1part3.v" "" { Text "C:/Users/mattk/Desktop/McMaster/MECHTRON_3TB4_TA/MTB4Labs/lab1/Part3/lab1part3.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705113503473 "|lab1part3"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705113503473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705113503533 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 12 21:38:23 2024 " "Processing ended: Fri Jan 12 21:38:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705113503533 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705113503533 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705113503533 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113503533 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705113504168 ""}
