{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686198155075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198155075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:52:34 2023 " "Processing started: Thu Jun 08 09:52:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198155075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686198155075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_seg -c Seven_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_seg -c Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686198155076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686198155434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686198155434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.sv 2 2 " "Found 2 design units, including 2 entities, in source file seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "Seven_seg.sv" "" { Text "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686198163023 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven_seg " "Found entity 2: Seven_seg" {  } { { "Seven_seg.sv" "" { Text "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686198163023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686198163023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Seven_seg " "Elaborating entity \"Seven_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686198163048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:sv_1 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:sv_1\"" {  } { { "Seven_seg.sv" "sv_1" { Text "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686198163050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686198163422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686198163765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686198163765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686198163792 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686198163792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686198163792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686198163792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686198163812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 09:52:43 2023 " "Processing ended: Thu Jun 08 09:52:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686198163812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686198163812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686198163812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686198163812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686198165173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198165173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:52:44 2023 " "Processing started: Thu Jun 08 09:52:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198165173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686198165173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686198165173 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686198165300 ""}
{ "Info" "0" "" "Project  = Seven_seg" {  } {  } 0 0 "Project  = Seven_seg" 0 0 "Fitter" 0 0 1686198165301 ""}
{ "Info" "0" "" "Revision = Seven_seg" {  } {  } 0 0 "Revision = Seven_seg" 0 0 "Fitter" 0 0 1686198165301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686198165355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686198165356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Seven_seg EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Seven_seg\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686198165362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686198165415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686198165415 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686198165762 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686198165767 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686198165881 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686198165881 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686198165883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686198165883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686198165883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686198165883 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686198165883 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686198165883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686198165884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Seven_seg.sdc " "Synopsys Design Constraints File file not found: 'Seven_seg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686198166725 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686198166725 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1686198166725 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1686198166727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686198166727 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686198166727 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686198166727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686198166728 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686198166728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686198166728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686198166730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686198166730 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686198166730 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686198166754 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686198166757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686198169089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686198169194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686198169226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686198169451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686198169451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686198169698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686198172422 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686198172422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686198172634 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1686198172634 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686198172634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686198172637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686198172751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686198172758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686198172974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686198172974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686198173178 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686198173549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/output_files/Seven_seg.fit.smsg " "Generated suppressed messages file D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/output_files/Seven_seg.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686198173910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5690 " "Peak virtual memory: 5690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686198174254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 09:52:54 2023 " "Processing ended: Thu Jun 08 09:52:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686198174254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686198174254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686198174254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686198174254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686198175537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198175537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:52:55 2023 " "Processing started: Thu Jun 08 09:52:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198175537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686198175537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686198175537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686198175847 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686198178369 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686198178472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686198178751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 09:52:58 2023 " "Processing ended: Thu Jun 08 09:52:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686198178751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686198178751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686198178751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686198178751 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686198179392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686198180209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198180209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:52:59 2023 " "Processing started: Thu Jun 08 09:52:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198180209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686198180209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Seven_seg -c Seven_seg " "Command: quartus_sta Seven_seg -c Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686198180209 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686198180346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686198180484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686198180484 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686198180537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686198180537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Seven_seg.sdc " "Synopsys Design Constraints File file not found: 'Seven_seg.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686198180960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686198180962 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1686198180962 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1686198180962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686198180963 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1686198180963 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686198180964 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1686198180969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686198180971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198180990 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686198180995 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686198181013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686198181230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686198181255 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1686198181256 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1686198181256 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1686198181256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181272 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686198181275 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686198181339 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1686198181339 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1686198181339 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1686198181340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686198181354 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686198181728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686198181728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686198181798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 09:53:01 2023 " "Processing ended: Thu Jun 08 09:53:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686198181798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686198181798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686198181798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686198181798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1686198182857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198182857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:53:02 2023 " "Processing started: Thu Jun 08 09:53:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198182857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686198182857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Seven_seg -c Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686198182857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686198183307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Seven_seg.svo D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/ simulation " "Generated file Seven_seg.svo in folder \"D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686198183351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686198183377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 09:53:03 2023 " "Processing ended: Thu Jun 08 09:53:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686198183377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686198183377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686198183377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686198183377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1686198184641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686198184641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 09:53:04 2023 " "Processing started: Thu Jun 08 09:53:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686198184641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1686198184641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Seven_seg Seven_seg " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Seven_seg Seven_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1686198184641 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Seven_seg Seven_seg " "Quartus(args): --block_on_gui Seven_seg Seven_seg" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1686198184641 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1686198184774 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1686198184860 ""}
{ "Warning" "0" "" "Warning: File Seven_seg_run_msim_gate_systemverilog.do already exists - backing up current file as Seven_seg_run_msim_gate_systemverilog.do.bak3" {  } {  } 0 0 "Warning: File Seven_seg_run_msim_gate_systemverilog.do already exists - backing up current file as Seven_seg_run_msim_gate_systemverilog.do.bak3" 0 0 "Shell" 0 0 1686198184949 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/Seven_seg_run_msim_gate_systemverilog.do" {  } { { "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/Seven_seg_run_msim_gate_systemverilog.do" "0" { Text "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/Seven_seg_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/Seven_seg_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1686198184954 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1686199075184 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1686199075184 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Seven_seg_run_msim_gate_systemverilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Seven_seg_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1686199075184 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1686199075185 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{Seven_seg.svo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -sv -work work +incdir+. \{Seven_seg.svo\}" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:12 on Jun 08,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:12 on Jun 08,2023" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Seven_seg.svo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Seven_seg.svo " 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module Seven_seg" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module Seven_seg" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Seven_seg" {  } {  } 0 0 "ModelSim-Altera Info: #     Seven_seg" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:53:12 on Jun 08,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:53:12 on Jun 08,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.Seven_seg" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.Seven_seg" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.Seven_seg " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.Seven_seg " 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:17 on Jun 08,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:17 on Jun 08,2023" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.Seven_seg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.Seven_seg" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 118" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 118" 0 0 "Shell" 0 0 1686199075186 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 131" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 131" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 144" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 144" 0 0 "Shell" 0 0 1686199075187 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 157" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 157" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 170" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 170" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 183" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 183" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075188 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 196" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 196" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 209" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 222" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 222" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 235" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 235" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 248" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 248" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075189 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 261" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 261" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 274" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 274" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_obuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 287" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 287" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 300" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 300" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075190 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075190 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 310" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 310" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 320" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 320" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 330" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 330" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 340" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 340" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 357" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 357" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075191 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 374" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 374" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 391" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 391" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 408" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 408" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 425" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 425" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 442" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 442" 0 0 "Shell" 0 0 1686199075192 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 459" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 459" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 469" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 469" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 479" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 479" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_io_ibuf' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 489" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 489" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075193 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075193 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 499" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 499" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 516" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 516" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 533" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 533" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 550" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 550" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 567" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 567" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 584" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 584" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'cycloneive_lcell_comb' failed. The design unit was not found." 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 601" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /Seven_seg File: Seven_seg.svo Line: 601" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 09:53:18 on Jun 08,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 09:53:18 on Jun 08,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1686199075194 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 36, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 36, Warnings: 0" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: vsim work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: vsim work.hard_block" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim work.hard_block " {  } {  } 0 0 "ModelSim-Altera Info: # vsim work.hard_block " 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 09:53:21 on Jun 08,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 09:53:21 on Jun 08,2023" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim-Altera Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 10:07:53 on Jun 08,2023, Elapsed time: 0:14:32" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 10:07:53 on Jun 08,2023, Elapsed time: 0:14:32" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1686199075195 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1686199075297 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1686199075297 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg_nativelink_simulation.rpt" {  } { { "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg_nativelink_simulation.rpt" "0" { Text "D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Engineering/Courses/FPGA/Practice/2 Seven segment display and switches/Seven_seg_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1686199075297 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1686199075297 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 39 s 1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 39 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686199075298 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 08 10:07:55 2023 " "Processing ended: Thu Jun 08 10:07:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686199075298 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:14:51 " "Elapsed time: 00:14:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686199075298 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686199075298 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1686199075298 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 41 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 41 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1686199075866 ""}
