// Seed: 1985025049
module module_0 (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3
    , id_15 = 1,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input tri id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  assign id_7 = id_9;
  supply1 id_16 = 1;
  supply0 id_17, id_18;
  assign id_18 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    inout supply1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9
);
  tri1 id_11 = 1'b0 & 1;
  module_0(
      id_0, id_7, id_2, id_9, id_7, id_1, id_8, id_2, id_3, id_6, id_3, id_5, id_6, id_3
  );
  wire id_12;
endmodule
