
Inverter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053fc  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ccmram       000004d4  080055f4  080055f4  000065f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00008158  08005ac8  08005ac8  00006ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800dc20  0800dc20  0000f100  2**0
                  CONTENTS
  5 .ARM          00000008  0800dc20  0800dc20  0000ec20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800dc28  0800dc28  0000f100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800dc28  0800dc28  0000ec28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800dc2c  0800dc2c  0000ec2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000100  20000000  0800dc30  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000007c0  20000100  0800dd30  0000f100  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200008c0  0800dd30  0000f8c0  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0000f100  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027fd9  00000000  00000000  0000f12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000056ff  00000000  00000000  00037107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f61b  00000000  00000000  0003c806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000013a8  00000000  00000000  0004be28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001ee4  00000000  00000000  0004d1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002c39f  00000000  00000000  0004f0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002ad6f  00000000  00000000  0007b453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010472e  00000000  00000000  000a61c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001aa8f0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003a34  00000000  00000000  001aa934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005a  00000000  00000000  001ae368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000100 	.word	0x20000100
 8000214:	00000000 	.word	0x00000000
 8000218:	080055dc 	.word	0x080055dc

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000104 	.word	0x20000104
 8000234:	080055dc 	.word	0x080055dc

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_uldivmod>:
 80005b0:	b953      	cbnz	r3, 80005c8 <__aeabi_uldivmod+0x18>
 80005b2:	b94a      	cbnz	r2, 80005c8 <__aeabi_uldivmod+0x18>
 80005b4:	2900      	cmp	r1, #0
 80005b6:	bf08      	it	eq
 80005b8:	2800      	cmpeq	r0, #0
 80005ba:	bf1c      	itt	ne
 80005bc:	f04f 31ff 	movne.w	r1, #4294967295
 80005c0:	f04f 30ff 	movne.w	r0, #4294967295
 80005c4:	f000 b96a 	b.w	800089c <__aeabi_idiv0>
 80005c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005d0:	f000 f806 	bl	80005e0 <__udivmoddi4>
 80005d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005dc:	b004      	add	sp, #16
 80005de:	4770      	bx	lr

080005e0 <__udivmoddi4>:
 80005e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005e4:	9d08      	ldr	r5, [sp, #32]
 80005e6:	460c      	mov	r4, r1
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d14e      	bne.n	800068a <__udivmoddi4+0xaa>
 80005ec:	4694      	mov	ip, r2
 80005ee:	458c      	cmp	ip, r1
 80005f0:	4686      	mov	lr, r0
 80005f2:	fab2 f282 	clz	r2, r2
 80005f6:	d962      	bls.n	80006be <__udivmoddi4+0xde>
 80005f8:	b14a      	cbz	r2, 800060e <__udivmoddi4+0x2e>
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	4091      	lsls	r1, r2
 8000600:	fa20 f303 	lsr.w	r3, r0, r3
 8000604:	fa0c fc02 	lsl.w	ip, ip, r2
 8000608:	4319      	orrs	r1, r3
 800060a:	fa00 fe02 	lsl.w	lr, r0, r2
 800060e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000612:	fa1f f68c 	uxth.w	r6, ip
 8000616:	fbb1 f4f7 	udiv	r4, r1, r7
 800061a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800061e:	fb07 1114 	mls	r1, r7, r4, r1
 8000622:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000626:	fb04 f106 	mul.w	r1, r4, r6
 800062a:	4299      	cmp	r1, r3
 800062c:	d90a      	bls.n	8000644 <__udivmoddi4+0x64>
 800062e:	eb1c 0303 	adds.w	r3, ip, r3
 8000632:	f104 30ff 	add.w	r0, r4, #4294967295
 8000636:	f080 8112 	bcs.w	800085e <__udivmoddi4+0x27e>
 800063a:	4299      	cmp	r1, r3
 800063c:	f240 810f 	bls.w	800085e <__udivmoddi4+0x27e>
 8000640:	3c02      	subs	r4, #2
 8000642:	4463      	add	r3, ip
 8000644:	1a59      	subs	r1, r3, r1
 8000646:	fa1f f38e 	uxth.w	r3, lr
 800064a:	fbb1 f0f7 	udiv	r0, r1, r7
 800064e:	fb07 1110 	mls	r1, r7, r0, r1
 8000652:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000656:	fb00 f606 	mul.w	r6, r0, r6
 800065a:	429e      	cmp	r6, r3
 800065c:	d90a      	bls.n	8000674 <__udivmoddi4+0x94>
 800065e:	eb1c 0303 	adds.w	r3, ip, r3
 8000662:	f100 31ff 	add.w	r1, r0, #4294967295
 8000666:	f080 80fc 	bcs.w	8000862 <__udivmoddi4+0x282>
 800066a:	429e      	cmp	r6, r3
 800066c:	f240 80f9 	bls.w	8000862 <__udivmoddi4+0x282>
 8000670:	4463      	add	r3, ip
 8000672:	3802      	subs	r0, #2
 8000674:	1b9b      	subs	r3, r3, r6
 8000676:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800067a:	2100      	movs	r1, #0
 800067c:	b11d      	cbz	r5, 8000686 <__udivmoddi4+0xa6>
 800067e:	40d3      	lsrs	r3, r2
 8000680:	2200      	movs	r2, #0
 8000682:	e9c5 3200 	strd	r3, r2, [r5]
 8000686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800068a:	428b      	cmp	r3, r1
 800068c:	d905      	bls.n	800069a <__udivmoddi4+0xba>
 800068e:	b10d      	cbz	r5, 8000694 <__udivmoddi4+0xb4>
 8000690:	e9c5 0100 	strd	r0, r1, [r5]
 8000694:	2100      	movs	r1, #0
 8000696:	4608      	mov	r0, r1
 8000698:	e7f5      	b.n	8000686 <__udivmoddi4+0xa6>
 800069a:	fab3 f183 	clz	r1, r3
 800069e:	2900      	cmp	r1, #0
 80006a0:	d146      	bne.n	8000730 <__udivmoddi4+0x150>
 80006a2:	42a3      	cmp	r3, r4
 80006a4:	d302      	bcc.n	80006ac <__udivmoddi4+0xcc>
 80006a6:	4290      	cmp	r0, r2
 80006a8:	f0c0 80f0 	bcc.w	800088c <__udivmoddi4+0x2ac>
 80006ac:	1a86      	subs	r6, r0, r2
 80006ae:	eb64 0303 	sbc.w	r3, r4, r3
 80006b2:	2001      	movs	r0, #1
 80006b4:	2d00      	cmp	r5, #0
 80006b6:	d0e6      	beq.n	8000686 <__udivmoddi4+0xa6>
 80006b8:	e9c5 6300 	strd	r6, r3, [r5]
 80006bc:	e7e3      	b.n	8000686 <__udivmoddi4+0xa6>
 80006be:	2a00      	cmp	r2, #0
 80006c0:	f040 8090 	bne.w	80007e4 <__udivmoddi4+0x204>
 80006c4:	eba1 040c 	sub.w	r4, r1, ip
 80006c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006cc:	fa1f f78c 	uxth.w	r7, ip
 80006d0:	2101      	movs	r1, #1
 80006d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80006d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006da:	fb08 4416 	mls	r4, r8, r6, r4
 80006de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80006e2:	fb07 f006 	mul.w	r0, r7, r6
 80006e6:	4298      	cmp	r0, r3
 80006e8:	d908      	bls.n	80006fc <__udivmoddi4+0x11c>
 80006ea:	eb1c 0303 	adds.w	r3, ip, r3
 80006ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80006f2:	d202      	bcs.n	80006fa <__udivmoddi4+0x11a>
 80006f4:	4298      	cmp	r0, r3
 80006f6:	f200 80cd 	bhi.w	8000894 <__udivmoddi4+0x2b4>
 80006fa:	4626      	mov	r6, r4
 80006fc:	1a1c      	subs	r4, r3, r0
 80006fe:	fa1f f38e 	uxth.w	r3, lr
 8000702:	fbb4 f0f8 	udiv	r0, r4, r8
 8000706:	fb08 4410 	mls	r4, r8, r0, r4
 800070a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800070e:	fb00 f707 	mul.w	r7, r0, r7
 8000712:	429f      	cmp	r7, r3
 8000714:	d908      	bls.n	8000728 <__udivmoddi4+0x148>
 8000716:	eb1c 0303 	adds.w	r3, ip, r3
 800071a:	f100 34ff 	add.w	r4, r0, #4294967295
 800071e:	d202      	bcs.n	8000726 <__udivmoddi4+0x146>
 8000720:	429f      	cmp	r7, r3
 8000722:	f200 80b0 	bhi.w	8000886 <__udivmoddi4+0x2a6>
 8000726:	4620      	mov	r0, r4
 8000728:	1bdb      	subs	r3, r3, r7
 800072a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800072e:	e7a5      	b.n	800067c <__udivmoddi4+0x9c>
 8000730:	f1c1 0620 	rsb	r6, r1, #32
 8000734:	408b      	lsls	r3, r1
 8000736:	fa22 f706 	lsr.w	r7, r2, r6
 800073a:	431f      	orrs	r7, r3
 800073c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000740:	fa04 f301 	lsl.w	r3, r4, r1
 8000744:	ea43 030c 	orr.w	r3, r3, ip
 8000748:	40f4      	lsrs	r4, r6
 800074a:	fa00 f801 	lsl.w	r8, r0, r1
 800074e:	0c38      	lsrs	r0, r7, #16
 8000750:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000754:	fbb4 fef0 	udiv	lr, r4, r0
 8000758:	fa1f fc87 	uxth.w	ip, r7
 800075c:	fb00 441e 	mls	r4, r0, lr, r4
 8000760:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000764:	fb0e f90c 	mul.w	r9, lr, ip
 8000768:	45a1      	cmp	r9, r4
 800076a:	fa02 f201 	lsl.w	r2, r2, r1
 800076e:	d90a      	bls.n	8000786 <__udivmoddi4+0x1a6>
 8000770:	193c      	adds	r4, r7, r4
 8000772:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000776:	f080 8084 	bcs.w	8000882 <__udivmoddi4+0x2a2>
 800077a:	45a1      	cmp	r9, r4
 800077c:	f240 8081 	bls.w	8000882 <__udivmoddi4+0x2a2>
 8000780:	f1ae 0e02 	sub.w	lr, lr, #2
 8000784:	443c      	add	r4, r7
 8000786:	eba4 0409 	sub.w	r4, r4, r9
 800078a:	fa1f f983 	uxth.w	r9, r3
 800078e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000792:	fb00 4413 	mls	r4, r0, r3, r4
 8000796:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800079a:	fb03 fc0c 	mul.w	ip, r3, ip
 800079e:	45a4      	cmp	ip, r4
 80007a0:	d907      	bls.n	80007b2 <__udivmoddi4+0x1d2>
 80007a2:	193c      	adds	r4, r7, r4
 80007a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80007a8:	d267      	bcs.n	800087a <__udivmoddi4+0x29a>
 80007aa:	45a4      	cmp	ip, r4
 80007ac:	d965      	bls.n	800087a <__udivmoddi4+0x29a>
 80007ae:	3b02      	subs	r3, #2
 80007b0:	443c      	add	r4, r7
 80007b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80007b6:	fba0 9302 	umull	r9, r3, r0, r2
 80007ba:	eba4 040c 	sub.w	r4, r4, ip
 80007be:	429c      	cmp	r4, r3
 80007c0:	46ce      	mov	lr, r9
 80007c2:	469c      	mov	ip, r3
 80007c4:	d351      	bcc.n	800086a <__udivmoddi4+0x28a>
 80007c6:	d04e      	beq.n	8000866 <__udivmoddi4+0x286>
 80007c8:	b155      	cbz	r5, 80007e0 <__udivmoddi4+0x200>
 80007ca:	ebb8 030e 	subs.w	r3, r8, lr
 80007ce:	eb64 040c 	sbc.w	r4, r4, ip
 80007d2:	fa04 f606 	lsl.w	r6, r4, r6
 80007d6:	40cb      	lsrs	r3, r1
 80007d8:	431e      	orrs	r6, r3
 80007da:	40cc      	lsrs	r4, r1
 80007dc:	e9c5 6400 	strd	r6, r4, [r5]
 80007e0:	2100      	movs	r1, #0
 80007e2:	e750      	b.n	8000686 <__udivmoddi4+0xa6>
 80007e4:	f1c2 0320 	rsb	r3, r2, #32
 80007e8:	fa20 f103 	lsr.w	r1, r0, r3
 80007ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80007f0:	fa24 f303 	lsr.w	r3, r4, r3
 80007f4:	4094      	lsls	r4, r2
 80007f6:	430c      	orrs	r4, r1
 80007f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000800:	fa1f f78c 	uxth.w	r7, ip
 8000804:	fbb3 f0f8 	udiv	r0, r3, r8
 8000808:	fb08 3110 	mls	r1, r8, r0, r3
 800080c:	0c23      	lsrs	r3, r4, #16
 800080e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000812:	fb00 f107 	mul.w	r1, r0, r7
 8000816:	4299      	cmp	r1, r3
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x24c>
 800081a:	eb1c 0303 	adds.w	r3, ip, r3
 800081e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000822:	d22c      	bcs.n	800087e <__udivmoddi4+0x29e>
 8000824:	4299      	cmp	r1, r3
 8000826:	d92a      	bls.n	800087e <__udivmoddi4+0x29e>
 8000828:	3802      	subs	r0, #2
 800082a:	4463      	add	r3, ip
 800082c:	1a5b      	subs	r3, r3, r1
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb3 f1f8 	udiv	r1, r3, r8
 8000834:	fb08 3311 	mls	r3, r8, r1, r3
 8000838:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800083c:	fb01 f307 	mul.w	r3, r1, r7
 8000840:	42a3      	cmp	r3, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x276>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f101 36ff 	add.w	r6, r1, #4294967295
 800084c:	d213      	bcs.n	8000876 <__udivmoddi4+0x296>
 800084e:	42a3      	cmp	r3, r4
 8000850:	d911      	bls.n	8000876 <__udivmoddi4+0x296>
 8000852:	3902      	subs	r1, #2
 8000854:	4464      	add	r4, ip
 8000856:	1ae4      	subs	r4, r4, r3
 8000858:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800085c:	e739      	b.n	80006d2 <__udivmoddi4+0xf2>
 800085e:	4604      	mov	r4, r0
 8000860:	e6f0      	b.n	8000644 <__udivmoddi4+0x64>
 8000862:	4608      	mov	r0, r1
 8000864:	e706      	b.n	8000674 <__udivmoddi4+0x94>
 8000866:	45c8      	cmp	r8, r9
 8000868:	d2ae      	bcs.n	80007c8 <__udivmoddi4+0x1e8>
 800086a:	ebb9 0e02 	subs.w	lr, r9, r2
 800086e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000872:	3801      	subs	r0, #1
 8000874:	e7a8      	b.n	80007c8 <__udivmoddi4+0x1e8>
 8000876:	4631      	mov	r1, r6
 8000878:	e7ed      	b.n	8000856 <__udivmoddi4+0x276>
 800087a:	4603      	mov	r3, r0
 800087c:	e799      	b.n	80007b2 <__udivmoddi4+0x1d2>
 800087e:	4630      	mov	r0, r6
 8000880:	e7d4      	b.n	800082c <__udivmoddi4+0x24c>
 8000882:	46d6      	mov	lr, sl
 8000884:	e77f      	b.n	8000786 <__udivmoddi4+0x1a6>
 8000886:	4463      	add	r3, ip
 8000888:	3802      	subs	r0, #2
 800088a:	e74d      	b.n	8000728 <__udivmoddi4+0x148>
 800088c:	4606      	mov	r6, r0
 800088e:	4623      	mov	r3, r4
 8000890:	4608      	mov	r0, r1
 8000892:	e70f      	b.n	80006b4 <__udivmoddi4+0xd4>
 8000894:	3e02      	subs	r6, #2
 8000896:	4463      	add	r3, ip
 8000898:	e730      	b.n	80006fc <__udivmoddi4+0x11c>
 800089a:	bf00      	nop

0800089c <__aeabi_idiv0>:
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop

080008a0 <handle_CAN>:
  *
  * This function implements the logic to handle received CAN messages.
  *
  * @param hcan Pointer to the CAN handle structure.
  */
void handle_CAN(CAN_HandleTypeDef *hcan) {
 80008a0:	b500      	push	{lr}
 80008a2:	b08b      	sub	sp, #44	@ 0x2c
    // Implement your receive logic here
    CAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData);
 80008a4:	2100      	movs	r1, #0
 80008a6:	ab01      	add	r3, sp, #4
 80008a8:	aa03      	add	r2, sp, #12
 80008aa:	f002 f837 	bl	800291c <HAL_CAN_GetRxMessage>

    // Example: Check if the received message ID matches a specific ID
    if (rxHeader.StdId == DBC_INVERTERS_MSG_AP_ETAS_EnableInv.ID) {
 80008ae:	9b03      	ldr	r3, [sp, #12]
 80008b0:	2bb1      	cmp	r3, #177	@ 0xb1
 80008b2:	d002      	beq.n	80008ba <handle_CAN+0x1a>
        // sending a message: move all this to the synchronism message
        float temperatures[] = {inverter_left.temp_inverter, inverter_right.temp_inverter, inverter_left.temp_motor, inverter_right.temp_motor};
        send_CAN_message(hcan, &DBC_INVERTERS_MSG_AP_Inv_R_Temperatures, temperatures);

    }
}
 80008b4:	b00b      	add	sp, #44	@ 0x2c
 80008b6:	f85d fb04 	ldr.w	pc, [sp], #4
        enableCAN = DBC_INVERTERS_MSG_AP_ETAS_EnableInv.getSigVal->Enable_Inv_R;
 80008ba:	2300      	movs	r3, #0
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	deff      	udf	#255	@ 0xff

080008c0 <calc_current_loop>:
 *
 * @param inv Pointer to the inverter structure.
 */
void calc_current_loop(volatile InverterStruct *inv){

	inv->id_pi.pi_consig = inv->reference.id_ref;  	   // Setpoint
 80008c0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
void calc_current_loop(volatile InverterStruct *inv){
 80008c2:	b510      	push	{r4, lr}
 80008c4:	4604      	mov	r4, r0
    inv->id_pi.pi_fdb = inv->feedback.id_meas;         // Feedback
    pi_calc(&(inv->id_pi));                            // Calculate id PI controller output
 80008c6:	307c      	adds	r0, #124	@ 0x7c
	inv->id_pi.pi_consig = inv->reference.id_ref;  	   // Setpoint
 80008c8:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
    inv->id_pi.pi_fdb = inv->feedback.id_meas;         // Feedback
 80008cc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80008ce:	f8c4 30a0 	str.w	r3, [r4, #160]	@ 0xa0
    pi_calc(&(inv->id_pi));                            // Calculate id PI controller output
 80008d2:	f004 fef9 	bl	80056c8 <pi_calc>

    inv->iq_pi.pi_consig = inv->reference.iq_ref;  	   // Setpoint
 80008d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    inv->iq_pi.pi_fdb = inv->feedback.iq_meas;         // Feedback
    pi_calc(&(inv->iq_pi));                            // Calculate iq PI controller output
 80008d8:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
    inv->iq_pi.pi_consig = inv->reference.iq_ref;  	   // Setpoint
 80008dc:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
    inv->iq_pi.pi_fdb = inv->feedback.iq_meas;         // Feedback
 80008e0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80008e2:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
}
 80008e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    pi_calc(&(inv->iq_pi));                            // Calculate iq PI controller output
 80008ea:	f004 beed 	b.w	80056c8 <pi_calc>
 80008ee:	bf00      	nop

080008f0 <calc_duties>:
 * @param[out] duties Pointer to the duties structure.
 */
void calc_duties(float vd, float vq, float vDC, float sinTheta_e, float cosTheta_e, volatile Duties *duties) {

  // inverse Park transform
  float alpha = (vd/vDC)*cosTheta_e - (vq/vDC)*sinTheta_e;              // Alpha(D) = d*cos(Fi) - q*sin(Fi)
 80008f0:	eec0 7a81 	vdiv.f32	s15, s1, s2
 80008f4:	eec0 6a01 	vdiv.f32	s13, s0, s2
void calc_duties(float vd, float vq, float vDC, float sinTheta_e, float cosTheta_e, volatile Duties *duties) {
 80008f8:	b510      	push	{r4, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	4604      	mov	r4, r0

  // Assign values to SVPWM structure, works with alpha/beta (not a/b/c)
  // alpha and beta are meant to be in the range +-(1/sqrt3)
  svpwm.alpha = alpha;
  svpwm.beta = beta;
  svpwm_calc(&svpwm);
 80008fe:	4668      	mov	r0, sp
  float alpha = (vd/vDC)*cosTheta_e - (vq/vDC)*sinTheta_e;              // Alpha(D) = d*cos(Fi) - q*sin(Fi)
 8000900:	ee21 7ae7 	vnmul.f32	s14, s3, s15
  float beta = (vd/vDC)*sinTheta_e + (vq/vDC)*cosTheta_e;              // Beta(Q) = d*sin(Fi) + q*cos(Fi)
 8000904:	ee67 7a82 	vmul.f32	s15, s15, s4
  float alpha = (vd/vDC)*cosTheta_e - (vq/vDC)*sinTheta_e;              // Alpha(D) = d*cos(Fi) - q*sin(Fi)
 8000908:	eea6 7a82 	vfma.f32	s14, s13, s4
  float beta = (vd/vDC)*sinTheta_e + (vq/vDC)*cosTheta_e;              // Beta(Q) = d*sin(Fi) + q*cos(Fi)
 800090c:	eee6 7aa1 	vfma.f32	s15, s13, s3
  svpwm.alpha = alpha;
 8000910:	ed8d 7a00 	vstr	s14, [sp]
  svpwm.beta = beta;
 8000914:	edcd 7a01 	vstr	s15, [sp, #4]
  svpwm_calc(&svpwm);
 8000918:	f004 ff88 	bl	800582c <svpwm_calc>

  // Assign SVPWM duties (0 to 1, high side)
  duties->Da = svpwm.Da;
 800091c:	9902      	ldr	r1, [sp, #8]
  duties->Db = svpwm.Db;
 800091e:	9a03      	ldr	r2, [sp, #12]
  duties->Dc = svpwm.Dc;
 8000920:	9b04      	ldr	r3, [sp, #16]
  duties->Da = svpwm.Da;
 8000922:	6021      	str	r1, [r4, #0]
  duties->Db = svpwm.Db;
 8000924:	6062      	str	r2, [r4, #4]
  duties->Dc = svpwm.Dc;
 8000926:	60a3      	str	r3, [r4, #8]

}
 8000928:	b006      	add	sp, #24
 800092a:	bd10      	pop	{r4, pc}

0800092c <eval_inv_FSM>:
 *
 * This function executes the finite state machine to control the inverter based on its current state.
 *
 * @param inv Pointer to the inverter structure.
 */
void eval_inv_FSM(volatile InverterStruct *inv) {
 800092c:	b510      	push	{r4, lr}
    switch (inv->state) {
 800092e:	7d03      	ldrb	r3, [r0, #20]
void eval_inv_FSM(volatile InverterStruct *inv) {
 8000930:	4604      	mov	r4, r0
    switch (inv->state) {
 8000932:	2b03      	cmp	r3, #3
 8000934:	d826      	bhi.n	8000984 <eval_inv_FSM+0x58>
 8000936:	e8df f003 	tbb	[pc, r3]
 800093a:	1e22      	.short	0x1e22
 800093c:	0210      	.short	0x0210
    // Perform actions required in fault state
    // This could involve shutting down the inverter, logging error messages, etc.
    // Transition conditions to other states:
    // - Retry startup sequence after a delay if fault condition is recoverable
    // - Transition to idle state after fault is resolved
    inv->led->mode = LED_MODE_BLINK_SLOW;
 800093e:	6803      	ldr	r3, [r0, #0]
 8000940:	2101      	movs	r1, #1
 8000942:	7199      	strb	r1, [r3, #6]
    DISABLE(inv->enable_port, inv->enable_pin);
 8000944:	2200      	movs	r2, #0
 8000946:	6860      	ldr	r0, [r4, #4]
 8000948:	8921      	ldrh	r1, [r4, #8]
 800094a:	b289      	uxth	r1, r1
 800094c:	f002 fdb6 	bl	80034bc <HAL_GPIO_WritePin>
    disable_PWM(inv->htim);
 8000950:	68e0      	ldr	r0, [r4, #12]
}
 8000952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    disable_PWM(inv->htim);
 8000956:	f000 ba85 	b.w	8000e64 <disable_PWM>
    inv->led->mode = LED_MODE_ON;
 800095a:	6803      	ldr	r3, [r0, #0]
 800095c:	2102      	movs	r1, #2
    ENABLE(inv->enable_port, inv->enable_pin);
 800095e:	2201      	movs	r2, #1
    inv->led->mode = LED_MODE_ON;
 8000960:	7199      	strb	r1, [r3, #6]
    ENABLE(inv->enable_port, inv->enable_pin);
 8000962:	6860      	ldr	r0, [r4, #4]
 8000964:	8921      	ldrh	r1, [r4, #8]
 8000966:	b289      	uxth	r1, r1
 8000968:	f002 fda8 	bl	80034bc <HAL_GPIO_WritePin>
    enable_PWM(inv->htim);
 800096c:	68e0      	ldr	r0, [r4, #12]
}
 800096e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    enable_PWM(inv->htim);
 8000972:	f000 ba65 	b.w	8000e40 <enable_PWM>
    inv->led->mode = LED_MODE_BLINK_FAST;
 8000976:	6803      	ldr	r3, [r0, #0]
 8000978:	2200      	movs	r2, #0
 800097a:	719a      	strb	r2, [r3, #6]
    DISABLE(inv->enable_port, inv->enable_pin);
 800097c:	e7f1      	b.n	8000962 <eval_inv_FSM+0x36>
    inv->led->mode = LED_MODE_OFF;
 800097e:	6803      	ldr	r3, [r0, #0]
 8000980:	2103      	movs	r1, #3
 8000982:	e7de      	b.n	8000942 <eval_inv_FSM+0x16>
}
 8000984:	bd10      	pop	{r4, pc}
 8000986:	bf00      	nop

08000988 <initialize_inverter>:
 * @param[in] enable_pin Pin number for enabling/disabling the inverter.
 * @param[in] htim Timer peripheral for the PWM output.
 * @param[in] hadc ADC peripheral for the current phase current and DC voltage sensing.
 * @param[in] motor MotorParameters struct.
 */
void initialize_inverter(volatile InverterStruct *inv, LED *led, GPIO_TypeDef *enable_port, uint16_t enable_pin, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc, MotorParameters *motor) {
 8000988:	b538      	push	{r3, r4, r5, lr}
    // Initialize inverter structure
    inv->state = INV_STATE_STARTUP;
 800098a:	f04f 0c01 	mov.w	ip, #1
void initialize_inverter(volatile InverterStruct *inv, LED *led, GPIO_TypeDef *enable_port, uint16_t enable_pin, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc, MotorParameters *motor) {
 800098e:	4604      	mov	r4, r0
    inv->led = led;
    inv->enable_pin = enable_pin;
    inv->enable_port = enable_port;
    inv->htim = htim;
    inv->hadc = hadc;
    inv->duties.Da = 0.5;
 8000990:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
void initialize_inverter(volatile InverterStruct *inv, LED *led, GPIO_TypeDef *enable_port, uint16_t enable_pin, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc, MotorParameters *motor) {
 8000994:	ed2d 8b04 	vpush	{d8-d9}
    inv->state = INV_STATE_STARTUP;
 8000998:	f884 c014 	strb.w	ip, [r4, #20]
    inv->led = led;
 800099c:	6021      	str	r1, [r4, #0]
    inv->enable_pin = enable_pin;
 800099e:	8123      	strh	r3, [r4, #8]
    inv->htim = htim;
 80009a0:	9b08      	ldr	r3, [sp, #32]
    inv->enable_port = enable_port;
 80009a2:	6062      	str	r2, [r4, #4]
void initialize_inverter(volatile InverterStruct *inv, LED *led, GPIO_TypeDef *enable_port, uint16_t enable_pin, TIM_HandleTypeDef *htim, ADC_HandleTypeDef *hadc, MotorParameters *motor) {
 80009a4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
    inv->htim = htim;
 80009a6:	60e3      	str	r3, [r4, #12]
    inv->hadc = hadc;
 80009a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    inv->duties.Dc = 0.5;
    inv->motor = motor;

    HAL_TIM_Base_Start_IT(inv->htim);

    if(check_motor_parameters(motor, TS))
 80009aa:	ed9f 8a20 	vldr	s16, [pc, #128]	@ 8000a2c <initialize_inverter+0xa4>
    inv->hadc = hadc;
 80009ae:	6123      	str	r3, [r4, #16]
    inv->duties.Da = 0.5;
 80009b0:	6620      	str	r0, [r4, #96]	@ 0x60
    inv->duties.Db = 0.5;
 80009b2:	6660      	str	r0, [r4, #100]	@ 0x64
    inv->duties.Dc = 0.5;
 80009b4:	66a0      	str	r0, [r4, #104]	@ 0x68
    inv->motor = motor;
 80009b6:	67a5      	str	r5, [r4, #120]	@ 0x78
    HAL_TIM_Base_Start_IT(inv->htim);
 80009b8:	68e0      	ldr	r0, [r4, #12]
 80009ba:	f003 fc83 	bl	80042c4 <HAL_TIM_Base_Start_IT>
    if(check_motor_parameters(motor, TS))
 80009be:	eeb0 0a48 	vmov.f32	s0, s16
 80009c2:	4628      	mov	r0, r5
 80009c4:	f000 f898 	bl	8000af8 <check_motor_parameters>
 80009c8:	b920      	cbnz	r0, 80009d4 <initialize_inverter+0x4c>
    	init_idiq_loops(inv, motor);
    else
        inv->state = INV_STATE_FAULT;
 80009ca:	2303      	movs	r3, #3
 80009cc:	7523      	strb	r3, [r4, #20]

}
 80009ce:	ecbd 8b04 	vpop	{d8-d9}
 80009d2:	bd38      	pop	{r3, r4, r5, pc}

    // Calculate natural frequency (omega_n)
    float omega_n = 3.0F / (xi * set_time); // set_time in seconds

    // Calculate proportional and integral gains for id controller
    inv->id_pi.Kp = 2.0F * xi * omega_n * motor->Ld - motor->Rs;
 80009d4:	edd5 7a00 	vldr	s15, [r5]
    inv->id_pi.Ki = powf(omega_n, 2) * motor->Ld;
    pi_init(&(inv->id_pi)); // Initialize id PI controller (calculate K0, K1)
 80009d8:	f104 007c 	add.w	r0, r4, #124	@ 0x7c
    inv->id_pi.Kp = 2.0F * xi * omega_n * motor->Ld - motor->Rs;
 80009dc:	ed95 7a02 	vldr	s14, [r5, #8]
 80009e0:	ed9f 9a13 	vldr	s18, [pc, #76]	@ 8000a30 <initialize_inverter+0xa8>
    inv->id_pi.Ki = powf(omega_n, 2) * motor->Ld;
 80009e4:	eddf 8a13 	vldr	s17, [pc, #76]	@ 8000a34 <initialize_inverter+0xac>
    inv->id_pi.Kp = 2.0F * xi * omega_n * motor->Ld - motor->Rs;
 80009e8:	ee97 7a89 	vfnms.f32	s14, s15, s18
    inv->id_pi.Ts = TS;
 80009ec:	ed84 8a20 	vstr	s16, [r4, #128]	@ 0x80
    inv->id_pi.Ki = powf(omega_n, 2) * motor->Ld;
 80009f0:	ee67 7aa8 	vmul.f32	s15, s15, s17
    inv->iq_pi.Ts = TS;
 80009f4:	ed84 8a31 	vstr	s16, [r4, #196]	@ 0xc4
    inv->id_pi.Kp = 2.0F * xi * omega_n * motor->Ld - motor->Rs;
 80009f8:	ed84 7a21 	vstr	s14, [r4, #132]	@ 0x84
    inv->id_pi.Ki = powf(omega_n, 2) * motor->Ld;
 80009fc:	edc4 7a22 	vstr	s15, [r4, #136]	@ 0x88
    pi_init(&(inv->id_pi)); // Initialize id PI controller (calculate K0, K1)
 8000a00:	f004 fe46 	bl	8005690 <pi_init>

    // Calculate proportional and integral gains for iq controller
    inv->iq_pi.Kp = 2.0F * xi * omega_n * motor->Lq - motor->Rs;
 8000a04:	ed95 7a01 	vldr	s14, [r5, #4]
 8000a08:	edd5 7a02 	vldr	s15, [r5, #8]
    inv->iq_pi.Ki = powf(omega_n, 2) * motor->Lq;
    pi_init(&(inv->iq_pi)); // Initialize iq PI controller (calculate K0, K1)
 8000a0c:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
    inv->iq_pi.Ki = powf(omega_n, 2) * motor->Lq;
 8000a10:	ee67 8a28 	vmul.f32	s17, s14, s17
    inv->iq_pi.Kp = 2.0F * xi * omega_n * motor->Lq - motor->Rs;
 8000a14:	eed7 7a09 	vfnms.f32	s15, s14, s18
 8000a18:	edc4 7a32 	vstr	s15, [r4, #200]	@ 0xc8
    inv->iq_pi.Ki = powf(omega_n, 2) * motor->Lq;
 8000a1c:	edc4 8a33 	vstr	s17, [r4, #204]	@ 0xcc
}
 8000a20:	ecbd 8b04 	vpop	{d8-d9}
 8000a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    pi_init(&(inv->iq_pi)); // Initialize iq PI controller (calculate K0, K1)
 8000a28:	f004 be32 	b.w	8005690 <pi_init>
 8000a2c:	37a7c5ac 	.word	0x37a7c5ac
 8000a30:	45bb8000 	.word	0x45bb8000
 8000a34:	4b902da9 	.word	0x4b902da9

08000a38 <get_currents_voltage>:
  * @retval OK 0 if an error occurred, 1 if successful.
  */
uint8_t get_currents_voltage(volatile uint32_t ADC_raw[], volatile Analog* analog, volatile Feedback* feedback, float sinTheta_e, float cosTheta_e){

    // Calculate currents and voltage
    float ia = get_linear(ADC_raw[0], CURRENT_SLOPE, CURRENT_OFFSET);
 8000a38:	edd0 3a00 	vldr	s7, [r0]
float get_linear(uint32_t bits, float slope, float offset) {
    // Convert ADC reading to voltage
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))

    // Convert voltage to physical measurement
    float measurement = (voltage - offset) * slope;
 8000a3c:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8000ad0 <get_currents_voltage+0x98>
    float ib = get_linear(ADC_raw[1], CURRENT_SLOPE, CURRENT_OFFSET);
 8000a40:	ed90 7a01 	vldr	s14, [r0, #4]
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))
 8000a44:	eef8 3a63 	vcvt.f32.u32	s7, s7
    float ic = get_linear(ADC_raw[2], CURRENT_SLOPE, CURRENT_OFFSET);
 8000a48:	ed90 4a02 	vldr	s8, [r0, #8]
    float measurement = (voltage - offset) * slope;
 8000a4c:	eef0 5a67 	vmov.f32	s11, s15
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))
 8000a50:	eeb8 7a47 	vcvt.f32.u32	s14, s14
    float measurement = (voltage - offset) * slope;
 8000a54:	ed9f 6a1f 	vldr	s12, [pc, #124]	@ 8000ad4 <get_currents_voltage+0x9c>
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))
 8000a58:	eeb8 4a44 	vcvt.f32.u32	s8, s8
    float vDC = get_linear(ADC_raw[3], VOLTAGE_SLOPE, VOLTAGE_OFFSET);
 8000a5c:	edd0 4a03 	vldr	s9, [r0, #12]
    float measurement = (voltage - offset) * slope;
 8000a60:	ed9f 5a1d 	vldr	s10, [pc, #116]	@ 8000ad8 <get_currents_voltage+0xa0>
}
 8000a64:	2001      	movs	r0, #1
    float measurement = (voltage - offset) * slope;
 8000a66:	eee7 5a06 	vfma.f32	s11, s14, s12
 8000a6a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8000adc <get_currents_voltage+0xa4>
 8000a6e:	eeb0 7a67 	vmov.f32	s14, s15
 */
void get_idiq(float ia, float ib, float ic, float sinTheta_e, float cosTheta_e, float *id_meas, float *iq_meas) {

	// Compute alpha beta using Clarke transformation
    float alpha = ia;
    float beta = (ib - ic) * ISQ3;
 8000a72:	ed9f 3a1b 	vldr	s6, [pc, #108]	@ 8000ae0 <get_currents_voltage+0xa8>
    float measurement = (voltage - offset) * slope;
 8000a76:	eee4 7a06 	vfma.f32	s15, s8, s12
    float voltage = (float) bits * 0.0008058608f; // Assuming 12-bit ADC and 3.3V reference (bits * (3.3 V / 4095.0 bits))
 8000a7a:	eef8 4a64 	vcvt.f32.u32	s9, s9
    float measurement = (voltage - offset) * slope;
 8000a7e:	eea3 7a86 	vfma.f32	s14, s7, s12
 8000a82:	eddf 3a18 	vldr	s7, [pc, #96]	@ 8000ae4 <get_currents_voltage+0xac>
 8000a86:	ee65 5a85 	vmul.f32	s11, s11, s10
 8000a8a:	eee4 6a86 	vfma.f32	s13, s9, s12
 8000a8e:	ee67 7a85 	vmul.f32	s15, s15, s10
 8000a92:	ee27 7a05 	vmul.f32	s14, s14, s10
    float beta = (ib - ic) * ISQ3;
 8000a96:	ee35 6ae7 	vsub.f32	s12, s11, s15
    analog->ia = ia;
 8000a9a:	ed81 7a00 	vstr	s14, [r1]
    float measurement = (voltage - offset) * slope;
 8000a9e:	ee66 6aa3 	vmul.f32	s13, s13, s7
    analog->ib = ib;
 8000aa2:	edc1 5a01 	vstr	s11, [r1, #4]
    // float beta = (ia + 2.0F*ib) * ISQ3;

    // Park transformation
    *id_meas = alpha * cosTheta_e + beta * sinTheta_e;  // d = alpha * cos(theta_e) + beta * sin(theta_e)
    *iq_meas = beta * cosTheta_e - alpha * sinTheta_e;  // q = beta * cos(theta_e) - alpha * sin(theta_e)
 8000aa6:	ee27 5a40 	vnmul.f32	s10, s14, s0
    analog->ic = ic;
 8000aaa:	edc1 7a02 	vstr	s15, [r1, #8]
    float beta = (ib - ic) * ISQ3;
 8000aae:	ee66 7a03 	vmul.f32	s15, s12, s6
    analog->vDC = vDC;
 8000ab2:	edc1 6a03 	vstr	s13, [r1, #12]
    *iq_meas = beta * cosTheta_e - alpha * sinTheta_e;  // q = beta * cos(theta_e) - alpha * sin(theta_e)
 8000ab6:	eef0 6a45 	vmov.f32	s13, s10
    *id_meas = alpha * cosTheta_e + beta * sinTheta_e;  // d = alpha * cos(theta_e) + beta * sin(theta_e)
 8000aba:	ee27 0a80 	vmul.f32	s0, s15, s0
    *iq_meas = beta * cosTheta_e - alpha * sinTheta_e;  // q = beta * cos(theta_e) - alpha * sin(theta_e)
 8000abe:	eee7 6aa0 	vfma.f32	s13, s15, s1
    *id_meas = alpha * cosTheta_e + beta * sinTheta_e;  // d = alpha * cos(theta_e) + beta * sin(theta_e)
 8000ac2:	eea0 0a87 	vfma.f32	s0, s1, s14
    feedback->id_meas = id_meas;
 8000ac6:	ed82 0a00 	vstr	s0, [r2]
    feedback->iq_meas = iq_meas;
 8000aca:	edc2 6a01 	vstr	s13, [r2, #4]
}
 8000ace:	4770      	bx	lr
 8000ad0:	bfd9afe4 	.word	0xbfd9afe4
 8000ad4:	3a534067 	.word	0x3a534067
 8000ad8:	4259afe4 	.word	0x4259afe4
 8000adc:	bcaaa3ad 	.word	0xbcaaa3ad
 8000ae0:	3f13cd3a 	.word	0x3f13cd3a
 8000ae4:	4383b7ae 	.word	0x4383b7ae

08000ae8 <get_temperature>:
 * @param[in] bits ADC reading converted to bits.
 * @param[in] tempLUT Lookup table containing temperature values.
 * @return Temperature corresponding to the provided ADC bits.
 */
float get_temperature(uint32_t bits, const float tempLUT[]){
    return tempLUT[bits];
 8000ae8:	eb01 0180 	add.w	r1, r1, r0, lsl #2
}
 8000aec:	ed91 0a00 	vldr	s0, [r1]
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	0000      	movs	r0, r0
	...

08000af8 <check_motor_parameters>:
	int OK = 1;

	float Ld_over_Lq_tolerance = 1.1F;

    // Error 1 - Evaluate Rs
    if (motor->Rs < 0.002F || motor->Rs > 10.0F) {
 8000af8:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 8000afc:	ed90 6a02 	vldr	s12, [r0, #8]
int check_motor_parameters(MotorParameters *motor, float Ts) {
 8000b00:	4603      	mov	r3, r0
    if (motor->Rs < 0.002F || motor->Rs > 10.0F) {
 8000b02:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8000b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b0a:	dc07      	bgt.n	8000b1c <check_motor_parameters+0x24>
 8000b0c:	eddf 7a9a 	vldr	s15, [pc, #616]	@ 8000d78 <check_motor_parameters+0x280>
 8000b10:	eeb4 6a67 	vcmp.f32	s12, s15
 8000b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b18:	f140 80d0 	bpl.w	8000cbc <check_motor_parameters+0x1c4>
        // Adjust Rs if out of bounds
        if (motor->Rs < 0.002F)
 8000b1c:	eddf 7a96 	vldr	s15, [pc, #600]	@ 8000d78 <check_motor_parameters+0x280>
 8000b20:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8000b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b28:	f140 80fd 	bpl.w	8000d26 <check_motor_parameters+0x22e>
        	motor->Rs = 0.002F, OK = 0;
 8000b2c:	eeb0 6a67 	vmov.f32	s12, s15
 8000b30:	2000      	movs	r0, #0
 8000b32:	edc3 7a02 	vstr	s15, [r3, #8]
        else if (motor->Rs > 10.0F)
        	motor->Rs = 10.0F, OK = 0;
    }

    // Error 2 - Evaluate Ld, Lq
    if (motor->Ld < 0.000001F || motor->Ld > 0.05F ||
 8000b36:	edd3 6a00 	vldr	s13, [r3]
 8000b3a:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8000d7c <check_motor_parameters+0x284>
        fabs(motor->Ld / motor->Rs) < Ts / 10.0F ||
 8000b3e:	eddf 5a90 	vldr	s11, [pc, #576]	@ 8000d80 <check_motor_parameters+0x288>
    if (motor->Ld < 0.000001F || motor->Ld > 0.05F ||
 8000b42:	eef4 6ac7 	vcmpe.f32	s13, s14
		motor->Lq < 0.000001F || motor->Lq > 0.05F ||
 8000b46:	edd3 7a01 	vldr	s15, [r3, #4]
        fabs(motor->Ld / motor->Rs) < Ts / 10.0F ||
 8000b4a:	ee20 0a25 	vmul.f32	s0, s0, s11
    if (motor->Ld < 0.000001F || motor->Ld > 0.05F ||
 8000b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b52:	d407      	bmi.n	8000b64 <check_motor_parameters+0x6c>
 8000b54:	eddf 5a8b 	vldr	s11, [pc, #556]	@ 8000d84 <check_motor_parameters+0x28c>
 8000b58:	eef4 6ae5 	vcmpe.f32	s13, s11
 8000b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b60:	f340 80bd 	ble.w	8000cde <check_motor_parameters+0x1e6>
        fabs(motor->Lq / motor->Rs) < Ts / 10.0F) {
        // Adjust parameters if out of bounds
        if (motor->Ld < 0.000001F)
 8000b64:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8000d7c <check_motor_parameters+0x284>
 8000b68:	eef4 6ac7 	vcmpe.f32	s13, s14
 8000b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b70:	f140 80d6 	bpl.w	8000d20 <check_motor_parameters+0x228>
        if (motor->Lq < 0.000001F)
        	motor->Lq = 0.000001F;
        else if (motor->Lq > 0.05F)
        	motor->Lq = 0.05F, OK = 0;

        if (fabs(motor->Lq / motor->Rs) < Ts / 10.0F)
 8000b74:	eec7 6a06 	vdiv.f32	s13, s14, s12
        	motor->Ld = 0.05F, OK = 0;
 8000b78:	ed83 7a00 	vstr	s14, [r3]
        if (fabs(motor->Lq / motor->Rs) < Ts / 10.0F)
 8000b7c:	eef0 6ae6 	vabs.f32	s13, s13
        if (fabs(motor->Ld / motor->Rs) < Ts / 10.0F)
 8000b80:	eef4 6ac0 	vcmpe.f32	s13, s0
 8000b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b88:	f100 80b2 	bmi.w	8000cf0 <check_motor_parameters+0x1f8>
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	edd3 6a00 	vldr	s13, [r3]
        if (motor->Lq < 0.000001F)
 8000b92:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8000d7c <check_motor_parameters+0x284>
 8000b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b9e:	f140 8090 	bpl.w	8000cc2 <check_motor_parameters+0x1ca>
        	motor->Lq = 0.000001F;
 8000ba2:	eef0 7a47 	vmov.f32	s15, s14
 8000ba6:	ed83 7a01 	vstr	s14, [r3, #4]
        if (fabs(motor->Lq / motor->Rs) < Ts / 10.0F)
 8000baa:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8000bae:	eeb0 7ac7 	vabs.f32	s14, s14
 8000bb2:	eeb4 7ac0 	vcmpe.f32	s14, s0
 8000bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bba:	d504      	bpl.n	8000bc6 <check_motor_parameters+0xce>
        	motor->Lq = Ts / 10 * motor->Rs, OK = 0;
 8000bbc:	ee66 7a00 	vmul.f32	s15, s12, s0
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    // Error 3 - Evaluate Lq/Ld
    if (motor->Lq < motor->Ld) {
 8000bc6:	eef4 7ae6 	vcmpe.f32	s15, s13
 8000bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bce:	d50b      	bpl.n	8000be8 <check_motor_parameters+0xf0>
        if (motor->Ld / motor->Lq > Ld_over_Lq_tolerance)
 8000bd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000bd4:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8000d88 <check_motor_parameters+0x290>
 8000bd8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be0:	dd02      	ble.n	8000be8 <check_motor_parameters+0xf0>
        	motor->Lq = motor->Ld, OK = 0;
 8000be2:	2000      	movs	r0, #0
 8000be4:	edc3 6a01 	vstr	s13, [r3, #4]
    }

    // Error 4 - Evaluate lambda
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000be8:	691a      	ldr	r2, [r3, #16]
 8000bea:	eeb7 3ae6 	vcvt.f64.f32	d3, s13
 8000bee:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8000bf2:	ee07 2a90 	vmov	s15, r2
 8000bf6:	ed93 4a0b 	vldr	s8, [r3, #44]	@ 0x2c
 8000bfa:	ee37 7a07 	vadd.f32	s14, s14, s14
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000bfe:	edd3 2a03 	vldr	s5, [r3, #12]
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000c06:	ed9f 2a61 	vldr	s4, [pc, #388]	@ 8000d8c <check_motor_parameters+0x294>
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000c0a:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 8000c0e:	ed93 5a0a 	vldr	s10, [r3, #40]	@ 0x28
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000c12:	eef4 2ac2 	vcmpe.f32	s5, s4
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000c16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c1a:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000c22:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000c26:	ed9f 1b52 	vldr	d1, [pc, #328]	@ 8000d70 <check_motor_parameters+0x278>
 8000c2a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8000c2e:	ee24 4b01 	vmul.f64	d4, d4, d1
 8000c32:	ee84 3b07 	vdiv.f64	d3, d4, d7
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000c36:	d406      	bmi.n	8000c46 <check_motor_parameters+0x14e>
 8000c38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000c3c:	eef4 2ae7 	vcmpe.f32	s5, s15
 8000c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c44:	dd59      	ble.n	8000cfa <check_motor_parameters+0x202>
        // Adjust parameters if out of bounds
        if (motor->lambda < 0.0001F)
 8000c46:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8000d8c <check_motor_parameters+0x294>
 8000c4a:	eef4 2ae7 	vcmpe.f32	s5, s15
 8000c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c52:	d562      	bpl.n	8000d1a <check_motor_parameters+0x222>
        	motor->lambda = 0.0001F, OK = 0;
        else if (motor->lambda > 1.0F)
        	motor->lambda = 1.0F, OK = 0;

        if (motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F))
 8000c54:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c58:	eef0 6a67 	vmov.f32	s13, s15
        	motor->lambda = 1.0F, OK = 0;
 8000c5c:	edc3 6a03 	vstr	s13, [r3, #12]
        if (motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F))
 8000c60:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000c64:	ee37 7b43 	vsub.f64	d7, d7, d3
 8000c68:	eeb4 7bc5 	vcmpe.f64	d7, d5
 8000c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c70:	dc4e      	bgt.n	8000d10 <check_motor_parameters+0x218>
 8000c72:	2000      	movs	r0, #0
        	motor->iPhase_pk_max = motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F), OK = 0;
    }

    // Error 5 - Evaluate J, b
    if (motor->J == 0 || motor->b == 0) {
 8000c74:	edd3 7a05 	vldr	s15, [r3, #20]
 8000c78:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c80:	d011      	beq.n	8000ca6 <check_motor_parameters+0x1ae>
 8000c82:	ed93 7a06 	vldr	s14, [r3, #24]
 8000c86:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8000c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c8e:	d00a      	beq.n	8000ca6 <check_motor_parameters+0x1ae>
        // Cannot calculate J/b, no adjustments needed
    } else {
        if (motor->J / motor->b <= motor->Lq / motor->Rs) {
 8000c90:	edd3 5a01 	vldr	s11, [r3, #4]
 8000c94:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000c98:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8000c9c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8000ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca4:	d947      	bls.n	8000d36 <check_motor_parameters+0x23e>
        }
    }

    // Error 6 - Evaluate pp

    if (motor->pp < 1 || motor->pp > 20) {
 8000ca6:	1e51      	subs	r1, r2, #1
 8000ca8:	2913      	cmp	r1, #19
 8000caa:	d909      	bls.n	8000cc0 <check_motor_parameters+0x1c8>
		// Adjust Rs if out of bounds
		if (motor->pp < 1)
 8000cac:	2a00      	cmp	r2, #0
			motor->pp = 1, OK = 0;
 8000cae:	f04f 0000 	mov.w	r0, #0
		if (motor->pp < 1)
 8000cb2:	bfcc      	ite	gt
 8000cb4:	2214      	movgt	r2, #20
 8000cb6:	2201      	movle	r2, #1
		else if (motor->pp > 20)
			motor->pp = 20, OK = 0;
 8000cb8:	611a      	str	r2, [r3, #16]
    }
    return OK;
 8000cba:	4770      	bx	lr
	int OK = 1;
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	e73a      	b.n	8000b36 <check_motor_parameters+0x3e>
}
 8000cc0:	4770      	bx	lr
        else if (motor->Lq > 0.05F)
 8000cc2:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8000d84 <check_motor_parameters+0x28c>
 8000cc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cce:	f77f af6c 	ble.w	8000baa <check_motor_parameters+0xb2>
        	motor->Lq = 0.05F, OK = 0;
 8000cd2:	eef0 7a47 	vmov.f32	s15, s14
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	ed83 7a01 	vstr	s14, [r3, #4]
 8000cdc:	e765      	b.n	8000baa <check_motor_parameters+0xb2>
        fabs(motor->Ld / motor->Rs) < Ts / 10.0F ||
 8000cde:	ee86 5a86 	vdiv.f32	s10, s13, s12
 8000ce2:	eeb0 5ac5 	vabs.f32	s10, s10
    if (motor->Ld < 0.000001F || motor->Ld > 0.05F ||
 8000ce6:	eeb4 5ac0 	vcmpe.f32	s10, s0
 8000cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cee:	d527      	bpl.n	8000d40 <check_motor_parameters+0x248>
        	motor->Ld = Ts / 10 * motor->Rs, OK = 0;
 8000cf0:	ee26 7a00 	vmul.f32	s14, s12, s0
 8000cf4:	ed83 7a00 	vstr	s14, [r3]
 8000cf8:	e748      	b.n	8000b8c <check_motor_parameters+0x94>
    		motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F)) {
 8000cfa:	ee82 7aa6 	vdiv.f32	s14, s5, s13
 8000cfe:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000d02:	ee37 7b43 	vsub.f64	d7, d7, d3
    if (motor->lambda < 0.0001F || motor->lambda > 1.0F ||
 8000d06:	eeb4 7bc5 	vcmpe.f64	d7, d5
 8000d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0e:	ddb1      	ble.n	8000c74 <check_motor_parameters+0x17c>
        	motor->iPhase_pk_max = motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F), OK = 0;
 8000d10:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8000d14:	ed83 7a0a 	vstr	s14, [r3, #40]	@ 0x28
 8000d18:	e7ab      	b.n	8000c72 <check_motor_parameters+0x17a>
        if (motor->iPhase_pk_max < motor->lambda / motor->Ld - motor->vDC_max / sqrt(3) / motor->Ld / (motor->speed_max_RPM * motor->pp * 2.0F * M_PI / 60.0F))
 8000d1a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8000d1e:	e799      	b.n	8000c54 <check_motor_parameters+0x15c>
        if (fabs(motor->Lq / motor->Rs) < Ts / 10.0F)
 8000d20:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000d84 <check_motor_parameters+0x28c>
 8000d24:	e726      	b.n	8000b74 <check_motor_parameters+0x7c>
        	motor->Rs = 10.0F, OK = 0;
 8000d26:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
        	motor->Rs = 0.002F, OK = 0;
 8000d2a:	2000      	movs	r0, #0
        	motor->Rs = 10.0F, OK = 0;
 8000d2c:	eeb0 6a67 	vmov.f32	s12, s15
 8000d30:	edc3 7a02 	vstr	s15, [r3, #8]
 8000d34:	e6ff      	b.n	8000b36 <check_motor_parameters+0x3e>
            	motor->J = 1;
 8000d36:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000d3a:	6159      	str	r1, [r3, #20]
            	motor->b = 1;
 8000d3c:	6199      	str	r1, [r3, #24]
 8000d3e:	e7b2      	b.n	8000ca6 <check_motor_parameters+0x1ae>
		motor->Lq < 0.000001F || motor->Lq > 0.05F ||
 8000d40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d48:	f53f af23 	bmi.w	8000b92 <check_motor_parameters+0x9a>
 8000d4c:	eef4 7ae5 	vcmpe.f32	s15, s11
 8000d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d54:	f73f af1d 	bgt.w	8000b92 <check_motor_parameters+0x9a>
        fabs(motor->Lq / motor->Rs) < Ts / 10.0F) {
 8000d58:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8000d5c:	eeb0 7ac7 	vabs.f32	s14, s14
		motor->Lq < 0.000001F || motor->Lq > 0.05F ||
 8000d60:	eeb4 7ac0 	vcmpe.f32	s14, s0
 8000d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d68:	f53f af13 	bmi.w	8000b92 <check_motor_parameters+0x9a>
 8000d6c:	e72b      	b.n	8000bc6 <check_motor_parameters+0xce>
 8000d6e:	bf00      	nop
 8000d70:	9e9f0e5a 	.word	0x9e9f0e5a
 8000d74:	40260d9b 	.word	0x40260d9b
 8000d78:	3b03126f 	.word	0x3b03126f
 8000d7c:	358637bd 	.word	0x358637bd
 8000d80:	3dcccccd 	.word	0x3dcccccd
 8000d84:	3d4ccccd 	.word	0x3d4ccccd
 8000d88:	3f8ccccd 	.word	0x3f8ccccd
 8000d8c:	38d1b717 	.word	0x38d1b717

08000d90 <handle_LED>:
 * This function handles the LED blinking modes based on the LED mode and current millisecond counter.
 *
 * @param led Pointer to the LED structure.
 * @param ms_counter Current millisecond counter.
 */
void handle_LED(LED *led, uint32_t ms_counter) {
 8000d90:	b500      	push	{lr}
    switch (led->mode) {
 8000d92:	7982      	ldrb	r2, [r0, #6]
void handle_LED(LED *led, uint32_t ms_counter) {
 8000d94:	4603      	mov	r3, r0
    switch (led->mode) {
 8000d96:	2a03      	cmp	r2, #3
 8000d98:	d838      	bhi.n	8000e0c <handle_LED+0x7c>
 8000d9a:	e8df f002 	tbb	[pc, r2]
 8000d9e:	1024      	.short	0x1024
 8000da0:	0209      	.short	0x0209
            break;
        case LED_MODE_ON:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
            break;
        case LED_MODE_OFF:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	8899      	ldrh	r1, [r3, #4]
 8000da6:	6818      	ldr	r0, [r3, #0]
            break;
        default:
            // Invalid LED mode
            break;
    }
}
 8000da8:	f85d eb04 	ldr.w	lr, [sp], #4
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000dac:	f002 bb86 	b.w	80034bc <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000db0:	2201      	movs	r2, #1
 8000db2:	8899      	ldrh	r1, [r3, #4]
 8000db4:	6818      	ldr	r0, [r3, #0]
}
 8000db6:	f85d eb04 	ldr.w	lr, [sp], #4
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000dba:	f002 bb7f 	b.w	80034bc <HAL_GPIO_WritePin>
            if (ms_counter % 1000 < 500) {
 8000dbe:	4a14      	ldr	r2, [pc, #80]	@ (8000e10 <handle_LED+0x80>)
 8000dc0:	f44f 7e7a 	mov.w	lr, #1000	@ 0x3e8
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000dc4:	6818      	ldr	r0, [r3, #0]
 8000dc6:	f8b3 c004 	ldrh.w	ip, [r3, #4]
            if (ms_counter % 1000 < 500) {
 8000dca:	fba2 2301 	umull	r2, r3, r2, r1
 8000dce:	099b      	lsrs	r3, r3, #6
 8000dd0:	fb0e 1313 	mls	r3, lr, r3, r1
 8000dd4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000dd8:	d212      	bcs.n	8000e00 <handle_LED+0x70>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000dda:	2201      	movs	r2, #1
 8000ddc:	4661      	mov	r1, ip
}
 8000dde:	f85d eb04 	ldr.w	lr, [sp], #4
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000de2:	f002 bb6b 	b.w	80034bc <HAL_GPIO_WritePin>
            if (ms_counter % 200 < 100) {
 8000de6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <handle_LED+0x84>)
 8000de8:	f04f 0ec8 	mov.w	lr, #200	@ 0xc8
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000dec:	6818      	ldr	r0, [r3, #0]
 8000dee:	f8b3 c004 	ldrh.w	ip, [r3, #4]
            if (ms_counter % 200 < 100) {
 8000df2:	fba2 2301 	umull	r2, r3, r2, r1
 8000df6:	099b      	lsrs	r3, r3, #6
 8000df8:	fb0e 1313 	mls	r3, lr, r3, r1
 8000dfc:	2b63      	cmp	r3, #99	@ 0x63
 8000dfe:	d9ec      	bls.n	8000dda <handle_LED+0x4a>
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000e00:	2200      	movs	r2, #0
 8000e02:	4661      	mov	r1, ip
}
 8000e04:	f85d eb04 	ldr.w	lr, [sp], #4
                HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000e08:	f002 bb58 	b.w	80034bc <HAL_GPIO_WritePin>
}
 8000e0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e10:	10624dd3 	.word	0x10624dd3
 8000e14:	51eb851f 	.word	0x51eb851f

08000e18 <handle_direction>:
 * and vice versa.
 *
 * @param dir_left Pointer to the direction parameter in the left inverter structure.
 * @param dir_right Pointer to the direction parameter in the right inverter structure.
 */
void handle_direction(volatile int8_t *dir_left, volatile int8_t *dir_right){
 8000e18:	b538      	push	{r3, r4, r5, lr}
 8000e1a:	4605      	mov	r5, r0
 8000e1c:	460c      	mov	r4, r1
	// Read the state of the DIR switch
    GPIO_PinState dirState = HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin);
 8000e1e:	4807      	ldr	r0, [pc, #28]	@ (8000e3c <handle_direction+0x24>)
 8000e20:	2108      	movs	r1, #8
 8000e22:	f002 fb45 	bl	80034b0 <HAL_GPIO_ReadPin>

    // Update the directions of the inverters based on the DIR switch state
    if (dirState == GPIO_PIN_SET) {
 8000e26:	2801      	cmp	r0, #1
 8000e28:	d004      	beq.n	8000e34 <handle_direction+0x1c>
    	*dir_left = 1;  // CW
    	*dir_right = -1;  // CCW
    } else {
    	*dir_left = -1;  // CCW
 8000e2a:	22ff      	movs	r2, #255	@ 0xff
    	*dir_right = 1;  // CW
 8000e2c:	2301      	movs	r3, #1
    	*dir_left = -1;  // CCW
 8000e2e:	702a      	strb	r2, [r5, #0]
    	*dir_right = 1;  // CW
 8000e30:	7023      	strb	r3, [r4, #0]
    }
}
 8000e32:	bd38      	pop	{r3, r4, r5, pc}
    	*dir_right = -1;  // CCW
 8000e34:	23ff      	movs	r3, #255	@ 0xff
    	*dir_left = 1;  // CW
 8000e36:	7028      	strb	r0, [r5, #0]
    	*dir_right = -1;  // CCW
 8000e38:	7023      	strb	r3, [r4, #0]
}
 8000e3a:	bd38      	pop	{r3, r4, r5, pc}
 8000e3c:	40020c00 	.word	0x40020c00

08000e40 <enable_PWM>:
 */
void enable_PWM(TIM_HandleTypeDef *htim) {

//	Reset the counter
//	htim->Instance->CNT=0;
	htim->Instance->CCMR1 = 0x6868; // Set Channel 1 and Channel 2 Output Compare mode to PWM Mode
 8000e40:	6803      	ldr	r3, [r0, #0]
 8000e42:	f646 0168 	movw	r1, #26728	@ 0x6868

//	htim1.Instance->CCER = 0x888;
	htim->Instance->CCER = 0x10555;
 8000e46:	4a06      	ldr	r2, [pc, #24]	@ (8000e60 <enable_PWM+0x20>)
	htim->Instance->CCMR1 = 0x6868; // Set Channel 1 and Channel 2 Output Compare mode to PWM Mode
 8000e48:	6199      	str	r1, [r3, #24]
	htim->Instance->CCER = 0x10555;
 8000e4a:	621a      	str	r2, [r3, #32]

//	Enable Main Output
	htim->Instance->BDTR |=(1<<15);
 8000e4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000e52:	645a      	str	r2, [r3, #68]	@ 0x44

//	Enable Counter
	htim->Instance->CR1 |=1;
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	f042 0201 	orr.w	r2, r2, #1
 8000e5a:	601a      	str	r2, [r3, #0]

}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	00010555 	.word	0x00010555

08000e64 <disable_PWM>:
 * @param htim Pointer to the TIM_HandleTypeDef structure.
 */
void disable_PWM(TIM_HandleTypeDef *htim) {

	//Disable outputs and select the polarity of each output
	htim->Instance->CNT=0;
 8000e64:	6803      	ldr	r3, [r0, #0]


	htim->Instance->CCER = 0xCCC;
 8000e66:	f640 42cc 	movw	r2, #3276	@ 0xccc
	htim->Instance->CNT=0;
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	6259      	str	r1, [r3, #36]	@ 0x24
	htim->Instance->CCER = 0xCCC;
 8000e6e:	621a      	str	r2, [r3, #32]
	//	htim1.Instance->CCER |= 0x555;

		//Disable Main Output
	htim->Instance->BDTR &= 0xFFFF7FFF;
 8000e70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e72:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000e76:	645a      	str	r2, [r3, #68]	@ 0x44
	//	htim1.Instance->BDTR &=(0<<15);
}
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop

08000e7c <update_PWM>:
 * @param duties Duties structure containing duty cycle values.
 */
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {


	htim->Instance->CCR1 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Da));
 8000e7c:	6803      	ldr	r3, [r0, #0]
 8000e7e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {
 8000e82:	b084      	sub	sp, #16
	htim->Instance->CCR1 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Da));
 8000e84:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 8000e88:	ee77 6ac0 	vsub.f32	s13, s15, s0
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {
 8000e8c:	ed8d 0a01 	vstr	s0, [sp, #4]
	htim->Instance->CCR1 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Da));
 8000e90:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {
 8000e94:	edcd 0a02 	vstr	s1, [sp, #8]
	htim->Instance->CCR2 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Db));
 8000e98:	ee37 7ae0 	vsub.f32	s14, s15, s1
void update_PWM(TIM_HandleTypeDef *htim, Duties duties) {
 8000e9c:	ed8d 1a03 	vstr	s2, [sp, #12]
	htim->Instance->CCR3 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Dc));
 8000ea0:	ee77 7ac1 	vsub.f32	s15, s15, s2
	htim->Instance->CCR1 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Da));
 8000ea4:	ee66 6a86 	vmul.f32	s13, s13, s12
 8000ea8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8000eac:	edc3 6a0d 	vstr	s13, [r3, #52]	@ 0x34
	htim->Instance->CCR2 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Db));
 8000eb0:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8000eb4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8000eb8:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000ebc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8000ec0:	ed83 7a0e 	vstr	s14, [r3, #56]	@ 0x38
	htim->Instance->CCR3 = ((int32_t)(htim->Instance->ARR) * (1.0F-duties.Dc));
 8000ec4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8000ec8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000ecc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ed0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ed4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

}
 8000ed8:	b004      	add	sp, #16
 8000eda:	4770      	bx	lr

08000edc <tasks_1ms>:
 * @brief Function to be executed every 1ms.
 *
 * This function is called by the TIM6 IRQ handler every millisecond.
 * It increments the millisecond counter and executes all the low priority tasks.
 */
void tasks_1ms(void) {
 8000edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Increment millisecond counter
    ms_counter++;
 8000ede:	4d19      	ldr	r5, [pc, #100]	@ (8000f44 <tasks_1ms+0x68>)

    // Call LED handler for left, right, and error LEDs
    handle_LED(&led_left, ms_counter);
 8000ee0:	4819      	ldr	r0, [pc, #100]	@ (8000f48 <tasks_1ms+0x6c>)
    ms_counter++;
 8000ee2:	6829      	ldr	r1, [r5, #0]
    handle_LED(&led_right, ms_counter);
    handle_LED(&ledError, ms_counter);

    // Read direction switch
    handle_direction(&inverter_left.direction, &inverter_right.direction);
 8000ee4:	4f19      	ldr	r7, [pc, #100]	@ (8000f4c <tasks_1ms+0x70>)
    ms_counter++;
 8000ee6:	3101      	adds	r1, #1
    handle_direction(&inverter_left.direction, &inverter_right.direction);
 8000ee8:	4c19      	ldr	r4, [pc, #100]	@ (8000f50 <tasks_1ms+0x74>)


    inverter_left.temp_inverter = get_temperature(rawADC_temp[0], tempLUT_inverter);
 8000eea:	4e1a      	ldr	r6, [pc, #104]	@ (8000f54 <tasks_1ms+0x78>)
    ms_counter++;
 8000eec:	6029      	str	r1, [r5, #0]
    handle_LED(&led_left, ms_counter);
 8000eee:	f7ff ff4f 	bl	8000d90 <handle_LED>
    handle_LED(&led_right, ms_counter);
 8000ef2:	6829      	ldr	r1, [r5, #0]
 8000ef4:	4818      	ldr	r0, [pc, #96]	@ (8000f58 <tasks_1ms+0x7c>)
 8000ef6:	f7ff ff4b 	bl	8000d90 <handle_LED>
    handle_LED(&ledError, ms_counter);
 8000efa:	6829      	ldr	r1, [r5, #0]
 8000efc:	4817      	ldr	r0, [pc, #92]	@ (8000f5c <tasks_1ms+0x80>)
    inverter_left.temp_inverter = get_temperature(rawADC_temp[0], tempLUT_inverter);
 8000efe:	4d18      	ldr	r5, [pc, #96]	@ (8000f60 <tasks_1ms+0x84>)
    handle_LED(&ledError, ms_counter);
 8000f00:	f7ff ff46 	bl	8000d90 <handle_LED>
    handle_direction(&inverter_left.direction, &inverter_right.direction);
 8000f04:	4638      	mov	r0, r7
 8000f06:	4621      	mov	r1, r4
 8000f08:	f7ff ff86 	bl	8000e18 <handle_direction>
    inverter_left.temp_inverter = get_temperature(rawADC_temp[0], tempLUT_inverter);
 8000f0c:	3f6c      	subs	r7, #108	@ 0x6c
 8000f0e:	4629      	mov	r1, r5
 8000f10:	6830      	ldr	r0, [r6, #0]
 8000f12:	f7ff fde9 	bl	8000ae8 <get_temperature>
    inverter_right.temp_inverter = get_temperature(rawADC_temp[1], tempLUT_inverter);
 8000f16:	4629      	mov	r1, r5
    inverter_left.temp_motor = get_temperature(rawADC_temp[2], tempLUT_motor);
 8000f18:	4d12      	ldr	r5, [pc, #72]	@ (8000f64 <tasks_1ms+0x88>)
    inverter_left.temp_inverter = get_temperature(rawADC_temp[0], tempLUT_inverter);
 8000f1a:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
    inverter_right.temp_inverter = get_temperature(rawADC_temp[1], tempLUT_inverter);
 8000f1e:	6870      	ldr	r0, [r6, #4]
 8000f20:	f7ff fde2 	bl	8000ae8 <get_temperature>
    inverter_left.temp_motor = get_temperature(rawADC_temp[2], tempLUT_motor);
 8000f24:	4629      	mov	r1, r5
    inverter_right.temp_inverter = get_temperature(rawADC_temp[1], tempLUT_inverter);
 8000f26:	ed84 0a01 	vstr	s0, [r4, #4]
    inverter_left.temp_motor = get_temperature(rawADC_temp[2], tempLUT_motor);
 8000f2a:	68b0      	ldr	r0, [r6, #8]
 8000f2c:	f7ff fddc 	bl	8000ae8 <get_temperature>
    inverter_right.temp_motor = get_temperature(rawADC_temp[3], tempLUT_motor);
 8000f30:	4629      	mov	r1, r5
    inverter_left.temp_motor = get_temperature(rawADC_temp[2], tempLUT_motor);
 8000f32:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
    inverter_right.temp_motor = get_temperature(rawADC_temp[3], tempLUT_motor);
 8000f36:	68f0      	ldr	r0, [r6, #12]
 8000f38:	f7ff fdd6 	bl	8000ae8 <get_temperature>
 8000f3c:	ed84 0a02 	vstr	s0, [r4, #8]
}
 8000f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000354 	.word	0x20000354
 8000f48:	20000070 	.word	0x20000070
 8000f4c:	2000028c 	.word	0x2000028c
 8000f50:	20000188 	.word	0x20000188
 8000f54:	20000324 	.word	0x20000324
 8000f58:	20000068 	.word	0x20000068
 8000f5c:	20000060 	.word	0x20000060
 8000f60:	08009ac8 	.word	0x08009ac8
 8000f64:	08005ac8 	.word	0x08005ac8

08000f68 <tasks_20us_left>:
/**
 * @brief Function to be executed every TS.
 *
 * This function is called by the TIM1 trigger handler every TS.
 */
void tasks_20us_left(void){
 8000f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  // encoder simulation
  rampa_calc(&freqRamp_left);
 8000f6a:	4f29      	ldr	r7, [pc, #164]	@ (8001010 <tasks_20us_left+0xa8>)
  inverter_left.encoder.sinTheta_e = sinf(inverter_left.encoder.theta_e);
  inverter_left.encoder.cosTheta_e = cosf(inverter_left.encoder.theta_e);


  // actual control loop
  start_ticks = SysTick->VAL;
 8000f6c:	f04f 26e0 	mov.w	r6, #3758153728	@ 0xe000e000
  angle_left.freq = freqRamp_left.out;
 8000f70:	4d28      	ldr	r5, [pc, #160]	@ (8001014 <tasks_20us_left+0xac>)
  rampa_calc(&freqRamp_left);
 8000f72:	4638      	mov	r0, r7
  inverter_left.encoder.theta_e = angle_left.angle*PI; // angle simulation
 8000f74:	4c28      	ldr	r4, [pc, #160]	@ (8001018 <tasks_20us_left+0xb0>)
  rampa_calc(&freqRamp_left);
 8000f76:	f004 fc8f 	bl	8005898 <rampa_calc>
  angle_left.freq = freqRamp_left.out;
 8000f7a:	687b      	ldr	r3, [r7, #4]
  angle_calc(&angle_left);
 8000f7c:	4628      	mov	r0, r5
  angle_left.freq = freqRamp_left.out;
 8000f7e:	602b      	str	r3, [r5, #0]
  angle_calc(&angle_left);
 8000f80:	f004 fc36 	bl	80057f0 <angle_calc>
  inverter_left.encoder.theta_e = angle_left.angle*PI; // angle simulation
 8000f84:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800101c <tasks_20us_left+0xb4>
 8000f88:	edd5 7a02 	vldr	s15, [r5, #8]
  start_ticks = SysTick->VAL;
 8000f8c:	4d24      	ldr	r5, [pc, #144]	@ (8001020 <tasks_20us_left+0xb8>)
  inverter_left.encoder.theta_e = angle_left.angle*PI; // angle simulation
 8000f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f92:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
  inverter_left.encoder.sinTheta_e = sinf(inverter_left.encoder.theta_e);
 8000f96:	ed94 0a0d 	vldr	s0, [r4, #52]	@ 0x34
 8000f9a:	f004 f99d 	bl	80052d8 <sinf>
 8000f9e:	ed84 0a0e 	vstr	s0, [r4, #56]	@ 0x38
  inverter_left.encoder.cosTheta_e = cosf(inverter_left.encoder.theta_e);
 8000fa2:	ed94 0a0d 	vldr	s0, [r4, #52]	@ 0x34
 8000fa6:	f004 fa5b 	bl	8005460 <cosf>
 8000faa:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
  start_ticks = SysTick->VAL;
 8000fae:	69b3      	ldr	r3, [r6, #24]

  get_currents_voltage(rawADC_left, &inverter_left.analog, &inverter_left.feedback, inverter_left.encoder.sinTheta_e, inverter_left.encoder.cosTheta_e);
 8000fb0:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 8000fb4:	f104 0118 	add.w	r1, r4, #24
 8000fb8:	ed94 0a0e 	vldr	s0, [r4, #56]	@ 0x38
 8000fbc:	4819      	ldr	r0, [pc, #100]	@ (8001024 <tasks_20us_left+0xbc>)
 8000fbe:	edd4 0a0f 	vldr	s1, [r4, #60]	@ 0x3c
  start_ticks = SysTick->VAL;
 8000fc2:	602b      	str	r3, [r5, #0]
  get_currents_voltage(rawADC_left, &inverter_left.analog, &inverter_left.feedback, inverter_left.encoder.sinTheta_e, inverter_left.encoder.cosTheta_e);
 8000fc4:	f7ff fd38 	bl	8000a38 <get_currents_voltage>
  calc_current_loop(&inverter_left);
 8000fc8:	4620      	mov	r0, r4
 8000fca:	f7ff fc79 	bl	80008c0 <calc_current_loop>
  calc_duties(vd_left, vq_left, vDC_left,  inverter_left.encoder.sinTheta_e, inverter_left.encoder.cosTheta_e, &inverter_left.duties);
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <tasks_20us_left+0xc0>)
 8000fd0:	edd4 1a0e 	vldr	s3, [r4, #56]	@ 0x38
 8000fd4:	f104 0060 	add.w	r0, r4, #96	@ 0x60
 8000fd8:	ed93 1a00 	vldr	s2, [r3]
 8000fdc:	4b13      	ldr	r3, [pc, #76]	@ (800102c <tasks_20us_left+0xc4>)
 8000fde:	ed94 2a0f 	vldr	s4, [r4, #60]	@ 0x3c
 8000fe2:	edd3 0a00 	vldr	s1, [r3]
 8000fe6:	4b12      	ldr	r3, [pc, #72]	@ (8001030 <tasks_20us_left+0xc8>)
 8000fe8:	ed93 0a00 	vldr	s0, [r3]
 8000fec:	f7ff fc80 	bl	80008f0 <calc_duties>

  elapsed_ticks = start_ticks - SysTick->VAL;
 8000ff0:	69b1      	ldr	r1, [r6, #24]
 8000ff2:	682b      	ldr	r3, [r5, #0]
 8000ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8001034 <tasks_20us_left+0xcc>)
 8000ff6:	1a5b      	subs	r3, r3, r1

  update_PWM(inverter_left.htim, inverter_left.duties);
 8000ff8:	68e0      	ldr	r0, [r4, #12]
 8000ffa:	ed94 0a18 	vldr	s0, [r4, #96]	@ 0x60
  elapsed_ticks = start_ticks - SysTick->VAL;
 8000ffe:	6013      	str	r3, [r2, #0]
  update_PWM(inverter_left.htim, inverter_left.duties);
 8001000:	edd4 0a19 	vldr	s1, [r4, #100]	@ 0x64
 8001004:	ed94 1a1a 	vldr	s2, [r4, #104]	@ 0x68

}
 8001008:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  update_PWM(inverter_left.htim, inverter_left.duties);
 800100c:	f7ff bf36 	b.w	8000e7c <update_PWM>
 8001010:	20000078 	.word	0x20000078
 8001014:	2000008c 	.word	0x2000008c
 8001018:	20000220 	.word	0x20000220
 800101c:	40490fdb 	.word	0x40490fdb
 8001020:	2000035c 	.word	0x2000035c
 8001024:	20000344 	.word	0x20000344
 8001028:	2000009c 	.word	0x2000009c
 800102c:	200000a0 	.word	0x200000a0
 8001030:	20000360 	.word	0x20000360
 8001034:	20000358 	.word	0x20000358

08001038 <MX_ADC1_Init>:

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001038:	482f      	ldr	r0, [pc, #188]	@ (80010f8 <MX_ADC1_Init+0xc0>)
  ADC_ChannelConfTypeDef sConfig = {0};
 800103a:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800103c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001040:	2201      	movs	r2, #1
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8001042:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 80010e8 <MX_ADC1_Init+0xb0>
{
 8001046:	b510      	push	{r4, lr}
  hadc1.Instance = ADC1;
 8001048:	4c2c      	ldr	r4, [pc, #176]	@ (80010fc <MX_ADC1_Init+0xc4>)
{
 800104a:	b084      	sub	sp, #16
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800104c:	6102      	str	r2, [r0, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	9300      	str	r3, [sp, #0]
  hadc1.Instance = ADC1;
 8001050:	6004      	str	r4, [r0, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001052:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001056:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 4;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001058:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 800105c:	9303      	str	r3, [sp, #12]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105e:	e9c0 1301 	strd	r1, r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 8001062:	2104      	movs	r1, #4
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8001064:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
  hadc1.Init.NbrOfConversion = 4;
 8001068:	61c1      	str	r1, [r0, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800106a:	e9c0 3305 	strd	r3, r3, [r0, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800106e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001072:	f001 f947 	bl	8002304 <HAL_ADC_Init>
 8001076:	bb38      	cbnz	r0, 80010c8 <MX_ADC1_Init+0x90>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001078:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107a:	4669      	mov	r1, sp
 800107c:	481e      	ldr	r0, [pc, #120]	@ (80010f8 <MX_ADC1_Init+0xc0>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800107e:	9302      	str	r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_0;
 8001080:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 80010f0 <MX_ADC1_Init+0xb8>
 8001084:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001088:	f001 fadc 	bl	8002644 <HAL_ADC_ConfigChannel>
 800108c:	bb48      	cbnz	r0, 80010e2 <MX_ADC1_Init+0xaa>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800108e:	2201      	movs	r2, #1
 8001090:	2302      	movs	r3, #2
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	4669      	mov	r1, sp
 8001094:	4818      	ldr	r0, [pc, #96]	@ (80010f8 <MX_ADC1_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_1;
 8001096:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800109a:	f001 fad3 	bl	8002644 <HAL_ADC_ConfigChannel>
 800109e:	b9e8      	cbnz	r0, 80010dc <MX_ADC1_Init+0xa4>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010a0:	2202      	movs	r2, #2
 80010a2:	2303      	movs	r3, #3
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a4:	4669      	mov	r1, sp
 80010a6:	4814      	ldr	r0, [pc, #80]	@ (80010f8 <MX_ADC1_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_2;
 80010a8:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ac:	f001 faca 	bl	8002644 <HAL_ADC_ConfigChannel>
 80010b0:	b988      	cbnz	r0, 80010d6 <MX_ADC1_Init+0x9e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010b2:	2203      	movs	r2, #3
 80010b4:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b6:	4669      	mov	r1, sp
 80010b8:	480f      	ldr	r0, [pc, #60]	@ (80010f8 <MX_ADC1_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_3;
 80010ba:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010be:	f001 fac1 	bl	8002644 <HAL_ADC_ConfigChannel>
 80010c2:	b920      	cbnz	r0, 80010ce <MX_ADC1_Init+0x96>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c4:	b004      	add	sp, #16
 80010c6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80010c8:	f000 fcf6 	bl	8001ab8 <Error_Handler>
 80010cc:	e7d4      	b.n	8001078 <MX_ADC1_Init+0x40>
    Error_Handler();
 80010ce:	f000 fcf3 	bl	8001ab8 <Error_Handler>
}
 80010d2:	b004      	add	sp, #16
 80010d4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80010d6:	f000 fcef 	bl	8001ab8 <Error_Handler>
 80010da:	e7ea      	b.n	80010b2 <MX_ADC1_Init+0x7a>
    Error_Handler();
 80010dc:	f000 fcec 	bl	8001ab8 <Error_Handler>
 80010e0:	e7de      	b.n	80010a0 <MX_ADC1_Init+0x68>
    Error_Handler();
 80010e2:	f000 fce9 	bl	8001ab8 <Error_Handler>
 80010e6:	e7d2      	b.n	800108e <MX_ADC1_Init+0x56>
 80010e8:	09000000 	.word	0x09000000
 80010ec:	10000000 	.word	0x10000000
 80010f0:	00000000 	.word	0x00000000
 80010f4:	00000001 	.word	0x00000001
 80010f8:	20000518 	.word	0x20000518
 80010fc:	40012000 	.word	0x40012000

08001100 <MX_ADC2_Init>:

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001100:	482f      	ldr	r0, [pc, #188]	@ (80011c0 <MX_ADC2_Init+0xc0>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8001102:	2300      	movs	r3, #0
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001104:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001108:	2201      	movs	r2, #1
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 800110a:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 80011b0 <MX_ADC2_Init+0xb0>
{
 800110e:	b510      	push	{r4, lr}
  hadc2.Instance = ADC2;
 8001110:	4c2c      	ldr	r4, [pc, #176]	@ (80011c4 <MX_ADC2_Init+0xc4>)
{
 8001112:	b084      	sub	sp, #16
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001114:	6102      	str	r2, [r0, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001116:	9300      	str	r3, [sp, #0]
  hadc2.Instance = ADC2;
 8001118:	6004      	str	r4, [r0, #0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800111a:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800111e:	60c3      	str	r3, [r0, #12]
  hadc2.Init.NbrOfConversion = 4;
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001120:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 8001124:	9303      	str	r3, [sp, #12]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001126:	e9c0 1301 	strd	r1, r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 4;
 800112a:	2104      	movs	r1, #4
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 800112c:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
  hadc2.Init.NbrOfConversion = 4;
 8001130:	61c1      	str	r1, [r0, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001132:	e9c0 3305 	strd	r3, r3, [r0, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001136:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800113a:	f001 f8e3 	bl	8002304 <HAL_ADC_Init>
 800113e:	bb38      	cbnz	r0, 8001190 <MX_ADC2_Init+0x90>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001140:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001142:	4669      	mov	r1, sp
 8001144:	481e      	ldr	r0, [pc, #120]	@ (80011c0 <MX_ADC2_Init+0xc0>)
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001146:	9302      	str	r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_6;
 8001148:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 80011b8 <MX_ADC2_Init+0xb8>
 800114c:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001150:	f001 fa78 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001154:	bb48      	cbnz	r0, 80011aa <MX_ADC2_Init+0xaa>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001156:	2207      	movs	r2, #7
 8001158:	2302      	movs	r3, #2
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800115a:	4669      	mov	r1, sp
 800115c:	4818      	ldr	r0, [pc, #96]	@ (80011c0 <MX_ADC2_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_7;
 800115e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001162:	f001 fa6f 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001166:	b9e8      	cbnz	r0, 80011a4 <MX_ADC2_Init+0xa4>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001168:	2208      	movs	r2, #8
 800116a:	2303      	movs	r3, #3
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800116c:	4669      	mov	r1, sp
 800116e:	4814      	ldr	r0, [pc, #80]	@ (80011c0 <MX_ADC2_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_8;
 8001170:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001174:	f001 fa66 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001178:	b988      	cbnz	r0, 800119e <MX_ADC2_Init+0x9e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800117a:	2209      	movs	r2, #9
 800117c:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800117e:	4669      	mov	r1, sp
 8001180:	480f      	ldr	r0, [pc, #60]	@ (80011c0 <MX_ADC2_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_9;
 8001182:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001186:	f001 fa5d 	bl	8002644 <HAL_ADC_ConfigChannel>
 800118a:	b920      	cbnz	r0, 8001196 <MX_ADC2_Init+0x96>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800118c:	b004      	add	sp, #16
 800118e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001190:	f000 fc92 	bl	8001ab8 <Error_Handler>
 8001194:	e7d4      	b.n	8001140 <MX_ADC2_Init+0x40>
    Error_Handler();
 8001196:	f000 fc8f 	bl	8001ab8 <Error_Handler>
}
 800119a:	b004      	add	sp, #16
 800119c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800119e:	f000 fc8b 	bl	8001ab8 <Error_Handler>
 80011a2:	e7ea      	b.n	800117a <MX_ADC2_Init+0x7a>
    Error_Handler();
 80011a4:	f000 fc88 	bl	8001ab8 <Error_Handler>
 80011a8:	e7de      	b.n	8001168 <MX_ADC2_Init+0x68>
    Error_Handler();
 80011aa:	f000 fc85 	bl	8001ab8 <Error_Handler>
 80011ae:	e7d2      	b.n	8001156 <MX_ADC2_Init+0x56>
 80011b0:	09000000 	.word	0x09000000
 80011b4:	10000000 	.word	0x10000000
 80011b8:	00000006 	.word	0x00000006
 80011bc:	00000001 	.word	0x00000001
 80011c0:	200004d0 	.word	0x200004d0
 80011c4:	40012100 	.word	0x40012100

080011c8 <MX_ADC3_Init>:

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011c8:	482f      	ldr	r0, [pc, #188]	@ (8001288 <MX_ADC3_Init+0xc0>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80011ca:	2300      	movs	r3, #0
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011cc:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011d0:	2201      	movs	r2, #1
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 80011d2:	ed9f 7b29 	vldr	d7, [pc, #164]	@ 8001278 <MX_ADC3_Init+0xb0>
{
 80011d6:	b510      	push	{r4, lr}
  hadc3.Instance = ADC3;
 80011d8:	4c2c      	ldr	r4, [pc, #176]	@ (800128c <MX_ADC3_Init+0xc4>)
{
 80011da:	b084      	sub	sp, #16
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011dc:	6102      	str	r2, [r0, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011de:	9300      	str	r3, [sp, #0]
  hadc3.Instance = ADC3;
 80011e0:	6004      	str	r4, [r0, #0]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011e2:	f880 3020 	strb.w	r3, [r0, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011e6:	60c3      	str	r3, [r0, #12]
  hadc3.Init.NbrOfConversion = 4;
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80011e8:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80011ec:	9303      	str	r3, [sp, #12]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011ee:	e9c0 1301 	strd	r1, r3, [r0, #4]
  hadc3.Init.NbrOfConversion = 4;
 80011f2:	2104      	movs	r1, #4
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 80011f4:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
  hadc3.Init.NbrOfConversion = 4;
 80011f8:	61c1      	str	r1, [r0, #28]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80011fa:	e9c0 3305 	strd	r3, r3, [r0, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011fe:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001202:	f001 f87f 	bl	8002304 <HAL_ADC_Init>
 8001206:	bb38      	cbnz	r0, 8001258 <MX_ADC3_Init+0x90>

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001208:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800120a:	4669      	mov	r1, sp
 800120c:	481e      	ldr	r0, [pc, #120]	@ (8001288 <MX_ADC3_Init+0xc0>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800120e:	9302      	str	r3, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_10;
 8001210:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8001280 <MX_ADC3_Init+0xb8>
 8001214:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001218:	f001 fa14 	bl	8002644 <HAL_ADC_ConfigChannel>
 800121c:	bb48      	cbnz	r0, 8001272 <MX_ADC3_Init+0xaa>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800121e:	220b      	movs	r2, #11
 8001220:	2302      	movs	r3, #2
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001222:	4669      	mov	r1, sp
 8001224:	4818      	ldr	r0, [pc, #96]	@ (8001288 <MX_ADC3_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_11;
 8001226:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800122a:	f001 fa0b 	bl	8002644 <HAL_ADC_ConfigChannel>
 800122e:	b9e8      	cbnz	r0, 800126c <MX_ADC3_Init+0xa4>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001230:	220c      	movs	r2, #12
 8001232:	2303      	movs	r3, #3
  sConfig.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001234:	4669      	mov	r1, sp
 8001236:	4814      	ldr	r0, [pc, #80]	@ (8001288 <MX_ADC3_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_12;
 8001238:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800123c:	f001 fa02 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001240:	b988      	cbnz	r0, 8001266 <MX_ADC3_Init+0x9e>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001242:	220d      	movs	r2, #13
 8001244:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001246:	4669      	mov	r1, sp
 8001248:	480f      	ldr	r0, [pc, #60]	@ (8001288 <MX_ADC3_Init+0xc0>)
  sConfig.Channel = ADC_CHANNEL_13;
 800124a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800124e:	f001 f9f9 	bl	8002644 <HAL_ADC_ConfigChannel>
 8001252:	b920      	cbnz	r0, 800125e <MX_ADC3_Init+0x96>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001254:	b004      	add	sp, #16
 8001256:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001258:	f000 fc2e 	bl	8001ab8 <Error_Handler>
 800125c:	e7d4      	b.n	8001208 <MX_ADC3_Init+0x40>
    Error_Handler();
 800125e:	f000 fc2b 	bl	8001ab8 <Error_Handler>
}
 8001262:	b004      	add	sp, #16
 8001264:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001266:	f000 fc27 	bl	8001ab8 <Error_Handler>
 800126a:	e7ea      	b.n	8001242 <MX_ADC3_Init+0x7a>
    Error_Handler();
 800126c:	f000 fc24 	bl	8001ab8 <Error_Handler>
 8001270:	e7de      	b.n	8001230 <MX_ADC3_Init+0x68>
    Error_Handler();
 8001272:	f000 fc21 	bl	8001ab8 <Error_Handler>
 8001276:	e7d2      	b.n	800121e <MX_ADC3_Init+0x56>
 8001278:	0d000000 	.word	0x0d000000
 800127c:	10000000 	.word	0x10000000
 8001280:	0000000a 	.word	0x0000000a
 8001284:	00000001 	.word	0x00000001
 8001288:	20000488 	.word	0x20000488
 800128c:	40012200 	.word	0x40012200

08001290 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 8001290:	4a68      	ldr	r2, [pc, #416]	@ (8001434 <HAL_ADC_MspInit+0x1a4>)
 8001292:	6803      	ldr	r3, [r0, #0]
{
 8001294:	b570      	push	{r4, r5, r6, lr}
  if(adcHandle->Instance==ADC1)
 8001296:	4293      	cmp	r3, r2
{
 8001298:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f04f 0400 	mov.w	r4, #0
{
 800129e:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	e9cd 4408 	strd	r4, r4, [sp, #32]
 80012a4:	940a      	str	r4, [sp, #40]	@ 0x28
 80012a6:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  if(adcHandle->Instance==ADC1)
 80012aa:	d008      	beq.n	80012be <HAL_ADC_MspInit+0x2e>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 80012ac:	4a62      	ldr	r2, [pc, #392]	@ (8001438 <HAL_ADC_MspInit+0x1a8>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d03b      	beq.n	800132a <HAL_ADC_MspInit+0x9a>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80012b2:	4a62      	ldr	r2, [pc, #392]	@ (800143c <HAL_ADC_MspInit+0x1ac>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	f000 8085 	beq.w	80013c4 <HAL_ADC_MspInit+0x134>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80012ba:	b00e      	add	sp, #56	@ 0x38
 80012bc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012be:	4b60      	ldr	r3, [pc, #384]	@ (8001440 <HAL_ADC_MspInit+0x1b0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	a908      	add	r1, sp, #32
    hdma_adc1.Instance = DMA2_Stream0;
 80012c2:	4e60      	ldr	r6, [pc, #384]	@ (8001444 <HAL_ADC_MspInit+0x1b4>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012ca:	645a      	str	r2, [r3, #68]	@ 0x44
 80012cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012ce:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80012d2:	9201      	str	r2, [sp, #4]
 80012d4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012d8:	f042 0201 	orr.w	r2, r2, #1
 80012dc:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = ia_L_Pin|ib_L_Pin|ic_L_Pin|VDC_L_Pin;
 80012de:	220f      	movs	r2, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = ia_L_Pin|ib_L_Pin|ic_L_Pin|VDC_L_Pin;
 80012e8:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ea:	9802      	ldr	r0, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	4856      	ldr	r0, [pc, #344]	@ (8001448 <HAL_ADC_MspInit+0x1b8>)
    GPIO_InitStruct.Pin = ia_L_Pin|ib_L_Pin|ic_L_Pin|VDC_L_Pin;
 80012ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f001 ffa3 	bl	800323c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 80012f6:	4a55      	ldr	r2, [pc, #340]	@ (800144c <HAL_ADC_MspInit+0x1bc>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012fc:	4630      	mov	r0, r6
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012fe:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001300:	6133      	str	r3, [r6, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001302:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    hdma_adc1.Instance = DMA2_Stream0;
 8001306:	e9c6 2400 	strd	r2, r4, [r6]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800130a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800130e:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001312:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001316:	e9c6 2305 	strd	r2, r3, [r6, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800131a:	f001 fddf 	bl	8002edc <HAL_DMA_Init>
 800131e:	2800      	cmp	r0, #0
 8001320:	d14d      	bne.n	80013be <HAL_ADC_MspInit+0x12e>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8001322:	63ae      	str	r6, [r5, #56]	@ 0x38
 8001324:	63b5      	str	r5, [r6, #56]	@ 0x38
}
 8001326:	b00e      	add	sp, #56	@ 0x38
 8001328:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 800132a:	4b45      	ldr	r3, [pc, #276]	@ (8001440 <HAL_ADC_MspInit+0x1b0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	4846      	ldr	r0, [pc, #280]	@ (8001448 <HAL_ADC_MspInit+0x1b8>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 800132e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_adc2.Instance = DMA2_Stream2;
 8001330:	4e47      	ldr	r6, [pc, #284]	@ (8001450 <HAL_ADC_MspInit+0x1c0>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001332:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001336:	645a      	str	r2, [r3, #68]	@ 0x44
 8001338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800133a:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 800133e:	9203      	str	r2, [sp, #12]
 8001340:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001344:	f042 0201 	orr.w	r2, r2, #1
 8001348:	631a      	str	r2, [r3, #48]	@ 0x30
 800134a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800134c:	f002 0201 	and.w	r2, r2, #1
 8001350:	9204      	str	r2, [sp, #16]
 8001352:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001354:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001356:	f042 0202 	orr.w	r2, r2, #2
 800135a:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = ia_R_Pin|ib_R_Pin;
 800135c:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800135e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001360:	f003 0302 	and.w	r3, r3, #2
 8001364:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = ia_R_Pin|ib_R_Pin;
 8001366:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001368:	9905      	ldr	r1, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pin = ia_R_Pin|ib_R_Pin;
 800136c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f001 ff64 	bl	800323c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ic_R_Pin|VDC_R_Pin;
 8001374:	2203      	movs	r2, #3
 8001376:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001378:	4836      	ldr	r0, [pc, #216]	@ (8001454 <HAL_ADC_MspInit+0x1c4>)
 800137a:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pin = ic_R_Pin|VDC_R_Pin;
 800137e:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001382:	f001 ff5b 	bl	800323c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8001386:	4a34      	ldr	r2, [pc, #208]	@ (8001458 <HAL_ADC_MspInit+0x1c8>)
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001388:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800138c:	4630      	mov	r0, r6
    hdma_adc2.Instance = DMA2_Stream2;
 800138e:	6032      	str	r2, [r6, #0]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001390:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8001394:	6073      	str	r3, [r6, #4]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800139a:	60b4      	str	r4, [r6, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800139c:	60f4      	str	r4, [r6, #12]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800139e:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80013a0:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80013a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013ac:	e9c6 2306 	strd	r2, r3, [r6, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b4:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80013b6:	f001 fd91 	bl	8002edc <HAL_DMA_Init>
 80013ba:	2800      	cmp	r0, #0
 80013bc:	d0b1      	beq.n	8001322 <HAL_ADC_MspInit+0x92>
      Error_Handler();
 80013be:	f000 fb7b 	bl	8001ab8 <Error_Handler>
 80013c2:	e7ae      	b.n	8001322 <HAL_ADC_MspInit+0x92>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80013c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001440 <HAL_ADC_MspInit+0x1b0>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c6:	a908      	add	r1, sp, #32
    hdma_adc3.Instance = DMA2_Stream1;
 80013c8:	4e24      	ldr	r6, [pc, #144]	@ (800145c <HAL_ADC_MspInit+0x1cc>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 80013ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80013cc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80013d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80013d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80013d4:	f402 6280 	and.w	r2, r2, #1024	@ 0x400
 80013d8:	9206      	str	r2, [sp, #24]
 80013da:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013de:	f042 0204 	orr.w	r2, r2, #4
 80013e2:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = Tinv_L_Pin|Tinv_R_Pin|Tmot_L_Pin|Tmot_R_Pin;
 80013e4:	220f      	movs	r2, #15
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = Tinv_L_Pin|Tinv_R_Pin|Tmot_L_Pin|Tmot_R_Pin;
 80013ee:	2303      	movs	r3, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f0:	9807      	ldr	r0, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f2:	481b      	ldr	r0, [pc, #108]	@ (8001460 <HAL_ADC_MspInit+0x1d0>)
    GPIO_InitStruct.Pin = Tinv_L_Pin|Tinv_R_Pin|Tmot_L_Pin|Tmot_R_Pin;
 80013f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f8:	f001 ff20 	bl	800323c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 80013fc:	4a19      	ldr	r2, [pc, #100]	@ (8001464 <HAL_ADC_MspInit+0x1d4>)
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 80013fe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001402:	4630      	mov	r0, r6
    hdma_adc3.Instance = DMA2_Stream1;
 8001404:	6032      	str	r2, [r6, #0]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800140a:	6073      	str	r3, [r6, #4]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800140c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001410:	6132      	str	r2, [r6, #16]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001412:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001416:	6173      	str	r3, [r6, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001418:	f44f 7380 	mov.w	r3, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800141c:	60b4      	str	r4, [r6, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800141e:	60f4      	str	r4, [r6, #12]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001420:	6234      	str	r4, [r6, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001422:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001424:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001428:	f001 fd58 	bl	8002edc <HAL_DMA_Init>
 800142c:	2800      	cmp	r0, #0
 800142e:	f43f af78 	beq.w	8001322 <HAL_ADC_MspInit+0x92>
 8001432:	e7c4      	b.n	80013be <HAL_ADC_MspInit+0x12e>
 8001434:	40012000 	.word	0x40012000
 8001438:	40012100 	.word	0x40012100
 800143c:	40012200 	.word	0x40012200
 8001440:	40023800 	.word	0x40023800
 8001444:	20000424 	.word	0x20000424
 8001448:	40020000 	.word	0x40020000
 800144c:	40026410 	.word	0x40026410
 8001450:	200003c4 	.word	0x200003c4
 8001454:	40020400 	.word	0x40020400
 8001458:	40026440 	.word	0x40026440
 800145c:	20000364 	.word	0x20000364
 8001460:	40020800 	.word	0x40020800
 8001464:	40026428 	.word	0x40026428

08001468 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001468:	b510      	push	{r4, lr}
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800146a:	480b      	ldr	r0, [pc, #44]	@ (8001498 <MX_CAN1_Init+0x30>)
  hcan1.Init.Prescaler = 27;
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800146c:	2300      	movs	r3, #0
  hcan1.Instance = CAN1;
 800146e:	4c0b      	ldr	r4, [pc, #44]	@ (800149c <MX_CAN1_Init+0x34>)
  hcan1.Init.Prescaler = 27;
 8001470:	211b      	movs	r1, #27
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001472:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001476:	6083      	str	r3, [r0, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001478:	8383      	strh	r3, [r0, #28]
  hcan1.Init.Prescaler = 27;
 800147a:	e9c0 4100 	strd	r4, r1, [r0]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800147e:	e9c0 3203 	strd	r3, r2, [r0, #12]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001482:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcan1.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001486:	f001 f99b 	bl	80027c0 <HAL_CAN_Init>
 800148a:	b900      	cbnz	r0, 800148e <MX_CAN1_Init+0x26>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800148c:	bd10      	pop	{r4, pc}
 800148e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8001492:	f000 bb11 	b.w	8001ab8 <Error_Handler>
 8001496:	bf00      	nop
 8001498:	20000560 	.word	0x20000560
 800149c:	40006400 	.word	0x40006400

080014a0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 80014a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001520 <HAL_CAN_MspInit+0x80>)
 80014a2:	6802      	ldr	r2, [r0, #0]
{
 80014a4:	b510      	push	{r4, lr}
  if(canHandle->Instance==CAN1)
 80014a6:	429a      	cmp	r2, r3
{
 80014a8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f04f 0400 	mov.w	r4, #0
 80014ae:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80014b2:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80014b6:	9406      	str	r4, [sp, #24]
  if(canHandle->Instance==CAN1)
 80014b8:	d001      	beq.n	80014be <HAL_CAN_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80014ba:	b008      	add	sp, #32
 80014bc:	bd10      	pop	{r4, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014be:	f503 33ea 	add.w	r3, r3, #119808	@ 0x1d400
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014c2:	a902      	add	r1, sp, #8
 80014c4:	4817      	ldr	r0, [pc, #92]	@ (8001524 <HAL_CAN_MspInit+0x84>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014c8:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80014cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80014ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014d0:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 80014d4:	9200      	str	r2, [sp, #0]
 80014d6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014da:	f042 0208 	orr.w	r2, r2, #8
 80014de:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e0:	2203      	movs	r2, #3
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e4:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014e8:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8001518 <HAL_CAN_MspInit+0x78>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ec:	9301      	str	r3, [sp, #4]
 80014ee:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f0:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014f2:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fa:	f001 fe9f 	bl	800323c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80014fe:	4622      	mov	r2, r4
 8001500:	4621      	mov	r1, r4
 8001502:	2014      	movs	r0, #20
 8001504:	f001 fc12 	bl	8002d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001508:	2014      	movs	r0, #20
 800150a:	f001 fc4b 	bl	8002da4 <HAL_NVIC_EnableIRQ>
}
 800150e:	b008      	add	sp, #32
 8001510:	bd10      	pop	{r4, pc}
 8001512:	bf00      	nop
 8001514:	f3af 8000 	nop.w
 8001518:	00000003 	.word	0x00000003
 800151c:	00000002 	.word	0x00000002
 8001520:	40006400 	.word	0x40006400
 8001524:	40020c00 	.word	0x40020c00

08001528 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001528:	b500      	push	{lr}

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800152a:	2300      	movs	r3, #0
{
 800152c:	b083      	sub	sp, #12

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800152e:	4810      	ldr	r0, [pc, #64]	@ (8001570 <MX_DAC_Init+0x48>)
 8001530:	4a10      	ldr	r2, [pc, #64]	@ (8001574 <MX_DAC_Init+0x4c>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8001532:	9300      	str	r3, [sp, #0]
  hdac.Instance = DAC;
 8001534:	6002      	str	r2, [r0, #0]
  DAC_ChannelConfTypeDef sConfig = {0};
 8001536:	9301      	str	r3, [sp, #4]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001538:	f001 fc58 	bl	8002dec <HAL_DAC_Init>
 800153c:	b960      	cbnz	r0, 8001558 <MX_DAC_Init+0x30>

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800153e:	2200      	movs	r2, #0
 8001540:	4669      	mov	r1, sp
 8001542:	480b      	ldr	r0, [pc, #44]	@ (8001570 <MX_DAC_Init+0x48>)
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001544:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8001568 <MX_DAC_Init+0x40>
 8001548:	ed8d 7b00 	vstr	d7, [sp]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800154c:	f001 fc9a 	bl	8002e84 <HAL_DAC_ConfigChannel>
 8001550:	b928      	cbnz	r0, 800155e <MX_DAC_Init+0x36>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001552:	b003      	add	sp, #12
 8001554:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001558:	f000 faae 	bl	8001ab8 <Error_Handler>
 800155c:	e7ef      	b.n	800153e <MX_DAC_Init+0x16>
    Error_Handler();
 800155e:	f000 faab 	bl	8001ab8 <Error_Handler>
}
 8001562:	b003      	add	sp, #12
 8001564:	f85d fb04 	ldr.w	pc, [sp], #4
	...
 8001570:	20000588 	.word	0x20000588
 8001574:	40007400 	.word	0x40007400

08001578 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(dacHandle->Instance==DAC)
 8001578:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <HAL_DAC_MspInit+0x6c>)
 800157a:	6802      	ldr	r2, [r0, #0]
{
 800157c:	b530      	push	{r4, r5, lr}
  if(dacHandle->Instance==DAC)
 800157e:	429a      	cmp	r2, r3
{
 8001580:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f04f 0400 	mov.w	r4, #0
 8001586:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800158a:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800158e:	9406      	str	r4, [sp, #24]
  if(dacHandle->Instance==DAC)
 8001590:	d001      	beq.n	8001596 <HAL_DAC_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001592:	b009      	add	sp, #36	@ 0x24
 8001594:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8001596:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
    HAL_GPIO_Init(DAC_GPIO_Port, &GPIO_InitStruct);
 800159a:	a902      	add	r1, sp, #8
 800159c:	4812      	ldr	r0, [pc, #72]	@ (80015e8 <HAL_DAC_MspInit+0x70>)
    __HAL_RCC_DAC_CLK_ENABLE();
 800159e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015a0:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80015a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80015a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015a8:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 80015ac:	9200      	str	r2, [sp, #0]
 80015ae:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = DAC_Pin;
 80015b8:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = DAC_Pin;
 80015c2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = DAC_Pin;
 80015c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(DAC_GPIO_Port, &GPIO_InitStruct);
 80015ca:	f001 fe37 	bl	800323c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80015ce:	4622      	mov	r2, r4
 80015d0:	4621      	mov	r1, r4
 80015d2:	2036      	movs	r0, #54	@ 0x36
 80015d4:	f001 fbaa 	bl	8002d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80015d8:	2036      	movs	r0, #54	@ 0x36
 80015da:	f001 fbe3 	bl	8002da4 <HAL_NVIC_EnableIRQ>
}
 80015de:	b009      	add	sp, #36	@ 0x24
 80015e0:	bd30      	pop	{r4, r5, pc}
 80015e2:	bf00      	nop
 80015e4:	40007400 	.word	0x40007400
 80015e8:	40020000 	.word	0x40020000

080015ec <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015ec:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_DMA_Init+0x50>)

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2038      	movs	r0, #56	@ 0x38
 80015f2:	4611      	mov	r1, r2
{
 80015f4:	b510      	push	{r4, lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015f6:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
{
 80015f8:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015fa:	f444 0480 	orr.w	r4, r4, #4194304	@ 0x400000
 80015fe:	631c      	str	r4, [r3, #48]	@ 0x30
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001606:	9301      	str	r3, [sp, #4]
 8001608:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800160a:	f001 fb8f 	bl	8002d2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800160e:	2038      	movs	r0, #56	@ 0x38
 8001610:	f001 fbc8 	bl	8002da4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001614:	2200      	movs	r2, #0
 8001616:	2039      	movs	r0, #57	@ 0x39
 8001618:	4611      	mov	r1, r2
 800161a:	f001 fb87 	bl	8002d2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800161e:	2039      	movs	r0, #57	@ 0x39
 8001620:	f001 fbc0 	bl	8002da4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	203a      	movs	r0, #58	@ 0x3a
 8001628:	4611      	mov	r1, r2
 800162a:	f001 fb7f 	bl	8002d2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800162e:	203a      	movs	r0, #58	@ 0x3a

}
 8001630:	b002      	add	sp, #8
 8001632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001636:	f001 bbb5 	b.w	8002da4 <HAL_NVIC_EnableIRQ>
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800

08001640 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001644:	4b6d      	ldr	r3, [pc, #436]	@ (80017fc <MX_GPIO_Init+0x1bc>)
{
 8001646:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001648:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_R_GPIO_Port, ENABLE_R_Pin, GPIO_PIN_RESET);
 800164a:	2104      	movs	r1, #4
 800164c:	f8df 81b8 	ldr.w	r8, [pc, #440]	@ 8001808 <MX_GPIO_Init+0x1c8>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SC_det_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENABLE_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001650:	2601      	movs	r6, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001652:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001654:	f04f 0a02 	mov.w	sl, #2
  HAL_GPIO_WritePin(ENABLE_L_GPIO_Port, ENABLE_L_Pin, GPIO_PIN_RESET);
 8001658:	f8df 91b0 	ldr.w	r9, [pc, #432]	@ 800180c <MX_GPIO_Init+0x1cc>
  HAL_GPIO_WritePin(ENABLE_R_GPIO_Port, ENABLE_R_Pin, GPIO_PIN_RESET);
 800165c:	4640      	mov	r0, r8
  HAL_GPIO_WritePin(GPIOD, LED_LEFT_Pin|LED_RIGHT_Pin|LED_ERR_Pin, GPIO_PIN_RESET);
 800165e:	4d68      	ldr	r5, [pc, #416]	@ (8001800 <MX_GPIO_Init+0x1c0>)
  HAL_GPIO_Init(SC_det_GPIO_Port, &GPIO_InitStruct);
 8001660:	f8df b1ac 	ldr.w	fp, [pc, #428]	@ 8001810 <MX_GPIO_Init+0x1d0>
  HAL_GPIO_Init(TRIP_L_GPIO_Port, &GPIO_InitStruct);
 8001664:	4f67      	ldr	r7, [pc, #412]	@ (8001804 <MX_GPIO_Init+0x1c4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800166a:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800166e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001670:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001674:	631a      	str	r2, [r3, #48]	@ 0x30
 8001676:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001678:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 800167c:	9200      	str	r2, [sp, #0]
 800167e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001680:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001682:	430a      	orrs	r2, r1
 8001684:	631a      	str	r2, [r3, #48]	@ 0x30
 8001686:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001688:	400a      	ands	r2, r1
 800168a:	9201      	str	r2, [sp, #4]
 800168c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001690:	f042 0201 	orr.w	r2, r2, #1
 8001694:	631a      	str	r2, [r3, #48]	@ 0x30
 8001696:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001698:	f002 0201 	and.w	r2, r2, #1
 800169c:	9202      	str	r2, [sp, #8]
 800169e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016a2:	f042 0202 	orr.w	r2, r2, #2
 80016a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80016a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016aa:	f002 0202 	and.w	r2, r2, #2
 80016ae:	9203      	str	r2, [sp, #12]
 80016b0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016b4:	f042 0210 	orr.w	r2, r2, #16
 80016b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80016ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016bc:	f002 0210 	and.w	r2, r2, #16
 80016c0:	9204      	str	r2, [sp, #16]
 80016c2:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016c6:	f042 0208 	orr.w	r2, r2, #8
 80016ca:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(ENABLE_R_GPIO_Port, ENABLE_R_Pin, GPIO_PIN_RESET);
 80016cc:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d0:	f003 0308 	and.w	r3, r3, #8
 80016d4:	9305      	str	r3, [sp, #20]
 80016d6:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(ENABLE_R_GPIO_Port, ENABLE_R_Pin, GPIO_PIN_RESET);
 80016d8:	f001 fef0 	bl	80034bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_L_GPIO_Port, ENABLE_L_Pin, GPIO_PIN_RESET);
 80016dc:	4622      	mov	r2, r4
 80016de:	4648      	mov	r0, r9
 80016e0:	2180      	movs	r1, #128	@ 0x80
 80016e2:	f001 feeb 	bl	80034bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LED_LEFT_Pin|LED_RIGHT_Pin|LED_ERR_Pin, GPIO_PIN_RESET);
 80016e6:	4622      	mov	r2, r4
 80016e8:	4628      	mov	r0, r5
 80016ea:	2170      	movs	r1, #112	@ 0x70
 80016ec:	f001 fee6 	bl	80034bc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = SC_det_Pin;
 80016f0:	2210      	movs	r2, #16
 80016f2:	2300      	movs	r3, #0
  HAL_GPIO_Init(SC_det_GPIO_Port, &GPIO_InitStruct);
 80016f4:	a906      	add	r1, sp, #24
 80016f6:	4658      	mov	r0, fp
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = SC_det_Pin;
 80016fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(SC_det_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f001 fd9d 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENABLE_R_Pin;
 8001702:	2304      	movs	r3, #4
  HAL_GPIO_Init(ENABLE_R_GPIO_Port, &GPIO_InitStruct);
 8001704:	a906      	add	r1, sp, #24
 8001706:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = ENABLE_R_Pin;
 8001708:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800170a:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	e9cd 6407 	strd	r6, r4, [sp, #28]
  HAL_GPIO_Init(ENABLE_R_GPIO_Port, &GPIO_InitStruct);
 8001710:	f001 fd94 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ENABLE_L_Pin;
 8001714:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(ENABLE_L_GPIO_Port, &GPIO_InitStruct);
 8001716:	a906      	add	r1, sp, #24
 8001718:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = ENABLE_L_Pin;
 800171a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	e9cd 6407 	strd	r6, r4, [sp, #28]
  HAL_GPIO_Init(ENABLE_L_GPIO_Port, &GPIO_InitStruct);
 8001722:	f001 fd8b 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = WRN_L_Pin|WRN_R_Pin;
 8001726:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800172a:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800172c:	4648      	mov	r0, r9
 800172e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = WRN_L_Pin|WRN_R_Pin;
 8001732:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001736:	f001 fd81 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Z_R_Pin;
 800173a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800173e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(Z_R_GPIO_Port, &GPIO_InitStruct);
 8001742:	4640      	mov	r0, r8
 8001744:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = Z_R_Pin;
 8001748:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(Z_R_GPIO_Port, &GPIO_InitStruct);
 800174c:	f001 fd76 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Z_L_Pin;
 8001750:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001754:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(Z_L_GPIO_Port, &GPIO_InitStruct);
 8001758:	a906      	add	r1, sp, #24
 800175a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = Z_L_Pin;
 800175e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(Z_L_GPIO_Port, &GPIO_InitStruct);
 8001762:	f001 fd6b 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TRIP_R_Pin;
 8001766:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800176a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(TRIP_R_GPIO_Port, &GPIO_InitStruct);
 800176e:	4658      	mov	r0, fp
 8001770:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = TRIP_R_Pin;
 8001774:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(TRIP_R_GPIO_Port, &GPIO_InitStruct);
 8001778:	f001 fd60 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TRIP_L_Pin;
 800177c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001780:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(TRIP_L_GPIO_Port, &GPIO_InitStruct);
 8001784:	a906      	add	r1, sp, #24
 8001786:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = TRIP_L_Pin;
 800178a:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(TRIP_L_GPIO_Port, &GPIO_InitStruct);
 800178e:	f001 fd55 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001792:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001796:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001798:	a906      	add	r1, sp, #24
 800179a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800179e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f001 fd4b 	bl	800323c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80017a6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017aa:	2103      	movs	r1, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ac:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80017ae:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017b0:	230a      	movs	r3, #10
 80017b2:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b6:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	e9cd a407 	strd	sl, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017bc:	f001 fd3e 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR_Pin;
 80017c0:	2208      	movs	r2, #8
 80017c2:	2300      	movs	r3, #0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 80017c4:	a906      	add	r1, sp, #24
 80017c6:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = DIR_Pin;
 80017ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 80017ce:	f001 fd35 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LED_LEFT_Pin|LED_RIGHT_Pin;
 80017d2:	2330      	movs	r3, #48	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d4:	a906      	add	r1, sp, #24
 80017d6:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = LED_LEFT_Pin|LED_RIGHT_Pin;
 80017d8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017dc:	e9cd 6407 	strd	r6, r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017e0:	f001 fd2c 	bl	800323c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 80017e4:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80017e6:	a906      	add	r1, sp, #24
 80017e8:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 80017ec:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	e9cd a408 	strd	sl, r4, [sp, #32]
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80017f2:	f001 fd23 	bl	800323c <HAL_GPIO_Init>

}
 80017f6:	b00d      	add	sp, #52	@ 0x34
 80017f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020c00 	.word	0x40020c00
 8001804:	40020000 	.word	0x40020000
 8001808:	40020400 	.word	0x40020400
 800180c:	40021000 	.word	0x40021000
 8001810:	40020800 	.word	0x40020800

08001814 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001814:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001816:	4817      	ldr	r0, [pc, #92]	@ (8001874 <MX_I2C1_Init+0x60>)
  hi2c1.Init.Timing = 0x20404768;
 8001818:	2300      	movs	r3, #0
 800181a:	4917      	ldr	r1, [pc, #92]	@ (8001878 <MX_I2C1_Init+0x64>)
 800181c:	2401      	movs	r4, #1
 800181e:	4a17      	ldr	r2, [pc, #92]	@ (800187c <MX_I2C1_Init+0x68>)
 8001820:	6203      	str	r3, [r0, #32]
 8001822:	e880 001e 	stmia.w	r0, {r1, r2, r3, r4}
 8001826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800182a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800182e:	f001 fe49 	bl	80034c4 <HAL_I2C_Init>
 8001832:	b950      	cbnz	r0, 800184a <MX_I2C1_Init+0x36>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001834:	2100      	movs	r1, #0
 8001836:	480f      	ldr	r0, [pc, #60]	@ (8001874 <MX_I2C1_Init+0x60>)
 8001838:	f001 fe9a 	bl	8003570 <HAL_I2CEx_ConfigAnalogFilter>
 800183c:	b968      	cbnz	r0, 800185a <MX_I2C1_Init+0x46>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800183e:	2100      	movs	r1, #0
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <MX_I2C1_Init+0x60>)
 8001842:	f001 febf 	bl	80035c4 <HAL_I2CEx_ConfigDigitalFilter>
 8001846:	b980      	cbnz	r0, 800186a <MX_I2C1_Init+0x56>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001848:	bd10      	pop	{r4, pc}
    Error_Handler();
 800184a:	f000 f935 	bl	8001ab8 <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800184e:	2100      	movs	r1, #0
 8001850:	4808      	ldr	r0, [pc, #32]	@ (8001874 <MX_I2C1_Init+0x60>)
 8001852:	f001 fe8d 	bl	8003570 <HAL_I2CEx_ConfigAnalogFilter>
 8001856:	2800      	cmp	r0, #0
 8001858:	d0f1      	beq.n	800183e <MX_I2C1_Init+0x2a>
    Error_Handler();
 800185a:	f000 f92d 	bl	8001ab8 <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800185e:	2100      	movs	r1, #0
 8001860:	4804      	ldr	r0, [pc, #16]	@ (8001874 <MX_I2C1_Init+0x60>)
 8001862:	f001 feaf 	bl	80035c4 <HAL_I2CEx_ConfigDigitalFilter>
 8001866:	2800      	cmp	r0, #0
 8001868:	d0ee      	beq.n	8001848 <MX_I2C1_Init+0x34>
}
 800186a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 800186e:	f000 b923 	b.w	8001ab8 <Error_Handler>
 8001872:	bf00      	nop
 8001874:	200005a0 	.word	0x200005a0
 8001878:	40005400 	.word	0x40005400
 800187c:	20404768 	.word	0x20404768

08001880 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001880:	b510      	push	{r4, lr}
 8001882:	b0ac      	sub	sp, #176	@ 0xb0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	2100      	movs	r1, #0
{
 8001886:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001888:	2290      	movs	r2, #144	@ 0x90
 800188a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188c:	9106      	str	r1, [sp, #24]
 800188e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001892:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001896:	f003 fcc3 	bl	8005220 <memset>
  if(i2cHandle->Instance==I2C1)
 800189a:	4b1b      	ldr	r3, [pc, #108]	@ (8001908 <HAL_I2C_MspInit+0x88>)
 800189c:	6822      	ldr	r2, [r4, #0]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d001      	beq.n	80018a6 <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80018a2:	b02c      	add	sp, #176	@ 0xb0
 80018a4:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018aa:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018ac:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ae:	f002 f9b9 	bl	8003c24 <HAL_RCCEx_PeriphCLKConfig>
 80018b2:	bb10      	cbnz	r0, 80018fa <HAL_I2C_MspInit+0x7a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4c15      	ldr	r4, [pc, #84]	@ (800190c <HAL_I2C_MspInit+0x8c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018b6:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b8:	a902      	add	r1, sp, #8
 80018ba:	4815      	ldr	r0, [pc, #84]	@ (8001910 <HAL_I2C_MspInit+0x90>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80018be:	f043 0302 	orr.w	r3, r3, #2
 80018c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80018c4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018c8:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ca:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018ce:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8001900 <HAL_I2C_MspInit+0x80>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018d6:	2303      	movs	r3, #3
 80018d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80018dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e0:	f001 fcac 	bl	800323c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018ea:	6423      	str	r3, [r4, #64]	@ 0x40
 80018ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80018ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	9b01      	ldr	r3, [sp, #4]
}
 80018f6:	b02c      	add	sp, #176	@ 0xb0
 80018f8:	bd10      	pop	{r4, pc}
      Error_Handler();
 80018fa:	f000 f8dd 	bl	8001ab8 <Error_Handler>
 80018fe:	e7d9      	b.n	80018b4 <HAL_I2C_MspInit+0x34>
 8001900:	000000c0 	.word	0x000000c0
 8001904:	00000012 	.word	0x00000012
 8001908:	40005400 	.word	0x40005400
 800190c:	40023800 	.word	0x40023800
 8001910:	40020400 	.word	0x40020400

08001914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001914:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001916:	2300      	movs	r3, #0
{
 8001918:	b097      	sub	sp, #92	@ 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4927      	ldr	r1, [pc, #156]	@ (80019b8 <SystemClock_Config+0xa4>)
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191c:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 10;
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 9;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001920:	a808      	add	r0, sp, #32
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001922:	9303      	str	r3, [sp, #12]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001924:	930d      	str	r3, [sp, #52]	@ 0x34
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001926:	4a25      	ldr	r2, [pc, #148]	@ (80019bc <SystemClock_Config+0xa8>)
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001928:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800192c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001930:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001934:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800193a:	640b      	str	r3, [r1, #64]	@ 0x40
 800193c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800193e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001942:	9301      	str	r3, [sp, #4]
 8001944:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001946:	6813      	ldr	r3, [r2, #0]
 8001948:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001950:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001952:	940e      	str	r4, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001954:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001958:	9414      	str	r4, [sp, #80]	@ 0x50
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800195a:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800195c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001960:	9902      	ldr	r1, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001962:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001966:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800196a:	230a      	movs	r3, #10
 800196c:	e9cd 230f 	strd	r2, r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001970:	23d8      	movs	r3, #216	@ 0xd8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001972:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001974:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001976:	2309      	movs	r3, #9
 8001978:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197c:	f001 fe88 	bl	8003690 <HAL_RCC_OscConfig>
 8001980:	b108      	cbz	r0, 8001986 <SystemClock_Config+0x72>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001982:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001984:	e7fe      	b.n	8001984 <SystemClock_Config+0x70>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001986:	f001 fe49 	bl	800361c <HAL_PWREx_EnableOverDrive>
 800198a:	4603      	mov	r3, r0
 800198c:	b108      	cbz	r0, 8001992 <SystemClock_Config+0x7e>
 800198e:	b672      	cpsid	i
  while (1)
 8001990:	e7fe      	b.n	8001990 <SystemClock_Config+0x7c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001992:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001994:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001998:	a803      	add	r0, sp, #12
 800199a:	2107      	movs	r1, #7
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800199c:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019a4:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019a8:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80019aa:	f002 f867 	bl	8003a7c <HAL_RCC_ClockConfig>
 80019ae:	b108      	cbz	r0, 80019b4 <SystemClock_Config+0xa0>
 80019b0:	b672      	cpsid	i
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <SystemClock_Config+0x9e>
}
 80019b4:	b017      	add	sp, #92	@ 0x5c
 80019b6:	bd30      	pop	{r4, r5, pc}
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40007000 	.word	0x40007000

080019c0 <main>:
{
 80019c0:	b500      	push	{lr}
 80019c2:	b085      	sub	sp, #20
  initialize_inverter(&inverter_left, &led_left, ENABLE_L_GPIO_Port, ENABLE_L_Pin, &htim1, &hadc2, &motor_left);
 80019c4:	4d2a      	ldr	r5, [pc, #168]	@ (8001a70 <main+0xb0>)
  HAL_Init();
 80019c6:	f000 fc7f 	bl	80022c8 <HAL_Init>
  initialize_inverter(&inverter_right, &led_right, ENABLE_R_GPIO_Port, ENABLE_R_Pin, &htim8, &hadc1, &motor_right);
 80019ca:	4c2a      	ldr	r4, [pc, #168]	@ (8001a74 <main+0xb4>)
  SystemClock_Config();
 80019cc:	f7ff ffa2 	bl	8001914 <SystemClock_Config>
  MX_GPIO_Init();
 80019d0:	f7ff fe36 	bl	8001640 <MX_GPIO_Init>
  MX_DMA_Init();
 80019d4:	f7ff fe0a 	bl	80015ec <MX_DMA_Init>
  MX_ADC1_Init();
 80019d8:	f7ff fb2e 	bl	8001038 <MX_ADC1_Init>
  MX_CAN1_Init();
 80019dc:	f7ff fd44 	bl	8001468 <MX_CAN1_Init>
  MX_USB_OTG_FS_USB_Init();
 80019e0:	f000 fc22 	bl	8002228 <MX_USB_OTG_FS_USB_Init>
  MX_ADC2_Init();
 80019e4:	f7ff fb8c 	bl	8001100 <MX_ADC2_Init>
  MX_ADC3_Init();
 80019e8:	f7ff fbee 	bl	80011c8 <MX_ADC3_Init>
  MX_DAC_Init();
 80019ec:	f7ff fd9c 	bl	8001528 <MX_DAC_Init>
  MX_I2C1_Init();
 80019f0:	f7ff ff10 	bl	8001814 <MX_I2C1_Init>
  MX_TIM1_Init();
 80019f4:	f000 fac8 	bl	8001f88 <MX_TIM1_Init>
  MX_TIM8_Init();
 80019f8:	f000 fb72 	bl	80020e0 <MX_TIM8_Init>
  MX_TIM2_Init();
 80019fc:	f000 f8ca 	bl	8001b94 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001a00:	f000 f90e 	bl	8001c20 <MX_TIM4_Init>
  MX_TIM6_Init();
 8001a04:	f000 f954 	bl	8001cb0 <MX_TIM6_Init>
  initialize_inverter(&inverter_left, &led_left, ENABLE_L_GPIO_Port, ENABLE_L_Pin, &htim1, &hadc2, &motor_left);
 8001a08:	481b      	ldr	r0, [pc, #108]	@ (8001a78 <main+0xb8>)
 8001a0a:	491c      	ldr	r1, [pc, #112]	@ (8001a7c <main+0xbc>)
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a80 <main+0xc0>)
 8001a10:	9100      	str	r1, [sp, #0]
 8001a12:	491c      	ldr	r1, [pc, #112]	@ (8001a84 <main+0xc4>)
 8001a14:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8001a18:	481b      	ldr	r0, [pc, #108]	@ (8001a88 <main+0xc8>)
 8001a1a:	f7fe ffb5 	bl	8000988 <initialize_inverter>
  initialize_inverter(&inverter_right, &led_right, ENABLE_R_GPIO_Port, ENABLE_R_Pin, &htim8, &hadc1, &motor_right);
 8001a1e:	491b      	ldr	r1, [pc, #108]	@ (8001a8c <main+0xcc>)
 8001a20:	4a1b      	ldr	r2, [pc, #108]	@ (8001a90 <main+0xd0>)
 8001a22:	2304      	movs	r3, #4
 8001a24:	481b      	ldr	r0, [pc, #108]	@ (8001a94 <main+0xd4>)
 8001a26:	9200      	str	r2, [sp, #0]
 8001a28:	4a1b      	ldr	r2, [pc, #108]	@ (8001a98 <main+0xd8>)
 8001a2a:	e9cd 4101 	strd	r4, r1, [sp, #4]
 8001a2e:	491b      	ldr	r1, [pc, #108]	@ (8001a9c <main+0xdc>)
 8001a30:	f7fe ffaa 	bl	8000988 <initialize_inverter>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *) rawADC_left,4); // Starts ADC DMA for left inverter
 8001a34:	2204      	movs	r2, #4
 8001a36:	491a      	ldr	r1, [pc, #104]	@ (8001aa0 <main+0xe0>)
 8001a38:	4628      	mov	r0, r5
 8001a3a:	f000 fd11 	bl	8002460 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) rawADC_right,4); // Starts ADC DMA for right inverter
 8001a3e:	2204      	movs	r2, #4
 8001a40:	4918      	ldr	r1, [pc, #96]	@ (8001aa4 <main+0xe4>)
 8001a42:	4620      	mov	r0, r4
 8001a44:	f000 fd0c 	bl	8002460 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t *) rawADC_temp,4); // Starts ADC DMA for temperatures
 8001a48:	2204      	movs	r2, #4
 8001a4a:	4917      	ldr	r1, [pc, #92]	@ (8001aa8 <main+0xe8>)
 8001a4c:	4817      	ldr	r0, [pc, #92]	@ (8001aac <main+0xec>)
 8001a4e:	f000 fd07 	bl	8002460 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim6);
 8001a52:	4817      	ldr	r0, [pc, #92]	@ (8001ab0 <main+0xf0>)
 8001a54:	f002 fc36 	bl	80042c4 <HAL_TIM_Base_Start_IT>
  HAL_CAN_Start(&hcan1);
 8001a58:	4816      	ldr	r0, [pc, #88]	@ (8001ab4 <main+0xf4>)
	  eval_inv_FSM(&inverter_left);
 8001a5a:	4d0b      	ldr	r5, [pc, #44]	@ (8001a88 <main+0xc8>)
	  eval_inv_FSM(&inverter_right);
 8001a5c:	4c0d      	ldr	r4, [pc, #52]	@ (8001a94 <main+0xd4>)
  HAL_CAN_Start(&hcan1);
 8001a5e:	f000 ff2f 	bl	80028c0 <HAL_CAN_Start>
	  eval_inv_FSM(&inverter_left);
 8001a62:	4628      	mov	r0, r5
 8001a64:	f7fe ff62 	bl	800092c <eval_inv_FSM>
	  eval_inv_FSM(&inverter_right);
 8001a68:	4620      	mov	r0, r4
 8001a6a:	f7fe ff5f 	bl	800092c <eval_inv_FSM>
  while (1)
 8001a6e:	e7f8      	b.n	8001a62 <main+0xa2>
 8001a70:	200004d0 	.word	0x200004d0
 8001a74:	20000518 	.word	0x20000518
 8001a78:	20000030 	.word	0x20000030
 8001a7c:	20000738 	.word	0x20000738
 8001a80:	40021000 	.word	0x40021000
 8001a84:	20000070 	.word	0x20000070
 8001a88:	20000220 	.word	0x20000220
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	200005f8 	.word	0x200005f8
 8001a94:	2000011c 	.word	0x2000011c
 8001a98:	40020400 	.word	0x40020400
 8001a9c:	20000068 	.word	0x20000068
 8001aa0:	20000344 	.word	0x20000344
 8001aa4:	20000334 	.word	0x20000334
 8001aa8:	20000324 	.word	0x20000324
 8001aac:	20000488 	.word	0x20000488
 8001ab0:	20000648 	.word	0x20000648
 8001ab4:	20000560 	.word	0x20000560

08001ab8 <Error_Handler>:
 8001ab8:	b672      	cpsid	i
  while (1)
 8001aba:	e7fe      	b.n	8001aba <Error_Handler+0x2>

08001abc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001abc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <HAL_MspInit+0x2c>)
{
 8001abe:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ac2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001ac6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ac8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aca:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ad4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001ad8:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001adc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae4:	b002      	add	sp, #8
 8001ae6:	4770      	bx	lr
 8001ae8:	40023800 	.word	0x40023800

08001aec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001aec:	e7fe      	b.n	8001aec <NMI_Handler>
 8001aee:	bf00      	nop

08001af0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <HardFault_Handler>
 8001af2:	bf00      	nop

08001af4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <MemManage_Handler>
 8001af6:	bf00      	nop

08001af8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <BusFault_Handler>
 8001afa:	bf00      	nop

08001afc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <UsageFault_Handler>
 8001afe:	bf00      	nop

08001b00 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop

08001b04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop

08001b08 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop

08001b0c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0c:	f000 bbe8 	b.w	80022e0 <HAL_IncTick>

08001b10 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001b10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001b12:	4c04      	ldr	r4, [pc, #16]	@ (8001b24 <CAN1_RX0_IRQHandler+0x14>)
 8001b14:	4620      	mov	r0, r4
 8001b16:	f000 ff99 	bl	8002a4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  handle_CAN(&hcan1);
 8001b1a:	4620      	mov	r0, r4
  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  handle_CAN(&hcan1);
 8001b20:	f7fe bebe 	b.w	80008a0 <handle_CAN>
 8001b24:	20000560 	.word	0x20000560

08001b28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b2a:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001b2c:	f003 fa1a 	bl	8004f64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  tasks_20us_left();

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001b30:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  tasks_20us_left();
 8001b34:	f7ff ba18 	b.w	8000f68 <tasks_20us_left>
 8001b38:	20000738 	.word	0x20000738

08001b3c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8001b3e:	4805      	ldr	r0, [pc, #20]	@ (8001b54 <TIM6_DAC_IRQHandler+0x18>)
 8001b40:	f001 f96c 	bl	8002e1c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8001b44:	4804      	ldr	r0, [pc, #16]	@ (8001b58 <TIM6_DAC_IRQHandler+0x1c>)
 8001b46:	f003 fa0d 	bl	8004f64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  tasks_1ms();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  tasks_1ms();
 8001b4e:	f7ff b9c5 	b.w	8000edc <tasks_1ms>
 8001b52:	bf00      	nop
 8001b54:	20000588 	.word	0x20000588
 8001b58:	20000648 	.word	0x20000648

08001b5c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b5c:	4801      	ldr	r0, [pc, #4]	@ (8001b64 <DMA2_Stream0_IRQHandler+0x8>)
 8001b5e:	f001 ba99 	b.w	8003094 <HAL_DMA_IRQHandler>
 8001b62:	bf00      	nop
 8001b64:	20000424 	.word	0x20000424

08001b68 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001b68:	4801      	ldr	r0, [pc, #4]	@ (8001b70 <DMA2_Stream1_IRQHandler+0x8>)
 8001b6a:	f001 ba93 	b.w	8003094 <HAL_DMA_IRQHandler>
 8001b6e:	bf00      	nop
 8001b70:	20000364 	.word	0x20000364

08001b74 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001b74:	4801      	ldr	r0, [pc, #4]	@ (8001b7c <DMA2_Stream2_IRQHandler+0x8>)
 8001b76:	f001 ba8d 	b.w	8003094 <HAL_DMA_IRQHandler>
 8001b7a:	bf00      	nop
 8001b7c:	200003c4 	.word	0x200003c4

08001b80 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b80:	4a03      	ldr	r2, [pc, #12]	@ (8001b90 <SystemInit+0x10>)
 8001b82:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001b86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b8a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b94:	b500      	push	{lr}

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b96:	2300      	movs	r3, #0
{
 8001b98:	b089      	sub	sp, #36	@ 0x24
  TIM_IC_InitTypeDef sConfigIC = {0};

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b9a:	4820      	ldr	r0, [pc, #128]	@ (8001c1c <MX_TIM2_Init+0x88>)
 8001b9c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
  htim2.Init.Prescaler = 0;
 8001ba0:	f04f 32ff 	mov.w	r2, #4294967295
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba4:	9301      	str	r3, [sp, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ba6:	9304      	str	r3, [sp, #16]
  htim2.Init.Prescaler = 0;
 8001ba8:	6103      	str	r3, [r0, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001baa:	6183      	str	r3, [r0, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bac:	9307      	str	r3, [sp, #28]
  htim2.Init.Prescaler = 0;
 8001bae:	e9c0 1300 	strd	r1, r3, [r0]
 8001bb2:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bba:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001bbe:	f002 fd03 	bl	80045c8 <HAL_TIM_IC_Init>
 8001bc2:	b9e8      	cbnz	r0, 8001c00 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bc4:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc6:	a901      	add	r1, sp, #4
 8001bc8:	4814      	ldr	r0, [pc, #80]	@ (8001c1c <MX_TIM2_Init+0x88>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bca:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bcc:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bce:	f003 fa81 	bl	80050d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bd2:	bb00      	cbnz	r0, 8001c16 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2300      	movs	r3, #0
 8001bdc:	e9cd 0104 	strd	r0, r1, [sp, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001be0:	a904      	add	r1, sp, #16
 8001be2:	480e      	ldr	r0, [pc, #56]	@ (8001c1c <MX_TIM2_Init+0x88>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001be4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001be8:	f002 feb4 	bl	8004954 <HAL_TIM_IC_ConfigChannel>
 8001bec:	b980      	cbnz	r0, 8001c10 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001bee:	2208      	movs	r2, #8
 8001bf0:	a904      	add	r1, sp, #16
 8001bf2:	480a      	ldr	r0, [pc, #40]	@ (8001c1c <MX_TIM2_Init+0x88>)
 8001bf4:	f002 feae 	bl	8004954 <HAL_TIM_IC_ConfigChannel>
 8001bf8:	b928      	cbnz	r0, 8001c06 <MX_TIM2_Init+0x72>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bfa:	b009      	add	sp, #36	@ 0x24
 8001bfc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c00:	f7ff ff5a 	bl	8001ab8 <Error_Handler>
 8001c04:	e7de      	b.n	8001bc4 <MX_TIM2_Init+0x30>
    Error_Handler();
 8001c06:	f7ff ff57 	bl	8001ab8 <Error_Handler>
}
 8001c0a:	b009      	add	sp, #36	@ 0x24
 8001c0c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c10:	f7ff ff52 	bl	8001ab8 <Error_Handler>
 8001c14:	e7eb      	b.n	8001bee <MX_TIM2_Init+0x5a>
    Error_Handler();
 8001c16:	f7ff ff4f 	bl	8001ab8 <Error_Handler>
 8001c1a:	e7db      	b.n	8001bd4 <MX_TIM2_Init+0x40>
 8001c1c:	200006e8 	.word	0x200006e8

08001c20 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c20:	b500      	push	{lr}

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c22:	2300      	movs	r3, #0
{
 8001c24:	b089      	sub	sp, #36	@ 0x24
  TIM_IC_InitTypeDef sConfigIC = {0};

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c26:	4820      	ldr	r0, [pc, #128]	@ (8001ca8 <MX_TIM4_Init+0x88>)
  htim4.Init.Prescaler = 0;
 8001c28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
  htim4.Instance = TIM4;
 8001c2c:	491f      	ldr	r1, [pc, #124]	@ (8001cac <MX_TIM4_Init+0x8c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c2e:	9301      	str	r3, [sp, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c30:	9304      	str	r3, [sp, #16]
  htim4.Init.Prescaler = 0;
 8001c32:	6103      	str	r3, [r0, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 65535;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c34:	6183      	str	r3, [r0, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c36:	9307      	str	r3, [sp, #28]
  htim4.Init.Prescaler = 0;
 8001c38:	e9c0 1300 	strd	r1, r3, [r0]
 8001c3c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c40:	e9cd 3302 	strd	r3, r3, [sp, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c44:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001c48:	f002 fcbe 	bl	80045c8 <HAL_TIM_IC_Init>
 8001c4c:	b9e8      	cbnz	r0, 8001c8a <MX_TIM4_Init+0x6a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c50:	a901      	add	r1, sp, #4
 8001c52:	4815      	ldr	r0, [pc, #84]	@ (8001ca8 <MX_TIM4_Init+0x88>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c54:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c56:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c58:	f003 fa3c 	bl	80050d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c5c:	bb00      	cbnz	r0, 8001ca0 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c5e:	2000      	movs	r0, #0
 8001c60:	2101      	movs	r1, #1
 8001c62:	2200      	movs	r2, #0
 8001c64:	2300      	movs	r3, #0
 8001c66:	e9cd 0104 	strd	r0, r1, [sp, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
  sConfigIC.ICFilter = 0;
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c6a:	a904      	add	r1, sp, #16
 8001c6c:	480e      	ldr	r0, [pc, #56]	@ (8001ca8 <MX_TIM4_Init+0x88>)
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c6e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c72:	f002 fe6f 	bl	8004954 <HAL_TIM_IC_ConfigChannel>
 8001c76:	b980      	cbnz	r0, 8001c9a <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001c78:	2208      	movs	r2, #8
 8001c7a:	a904      	add	r1, sp, #16
 8001c7c:	480a      	ldr	r0, [pc, #40]	@ (8001ca8 <MX_TIM4_Init+0x88>)
 8001c7e:	f002 fe69 	bl	8004954 <HAL_TIM_IC_ConfigChannel>
 8001c82:	b928      	cbnz	r0, 8001c90 <MX_TIM4_Init+0x70>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c84:	b009      	add	sp, #36	@ 0x24
 8001c86:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c8a:	f7ff ff15 	bl	8001ab8 <Error_Handler>
 8001c8e:	e7de      	b.n	8001c4e <MX_TIM4_Init+0x2e>
    Error_Handler();
 8001c90:	f7ff ff12 	bl	8001ab8 <Error_Handler>
}
 8001c94:	b009      	add	sp, #36	@ 0x24
 8001c96:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001c9a:	f7ff ff0d 	bl	8001ab8 <Error_Handler>
 8001c9e:	e7eb      	b.n	8001c78 <MX_TIM4_Init+0x58>
    Error_Handler();
 8001ca0:	f7ff ff0a 	bl	8001ab8 <Error_Handler>
 8001ca4:	e7db      	b.n	8001c5e <MX_TIM4_Init+0x3e>
 8001ca6:	bf00      	nop
 8001ca8:	20000698 	.word	0x20000698
 8001cac:	40000800 	.word	0x40000800

08001cb0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001cb0:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001cb2:	4812      	ldr	r0, [pc, #72]	@ (8001cfc <MX_TIM6_Init+0x4c>)
  htim6.Init.Prescaler = 1;
 8001cb4:	2201      	movs	r2, #1
  htim6.Instance = TIM6;
 8001cb6:	4c12      	ldr	r4, [pc, #72]	@ (8001d00 <MX_TIM6_Init+0x50>)
{
 8001cb8:	b084      	sub	sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cba:	2300      	movs	r3, #0
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 53999;
 8001cbc:	f24d 21ef 	movw	r1, #53999	@ 0xd2ef
  htim6.Init.Prescaler = 1;
 8001cc0:	e9c0 4200 	strd	r4, r2, [r0]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cc4:	2280      	movs	r2, #128	@ 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc6:	9301      	str	r3, [sp, #4]
  htim6.Init.Period = 53999;
 8001cc8:	e9c0 3102 	strd	r3, r1, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ccc:	6182      	str	r2, [r0, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cce:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001cd2:	f002 fa61 	bl	8004198 <HAL_TIM_Base_Init>
 8001cd6:	b950      	cbnz	r0, 8001cee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001cd8:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cda:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001cdc:	a901      	add	r1, sp, #4
 8001cde:	4807      	ldr	r0, [pc, #28]	@ (8001cfc <MX_TIM6_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ce0:	9201      	str	r2, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce2:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ce4:	f003 f9f6 	bl	80050d4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce8:	b920      	cbnz	r0, 8001cf4 <MX_TIM6_Init+0x44>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001cea:	b004      	add	sp, #16
 8001cec:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001cee:	f7ff fee3 	bl	8001ab8 <Error_Handler>
 8001cf2:	e7f1      	b.n	8001cd8 <MX_TIM6_Init+0x28>
    Error_Handler();
 8001cf4:	f7ff fee0 	bl	8001ab8 <Error_Handler>
}
 8001cf8:	b004      	add	sp, #16
 8001cfa:	bd10      	pop	{r4, pc}
 8001cfc:	20000648 	.word	0x20000648
 8001d00:	40001000 	.word	0x40001000

08001d04 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 8001d04:	4a21      	ldr	r2, [pc, #132]	@ (8001d8c <HAL_TIM_Base_MspInit+0x88>)
 8001d06:	6803      	ldr	r3, [r0, #0]
 8001d08:	4293      	cmp	r3, r2
{
 8001d0a:	b510      	push	{r4, lr}
 8001d0c:	b084      	sub	sp, #16
  if(tim_baseHandle->Instance==TIM1)
 8001d0e:	d013      	beq.n	8001d38 <HAL_TIM_Base_MspInit+0x34>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM6)
 8001d10:	4a1f      	ldr	r2, [pc, #124]	@ (8001d90 <HAL_TIM_Base_MspInit+0x8c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d025      	beq.n	8001d62 <HAL_TIM_Base_MspInit+0x5e>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 8001d16:	4a1f      	ldr	r2, [pc, #124]	@ (8001d94 <HAL_TIM_Base_MspInit+0x90>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d001      	beq.n	8001d20 <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001d1c:	b004      	add	sp, #16
 8001d1e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d20:	4b1d      	ldr	r3, [pc, #116]	@ (8001d98 <HAL_TIM_Base_MspInit+0x94>)
 8001d22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d24:	f042 0202 	orr.w	r2, r2, #2
 8001d28:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	9303      	str	r3, [sp, #12]
 8001d32:	9b03      	ldr	r3, [sp, #12]
}
 8001d34:	b004      	add	sp, #16
 8001d36:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d38:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <HAL_TIM_Base_MspInit+0x94>)
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2019      	movs	r0, #25
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d3e:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001d40:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d42:	f044 0401 	orr.w	r4, r4, #1
 8001d46:	645c      	str	r4, [r3, #68]	@ 0x44
 8001d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001d52:	f000 ffeb 	bl	8002d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d56:	2019      	movs	r0, #25
}
 8001d58:	b004      	add	sp, #16
 8001d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d5e:	f001 b821 	b.w	8002da4 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_TIM_Base_MspInit+0x94>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d64:	2200      	movs	r2, #0
 8001d66:	2036      	movs	r0, #54	@ 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d68:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d6a:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001d6c:	f044 0410 	orr.w	r4, r4, #16
 8001d70:	641c      	str	r4, [r3, #64]	@ 0x40
 8001d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	9302      	str	r3, [sp, #8]
 8001d7a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d7c:	f000 ffd6 	bl	8002d2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d80:	2036      	movs	r0, #54	@ 0x36
}
 8001d82:	b004      	add	sp, #16
 8001d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d88:	f001 b80c 	b.w	8002da4 <HAL_NVIC_EnableIRQ>
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	40001000 	.word	0x40001000
 8001d94:	40010400 	.word	0x40010400
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	00000000 	.word	0x00000000

08001da0 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(tim_icHandle->Instance==TIM2)
 8001da0:	6803      	ldr	r3, [r0, #0]
{
 8001da2:	b530      	push	{r4, r5, lr}
  if(tim_icHandle->Instance==TIM2)
 8001da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
{
 8001da8:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f04f 0400 	mov.w	r4, #0
 8001dae:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001db2:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8001db6:	940a      	str	r4, [sp, #40]	@ 0x28
  if(tim_icHandle->Instance==TIM2)
 8001db8:	d004      	beq.n	8001dc4 <HAL_TIM_IC_MspInit+0x24>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_icHandle->Instance==TIM4)
 8001dba:	4a2f      	ldr	r2, [pc, #188]	@ (8001e78 <HAL_TIM_IC_MspInit+0xd8>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d037      	beq.n	8001e30 <HAL_TIM_IC_MspInit+0x90>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001dc0:	b00d      	add	sp, #52	@ 0x34
 8001dc2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dc4:	f503 330e 	add.w	r3, r3, #145408	@ 0x23800
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dc8:	2501      	movs	r5, #1
    HAL_GPIO_Init(B_R_GPIO_Port, &GPIO_InitStruct);
 8001dca:	482c      	ldr	r0, [pc, #176]	@ (8001e7c <HAL_TIM_IC_MspInit+0xdc>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dce:	f042 0201 	orr.w	r2, r2, #1
 8001dd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dd6:	f002 0201 	and.w	r2, r2, #1
 8001dda:	9201      	str	r2, [sp, #4]
 8001ddc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001de0:	f042 0202 	orr.w	r2, r2, #2
 8001de4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001de6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001de8:	f002 0202 	and.w	r2, r2, #2
 8001dec:	9202      	str	r2, [sp, #8]
 8001dee:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001df2:	f042 0201 	orr.w	r2, r2, #1
 8001df6:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = B_R_Pin;
 8001df8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dfe:	950a      	str	r5, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = B_R_Pin;
 8001e06:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e08:	9903      	ldr	r1, [sp, #12]
    HAL_GPIO_Init(B_R_GPIO_Port, &GPIO_InitStruct);
 8001e0a:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = B_R_Pin;
 8001e0c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(B_R_GPIO_Port, &GPIO_InitStruct);
 8001e10:	f001 fa14 	bl	800323c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = A_R_Pin;
 8001e14:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
    HAL_GPIO_Init(A_R_GPIO_Port, &GPIO_InitStruct);
 8001e1a:	a906      	add	r1, sp, #24
 8001e1c:	4818      	ldr	r0, [pc, #96]	@ (8001e80 <HAL_TIM_IC_MspInit+0xe0>)
    GPIO_InitStruct.Pin = A_R_Pin;
 8001e1e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	e9cd 3407 	strd	r3, r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e24:	e9cd 4509 	strd	r4, r5, [sp, #36]	@ 0x24
    HAL_GPIO_Init(A_R_GPIO_Port, &GPIO_InitStruct);
 8001e28:	f001 fa08 	bl	800323c <HAL_GPIO_Init>
}
 8001e2c:	b00d      	add	sp, #52	@ 0x34
 8001e2e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e30:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <HAL_TIM_IC_MspInit+0xe4>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e32:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e34:	a906      	add	r1, sp, #24
 8001e36:	4814      	ldr	r0, [pc, #80]	@ (8001e88 <HAL_TIM_IC_MspInit+0xe8>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e3a:	f042 0204 	orr.w	r2, r2, #4
 8001e3e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e42:	f002 0204 	and.w	r2, r2, #4
 8001e46:	9204      	str	r2, [sp, #16]
 8001e48:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e4c:	f042 0208 	orr.w	r2, r2, #8
 8001e50:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e54:	940a      	str	r4, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e56:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = A_L_Pin|B_L_Pin;
 8001e5a:	ed9f 7b05 	vldr	d7, [pc, #20]	@ 8001e70 <HAL_TIM_IC_MspInit+0xd0>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e5e:	9305      	str	r3, [sp, #20]
 8001e60:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = A_L_Pin|B_L_Pin;
 8001e62:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e66:	f001 f9e9 	bl	800323c <HAL_GPIO_Init>
}
 8001e6a:	b00d      	add	sp, #52	@ 0x34
 8001e6c:	bd30      	pop	{r4, r5, pc}
 8001e6e:	bf00      	nop
 8001e70:	00005000 	.word	0x00005000
 8001e74:	00000002 	.word	0x00000002
 8001e78:	40000800 	.word	0x40000800
 8001e7c:	40020400 	.word	0x40020400
 8001e80:	40020000 	.word	0x40020000
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020c00 	.word	0x40020c00
 8001e8c:	00000000 	.word	0x00000000

08001e90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8001e90:	4a35      	ldr	r2, [pc, #212]	@ (8001f68 <HAL_TIM_MspPostInit+0xd8>)
 8001e92:	6803      	ldr	r3, [r0, #0]
{
 8001e94:	b570      	push	{r4, r5, r6, lr}
  if(timHandle->Instance==TIM1)
 8001e96:	4293      	cmp	r3, r2
{
 8001e98:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9a:	f04f 0400 	mov.w	r4, #0
 8001e9e:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001ea2:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001ea6:	9408      	str	r4, [sp, #32]
  if(timHandle->Instance==TIM1)
 8001ea8:	d004      	beq.n	8001eb4 <HAL_TIM_MspPostInit+0x24>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8001eaa:	4a30      	ldr	r2, [pc, #192]	@ (8001f6c <HAL_TIM_MspPostInit+0xdc>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d017      	beq.n	8001ee0 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001eb0:	b00a      	add	sp, #40	@ 0x28
 8001eb2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8001f70 <HAL_TIM_MspPostInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001eb6:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eb8:	a904      	add	r1, sp, #16
 8001eba:	482e      	ldr	r0, [pc, #184]	@ (8001f74 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ebc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ebe:	f042 0210 	orr.w	r2, r2, #16
 8001ec2:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ec6:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ec8:	f003 0310 	and.w	r3, r3, #16
    GPIO_InitStruct.Pin = PWM1_L_Pin|PWM2_L_Pin|PWM3_L_Pin|PWM4_L_Pin
 8001ecc:	ed9f 7b24 	vldr	d7, [pc, #144]	@ 8001f60 <HAL_TIM_MspPostInit+0xd0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PWM1_L_Pin|PWM2_L_Pin|PWM3_L_Pin|PWM4_L_Pin
 8001ed4:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ed8:	f001 f9b0 	bl	800323c <HAL_GPIO_Init>
}
 8001edc:	b00a      	add	sp, #40	@ 0x28
 8001ede:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee0:	4b23      	ldr	r3, [pc, #140]	@ (8001f70 <HAL_TIM_MspPostInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ee2:	2503      	movs	r5, #3
    HAL_GPIO_Init(PWM1_R_GPIO_Port, &GPIO_InitStruct);
 8001ee4:	4824      	ldr	r0, [pc, #144]	@ (8001f78 <HAL_TIM_MspPostInit+0xe8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2602      	movs	r6, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eea:	f042 0201 	orr.w	r2, r2, #1
 8001eee:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ef0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ef2:	f002 0201 	and.w	r2, r2, #1
 8001ef6:	9201      	str	r2, [sp, #4]
 8001ef8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001efc:	f042 0202 	orr.w	r2, r2, #2
 8001f00:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f04:	f002 0202 	and.w	r2, r2, #2
 8001f08:	9202      	str	r2, [sp, #8]
 8001f0a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f0e:	f042 0204 	orr.w	r2, r2, #4
 8001f12:	631a      	str	r2, [r3, #48]	@ 0x30
    GPIO_InitStruct.Pin = PWM1_R_Pin;
 8001f14:	2220      	movs	r2, #32
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f18:	9508      	str	r5, [sp, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f1a:	f003 0304 	and.w	r3, r3, #4
 8001f1e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = PWM1_R_Pin;
 8001f20:	2302      	movs	r3, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f22:	9903      	ldr	r1, [sp, #12]
    HAL_GPIO_Init(PWM1_R_GPIO_Port, &GPIO_InitStruct);
 8001f24:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = PWM1_R_Pin;
 8001f26:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(PWM1_R_GPIO_Port, &GPIO_InitStruct);
 8001f2a:	f001 f987 	bl	800323c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM3_R_Pin|PWM5_R_Pin;
 8001f2e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f32:	a904      	add	r1, sp, #16
 8001f34:	4811      	ldr	r0, [pc, #68]	@ (8001f7c <HAL_TIM_MspPostInit+0xec>)
    GPIO_InitStruct.Pin = PWM3_R_Pin|PWM5_R_Pin;
 8001f36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f3a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	e9cd 6405 	strd	r6, r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	f001 f97c 	bl	800323c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM2_R_Pin|PWM4_R_Pin|PWM6_R_Pin;
 8001f44:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f48:	a904      	add	r1, sp, #16
 8001f4a:	480d      	ldr	r0, [pc, #52]	@ (8001f80 <HAL_TIM_MspPostInit+0xf0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4c:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Pin = PWM2_R_Pin|PWM4_R_Pin|PWM6_R_Pin;
 8001f4e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f50:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	e9cd 4406 	strd	r4, r4, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f56:	f001 f971 	bl	800323c <HAL_GPIO_Init>
}
 8001f5a:	b00a      	add	sp, #40	@ 0x28
 8001f5c:	bd70      	pop	{r4, r5, r6, pc}
 8001f5e:	bf00      	nop
 8001f60:	00003f00 	.word	0x00003f00
 8001f64:	00000002 	.word	0x00000002
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	40010400 	.word	0x40010400
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40020000 	.word	0x40020000
 8001f7c:	40020400 	.word	0x40020400
 8001f80:	40020800 	.word	0x40020800
 8001f84:	00000000 	.word	0x00000000

08001f88 <MX_TIM1_Init>:
{
 8001f88:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f8a:	2400      	movs	r4, #0
{
 8001f8c:	b09c      	sub	sp, #112	@ 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f8e:	222c      	movs	r2, #44	@ 0x2c
 8001f90:	4621      	mov	r1, r4
 8001f92:	a810      	add	r0, sp, #64	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f94:	9404      	str	r4, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f96:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f98:	9408      	str	r4, [sp, #32]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9a:	9407      	str	r4, [sp, #28]
 8001f9c:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa0:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fa4:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8001fa8:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8001fac:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fb0:	f003 f936 	bl	8005220 <memset>
  htim1.Instance = TIM1;
 8001fb4:	4848      	ldr	r0, [pc, #288]	@ (80020d8 <MX_TIM1_Init+0x150>)
  htim1.Init.RepetitionCounter = 1;
 8001fb6:	2380      	movs	r3, #128	@ 0x80
 8001fb8:	2201      	movs	r2, #1
  htim1.Init.Prescaler = 0;
 8001fba:	6044      	str	r4, [r0, #4]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbc:	6104      	str	r4, [r0, #16]
  htim1.Init.Period = (216000000*TS)/2;
 8001fbe:	2420      	movs	r4, #32
  htim1.Init.RepetitionCounter = 1;
 8001fc0:	e9c0 2305 	strd	r2, r3, [r0, #20]
  htim1.Instance = TIM1;
 8001fc4:	4b45      	ldr	r3, [pc, #276]	@ (80020dc <MX_TIM1_Init+0x154>)
 8001fc6:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = (216000000*TS)/2;
 8001fc8:	f44f 6307 	mov.w	r3, #2160	@ 0x870
 8001fcc:	e9c0 4302 	strd	r4, r3, [r0, #8]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fd0:	f002 f8e2 	bl	8004198 <HAL_TIM_Base_Init>
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	d15c      	bne.n	8002092 <MX_TIM1_Init+0x10a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fdc:	a904      	add	r1, sp, #16
 8001fde:	483e      	ldr	r0, [pc, #248]	@ (80020d8 <MX_TIM1_Init+0x150>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe0:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fe2:	f002 ff0b 	bl	8004dfc <HAL_TIM_ConfigClockSource>
 8001fe6:	2800      	cmp	r0, #0
 8001fe8:	d16c      	bne.n	80020c4 <MX_TIM1_Init+0x13c>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fea:	483b      	ldr	r0, [pc, #236]	@ (80020d8 <MX_TIM1_Init+0x150>)
 8001fec:	f002 fa56 	bl	800449c <HAL_TIM_PWM_Init>
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	d164      	bne.n	80020be <MX_TIM1_Init+0x136>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ff8:	4669      	mov	r1, sp
 8001ffa:	4837      	ldr	r0, [pc, #220]	@ (80020d8 <MX_TIM1_Init+0x150>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ffc:	e9cd 2300 	strd	r2, r3, [sp]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002004:	f003 f866 	bl	80050d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002008:	2800      	cmp	r0, #0
 800200a:	d155      	bne.n	80020b8 <MX_TIM1_Init+0x130>
  sConfigOC.Pulse = 0;
 800200c:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200e:	2160      	movs	r1, #96	@ 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8002010:	2308      	movs	r3, #8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002012:	2000      	movs	r0, #0
  sConfigOC.Pulse = 0;
 8002014:	e9cd 1208 	strd	r1, r2, [sp, #32]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002018:	2100      	movs	r1, #0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800201a:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 800201e:	f44f 7300 	mov.w	r3, #512	@ 0x200
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002022:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002026:	a908      	add	r1, sp, #32
 8002028:	482b      	ldr	r0, [pc, #172]	@ (80020d8 <MX_TIM1_Init+0x150>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 800202a:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800202c:	f002 fd66 	bl	8004afc <HAL_TIM_PWM_ConfigChannel>
 8002030:	2800      	cmp	r0, #0
 8002032:	d13e      	bne.n	80020b2 <MX_TIM1_Init+0x12a>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002034:	2204      	movs	r2, #4
 8002036:	a908      	add	r1, sp, #32
 8002038:	4827      	ldr	r0, [pc, #156]	@ (80020d8 <MX_TIM1_Init+0x150>)
 800203a:	f002 fd5f 	bl	8004afc <HAL_TIM_PWM_ConfigChannel>
 800203e:	bba8      	cbnz	r0, 80020ac <MX_TIM1_Init+0x124>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002040:	2208      	movs	r2, #8
 8002042:	a908      	add	r1, sp, #32
 8002044:	4824      	ldr	r0, [pc, #144]	@ (80020d8 <MX_TIM1_Init+0x150>)
 8002046:	f002 fd59 	bl	8004afc <HAL_TIM_PWM_ConfigChannel>
 800204a:	bb60      	cbnz	r0, 80020a6 <MX_TIM1_Init+0x11e>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800204c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8002050:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8002054:	f44f 7480 	mov.w	r4, #256	@ 0x100
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002058:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800205a:	a910      	add	r1, sp, #64	@ 0x40
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800205c:	931a      	str	r3, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800205e:	e9cd 0210 	strd	r0, r2, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.DeadTime = DT*216000000;
 8002062:	2220      	movs	r2, #32
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002064:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002068:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80020d0 <MX_TIM1_Init+0x148>
  sBreakDeadTimeConfig.DeadTime = DT*216000000;
 800206c:	e9cd 4212 	strd	r4, r2, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8002070:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002074:	e9cd 3014 	strd	r3, r0, [sp, #80]	@ 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002078:	4817      	ldr	r0, [pc, #92]	@ (80020d8 <MX_TIM1_Init+0x150>)
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 800207a:	e9cd 3216 	strd	r3, r2, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800207e:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002082:	f003 f881 	bl	8005188 <HAL_TIMEx_ConfigBreakDeadTime>
 8002086:	b938      	cbnz	r0, 8002098 <MX_TIM1_Init+0x110>
  HAL_TIM_MspPostInit(&htim1);
 8002088:	4813      	ldr	r0, [pc, #76]	@ (80020d8 <MX_TIM1_Init+0x150>)
 800208a:	f7ff ff01 	bl	8001e90 <HAL_TIM_MspPostInit>
}
 800208e:	b01c      	add	sp, #112	@ 0x70
 8002090:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002092:	f7ff fd11 	bl	8001ab8 <Error_Handler>
 8002096:	e79f      	b.n	8001fd8 <MX_TIM1_Init+0x50>
    Error_Handler();
 8002098:	f7ff fd0e 	bl	8001ab8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800209c:	480e      	ldr	r0, [pc, #56]	@ (80020d8 <MX_TIM1_Init+0x150>)
 800209e:	f7ff fef7 	bl	8001e90 <HAL_TIM_MspPostInit>
}
 80020a2:	b01c      	add	sp, #112	@ 0x70
 80020a4:	bd10      	pop	{r4, pc}
    Error_Handler();
 80020a6:	f7ff fd07 	bl	8001ab8 <Error_Handler>
 80020aa:	e7cf      	b.n	800204c <MX_TIM1_Init+0xc4>
    Error_Handler();
 80020ac:	f7ff fd04 	bl	8001ab8 <Error_Handler>
 80020b0:	e7c6      	b.n	8002040 <MX_TIM1_Init+0xb8>
    Error_Handler();
 80020b2:	f7ff fd01 	bl	8001ab8 <Error_Handler>
 80020b6:	e7bd      	b.n	8002034 <MX_TIM1_Init+0xac>
    Error_Handler();
 80020b8:	f7ff fcfe 	bl	8001ab8 <Error_Handler>
 80020bc:	e7a6      	b.n	800200c <MX_TIM1_Init+0x84>
    Error_Handler();
 80020be:	f7ff fcfb 	bl	8001ab8 <Error_Handler>
 80020c2:	e797      	b.n	8001ff4 <MX_TIM1_Init+0x6c>
    Error_Handler();
 80020c4:	f7ff fcf8 	bl	8001ab8 <Error_Handler>
 80020c8:	e78f      	b.n	8001fea <MX_TIM1_Init+0x62>
 80020ca:	bf00      	nop
 80020cc:	f3af 8000 	nop.w
 80020d0:	02000000 	.word	0x02000000
 80020d4:	00000000 	.word	0x00000000
 80020d8:	20000738 	.word	0x20000738
 80020dc:	40010000 	.word	0x40010000

080020e0 <MX_TIM8_Init>:
{
 80020e0:	b510      	push	{r4, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e2:	2400      	movs	r4, #0
{
 80020e4:	b09c      	sub	sp, #112	@ 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020e6:	222c      	movs	r2, #44	@ 0x2c
 80020e8:	4621      	mov	r1, r4
 80020ea:	a810      	add	r0, sp, #64	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ec:	9404      	str	r4, [sp, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ee:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020f0:	9408      	str	r4, [sp, #32]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f2:	9407      	str	r4, [sp, #28]
 80020f4:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f8:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020fc:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8002100:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8002104:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002108:	f003 f88a 	bl	8005220 <memset>
  htim8.Instance = TIM8;
 800210c:	4844      	ldr	r0, [pc, #272]	@ (8002220 <MX_TIM8_Init+0x140>)
 800210e:	4b45      	ldr	r3, [pc, #276]	@ (8002224 <MX_TIM8_Init+0x144>)
  htim8.Init.RepetitionCounter = 0;
 8002110:	6184      	str	r4, [r0, #24]
  htim8.Instance = TIM8;
 8002112:	6003      	str	r3, [r0, #0]
  htim8.Init.Period = 65535;
 8002114:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002118:	e9c0 4401 	strd	r4, r4, [r0, #4]
  htim8.Init.RepetitionCounter = 0;
 800211c:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim8.Init.Period = 65535;
 8002120:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002122:	f002 f839 	bl	8004198 <HAL_TIM_Base_Init>
 8002126:	2800      	cmp	r0, #0
 8002128:	d157      	bne.n	80021da <MX_TIM8_Init+0xfa>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800212e:	a904      	add	r1, sp, #16
 8002130:	483b      	ldr	r0, [pc, #236]	@ (8002220 <MX_TIM8_Init+0x140>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002132:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002134:	f002 fe62 	bl	8004dfc <HAL_TIM_ConfigClockSource>
 8002138:	2800      	cmp	r0, #0
 800213a:	d16a      	bne.n	8002212 <MX_TIM8_Init+0x132>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800213c:	4838      	ldr	r0, [pc, #224]	@ (8002220 <MX_TIM8_Init+0x140>)
 800213e:	f002 f9ad 	bl	800449c <HAL_TIM_PWM_Init>
 8002142:	2800      	cmp	r0, #0
 8002144:	d162      	bne.n	800220c <MX_TIM8_Init+0x12c>
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8002146:	4836      	ldr	r0, [pc, #216]	@ (8002220 <MX_TIM8_Init+0x140>)
 8002148:	f002 f910 	bl	800436c <HAL_TIM_OC_Init>
 800214c:	2800      	cmp	r0, #0
 800214e:	d15a      	bne.n	8002206 <MX_TIM8_Init+0x126>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002150:	2300      	movs	r3, #0
 8002152:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002154:	4669      	mov	r1, sp
 8002156:	4832      	ldr	r0, [pc, #200]	@ (8002220 <MX_TIM8_Init+0x140>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002158:	e9cd 2300 	strd	r2, r3, [sp]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215c:	2300      	movs	r3, #0
 800215e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002160:	f002 ffb8 	bl	80050d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002164:	2800      	cmp	r0, #0
 8002166:	d14b      	bne.n	8002200 <MX_TIM8_Init+0x120>
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002168:	2000      	movs	r0, #0
 800216a:	2100      	movs	r1, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800216c:	2200      	movs	r2, #0
 800216e:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002170:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002174:	a908      	add	r1, sp, #32
 8002176:	482a      	ldr	r0, [pc, #168]	@ (8002220 <MX_TIM8_Init+0x140>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002178:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800217a:	e9cd 3208 	strd	r3, r2, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800217e:	e9cd 220a 	strd	r2, r2, [sp, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002182:	f002 fcbb 	bl	8004afc <HAL_TIM_PWM_ConfigChannel>
 8002186:	2800      	cmp	r0, #0
 8002188:	d137      	bne.n	80021fa <MX_TIM8_Init+0x11a>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800218a:	2204      	movs	r2, #4
 800218c:	a908      	add	r1, sp, #32
 800218e:	4824      	ldr	r0, [pc, #144]	@ (8002220 <MX_TIM8_Init+0x140>)
 8002190:	f002 fcb4 	bl	8004afc <HAL_TIM_PWM_ConfigChannel>
 8002194:	bb70      	cbnz	r0, 80021f4 <MX_TIM8_Init+0x114>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002196:	2300      	movs	r3, #0
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002198:	2208      	movs	r2, #8
 800219a:	a908      	add	r1, sp, #32
 800219c:	4820      	ldr	r0, [pc, #128]	@ (8002220 <MX_TIM8_Init+0x140>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800219e:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021a0:	f002 faa8 	bl	80046f4 <HAL_TIM_OC_ConfigChannel>
 80021a4:	bb18      	cbnz	r0, 80021ee <MX_TIM8_Init+0x10e>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021a6:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80021ac:	a910      	add	r1, sp, #64	@ 0x40
 80021ae:	481c      	ldr	r0, [pc, #112]	@ (8002220 <MX_TIM8_Init+0x140>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021b0:	931a      	str	r3, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021b2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8002218 <MX_TIM8_Init+0x138>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021b6:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 80021ba:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021be:	e9cd 3214 	strd	r3, r2, [sp, #80]	@ 0x50
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021c2:	e9cd 3316 	strd	r3, r3, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021c6:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80021ca:	f002 ffdd 	bl	8005188 <HAL_TIMEx_ConfigBreakDeadTime>
 80021ce:	b938      	cbnz	r0, 80021e0 <MX_TIM8_Init+0x100>
  HAL_TIM_MspPostInit(&htim8);
 80021d0:	4813      	ldr	r0, [pc, #76]	@ (8002220 <MX_TIM8_Init+0x140>)
 80021d2:	f7ff fe5d 	bl	8001e90 <HAL_TIM_MspPostInit>
}
 80021d6:	b01c      	add	sp, #112	@ 0x70
 80021d8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80021da:	f7ff fc6d 	bl	8001ab8 <Error_Handler>
 80021de:	e7a4      	b.n	800212a <MX_TIM8_Init+0x4a>
    Error_Handler();
 80021e0:	f7ff fc6a 	bl	8001ab8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 80021e4:	480e      	ldr	r0, [pc, #56]	@ (8002220 <MX_TIM8_Init+0x140>)
 80021e6:	f7ff fe53 	bl	8001e90 <HAL_TIM_MspPostInit>
}
 80021ea:	b01c      	add	sp, #112	@ 0x70
 80021ec:	bd10      	pop	{r4, pc}
    Error_Handler();
 80021ee:	f7ff fc63 	bl	8001ab8 <Error_Handler>
 80021f2:	e7d8      	b.n	80021a6 <MX_TIM8_Init+0xc6>
    Error_Handler();
 80021f4:	f7ff fc60 	bl	8001ab8 <Error_Handler>
 80021f8:	e7cd      	b.n	8002196 <MX_TIM8_Init+0xb6>
    Error_Handler();
 80021fa:	f7ff fc5d 	bl	8001ab8 <Error_Handler>
 80021fe:	e7c4      	b.n	800218a <MX_TIM8_Init+0xaa>
    Error_Handler();
 8002200:	f7ff fc5a 	bl	8001ab8 <Error_Handler>
 8002204:	e7b0      	b.n	8002168 <MX_TIM8_Init+0x88>
    Error_Handler();
 8002206:	f7ff fc57 	bl	8001ab8 <Error_Handler>
 800220a:	e7a1      	b.n	8002150 <MX_TIM8_Init+0x70>
    Error_Handler();
 800220c:	f7ff fc54 	bl	8001ab8 <Error_Handler>
 8002210:	e799      	b.n	8002146 <MX_TIM8_Init+0x66>
    Error_Handler();
 8002212:	f7ff fc51 	bl	8001ab8 <Error_Handler>
 8002216:	e791      	b.n	800213c <MX_TIM8_Init+0x5c>
 8002218:	02000000 	.word	0x02000000
 800221c:	00000000 	.word	0x00000000
 8002220:	200005f8 	.word	0x200005f8
 8002224:	40010400 	.word	0x40010400

08002228 <MX_USB_OTG_FS_USB_Init>:
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop

0800222c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002264 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002230:	480d      	ldr	r0, [pc, #52]	@ (8002268 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002232:	490e      	ldr	r1, [pc, #56]	@ (800226c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002234:	4a0e      	ldr	r2, [pc, #56]	@ (8002270 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0b      	ldr	r2, [pc, #44]	@ (8002274 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002248:	4c0b      	ldr	r4, [pc, #44]	@ (8002278 <LoopFillZerobss+0x26>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002256:	f7ff fc93 	bl	8001b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800225a:	f002 ffef 	bl	800523c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225e:	f7ff fbaf 	bl	80019c0 <main>
  bx  lr    
 8002262:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002264:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8002270:	0800dc30 	.word	0x0800dc30
  ldr r2, =_sbss
 8002274:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8002278:	200008c0 	.word	0x200008c0

0800227c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800227c:	e7fe      	b.n	800227c <ADC_IRQHandler>
	...

08002280 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002280:	490e      	ldr	r1, [pc, #56]	@ (80022bc <HAL_InitTick+0x3c>)
 8002282:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002286:	4a0e      	ldr	r2, [pc, #56]	@ (80022c0 <HAL_InitTick+0x40>)
{
 8002288:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800228a:	7809      	ldrb	r1, [r1, #0]
{
 800228c:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	fbb3 f3f1 	udiv	r3, r3, r1
 8002294:	fbb2 f0f3 	udiv	r0, r2, r3
 8002298:	f000 fd92 	bl	8002dc0 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800229c:	b908      	cbnz	r0, 80022a2 <HAL_InitTick+0x22>
 800229e:	2c0f      	cmp	r4, #15
 80022a0:	d901      	bls.n	80022a6 <HAL_InitTick+0x26>
    return HAL_ERROR;
 80022a2:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80022a4:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022a6:	2200      	movs	r2, #0
 80022a8:	4621      	mov	r1, r4
 80022aa:	f04f 30ff 	mov.w	r0, #4294967295
 80022ae:	f000 fd3d 	bl	8002d2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022b2:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <HAL_InitTick+0x44>)
 80022b4:	2000      	movs	r0, #0
 80022b6:	601c      	str	r4, [r3, #0]
}
 80022b8:	bd10      	pop	{r4, pc}
 80022ba:	bf00      	nop
 80022bc:	200000a8 	.word	0x200000a8
 80022c0:	200000a4 	.word	0x200000a4
 80022c4:	200000ac 	.word	0x200000ac

080022c8 <HAL_Init>:
{
 80022c8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022ca:	2003      	movs	r0, #3
 80022cc:	f000 fd1c 	bl	8002d08 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80022d0:	200f      	movs	r0, #15
 80022d2:	f7ff ffd5 	bl	8002280 <HAL_InitTick>
  HAL_MspInit();
 80022d6:	f7ff fbf1 	bl	8001abc <HAL_MspInit>
}
 80022da:	2000      	movs	r0, #0
 80022dc:	bd08      	pop	{r3, pc}
 80022de:	bf00      	nop

080022e0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80022e0:	4a03      	ldr	r2, [pc, #12]	@ (80022f0 <HAL_IncTick+0x10>)
 80022e2:	4b04      	ldr	r3, [pc, #16]	@ (80022f4 <HAL_IncTick+0x14>)
 80022e4:	6811      	ldr	r1, [r2, #0]
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	440b      	add	r3, r1
 80022ea:	6013      	str	r3, [r2, #0]
}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	20000784 	.word	0x20000784
 80022f4:	200000a8 	.word	0x200000a8

080022f8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80022f8:	4b01      	ldr	r3, [pc, #4]	@ (8002300 <HAL_GetTick+0x8>)
 80022fa:	6818      	ldr	r0, [r3, #0]
}
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	20000784 	.word	0x20000784

08002304 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002304:	2800      	cmp	r0, #0
 8002306:	f000 809d 	beq.w	8002444 <HAL_ADC_Init+0x140>
{
 800230a:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800230c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800230e:	4604      	mov	r4, r0
 8002310:	b13d      	cbz	r5, 8002322 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002312:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002314:	06db      	lsls	r3, r3, #27
 8002316:	d50c      	bpl.n	8002332 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002318:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 800231a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800231c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 8002320:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8002322:	f7fe ffb5 	bl	8001290 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002326:	6465      	str	r5, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002328:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    hadc->Lock = HAL_UNLOCKED;
 800232a:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800232e:	06db      	lsls	r3, r3, #27
 8002330:	d4f2      	bmi.n	8002318 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8002332:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002334:	4b47      	ldr	r3, [pc, #284]	@ (8002454 <HAL_ADC_Init+0x150>)
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002336:	4a48      	ldr	r2, [pc, #288]	@ (8002458 <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 8002338:	400b      	ands	r3, r1
 800233a:	f043 0302 	orr.w	r3, r3, #2
 800233e:	6423      	str	r3, [r4, #64]	@ 0x40
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002340:	6851      	ldr	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002342:	6823      	ldr	r3, [r4, #0]
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002344:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 8002348:	6051      	str	r1, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800234a:	6850      	ldr	r0, [r2, #4]
 800234c:	6861      	ldr	r1, [r4, #4]
 800234e:	4308      	orrs	r0, r1
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002350:	4942      	ldr	r1, [pc, #264]	@ (800245c <HAL_ADC_Init+0x158>)
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002352:	6050      	str	r0, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002354:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002356:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002358:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800235c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002364:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002366:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800236e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	4302      	orrs	r2, r0
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002374:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002376:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002378:	689a      	ldr	r2, [r3, #8]
 800237a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800237e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002380:	689a      	ldr	r2, [r3, #8]
 8002382:	4302      	orrs	r2, r0
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002384:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002386:	4288      	cmp	r0, r1
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002388:	609a      	str	r2, [r3, #8]
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800238a:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800238c:	d052      	beq.n	8002434 <HAL_ADC_Init+0x130>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800238e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002392:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	4310      	orrs	r0, r2
 800239a:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023aa:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023ac:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ae:	f022 0202 	bic.w	r2, r2, #2
 80023b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80023ba:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023bc:	f894 2020 	ldrb.w	r2, [r4, #32]
 80023c0:	2a00      	cmp	r2, #0
 80023c2:	d041      	beq.n	8002448 <HAL_ADC_Init+0x144>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023c4:	6858      	ldr	r0, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023c6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023c8:	f440 6000 	orr.w	r0, r0, #2048	@ 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023cc:	1e51      	subs	r1, r2, #1
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023ce:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80023de:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023e0:	6add      	ldr	r5, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023e2:	69e2      	ldr	r2, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023e4:	f425 0570 	bic.w	r5, r5, #15728640	@ 0xf00000
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023e8:	6960      	ldr	r0, [r4, #20]
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023ea:	1e51      	subs	r1, r2, #1
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023ec:	62dd      	str	r5, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f0:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80023f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023fc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023fe:	689a      	ldr	r2, [r3, #8]
 8002400:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8002404:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
    ADC_CLEAR_ERRORCODE(hadc);
 8002408:	2100      	movs	r1, #0
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800240a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002412:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002414:	689a      	ldr	r2, [r3, #8]
 8002416:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241a:	4608      	mov	r0, r1
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800241c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800241e:	6461      	str	r1, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002420:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	f043 0301 	orr.w	r3, r3, #1
 800242a:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 800242c:	2300      	movs	r3, #0
 800242e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002432:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002434:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002438:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002440:	609a      	str	r2, [r3, #8]
 8002442:	e7b2      	b.n	80023aa <HAL_ADC_Init+0xa6>
    return HAL_ERROR;
 8002444:	2001      	movs	r0, #1
}
 8002446:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	e7c6      	b.n	80023e0 <HAL_ADC_Init+0xdc>
 8002452:	bf00      	nop
 8002454:	ffffeefd 	.word	0xffffeefd
 8002458:	40012300 	.word	0x40012300
 800245c:	0f000001 	.word	0x0f000001

08002460 <HAL_ADC_Start_DMA>:
{
 8002460:	b570      	push	{r4, r5, r6, lr}
 8002462:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8002464:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
{
 8002468:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 800246a:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 800246c:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0;
 800246e:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002470:	f000 8085 	beq.w	800257e <HAL_ADC_Start_DMA+0x11e>
 8002474:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002476:	682e      	ldr	r6, [r5, #0]
  __HAL_LOCK(hadc);
 8002478:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800247c:	68b3      	ldr	r3, [r6, #8]
 800247e:	07dc      	lsls	r4, r3, #31
 8002480:	d414      	bmi.n	80024ac <HAL_ADC_Start_DMA+0x4c>
    __HAL_ADC_ENABLE(hadc);
 8002482:	68b3      	ldr	r3, [r6, #8]
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	60b3      	str	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800248a:	4b3e      	ldr	r3, [pc, #248]	@ (8002584 <HAL_ADC_Start_DMA+0x124>)
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	4b3e      	ldr	r3, [pc, #248]	@ (8002588 <HAL_ADC_Start_DMA+0x128>)
 8002490:	fba3 3000 	umull	r3, r0, r3, r0
 8002494:	0c80      	lsrs	r0, r0, #18
 8002496:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800249a:	9001      	str	r0, [sp, #4]
    while(counter != 0)
 800249c:	9b01      	ldr	r3, [sp, #4]
 800249e:	b12b      	cbz	r3, 80024ac <HAL_ADC_Start_DMA+0x4c>
      counter--;
 80024a0:	9c01      	ldr	r4, [sp, #4]
 80024a2:	3c01      	subs	r4, #1
 80024a4:	9401      	str	r4, [sp, #4]
    while(counter != 0)
 80024a6:	9801      	ldr	r0, [sp, #4]
 80024a8:	2800      	cmp	r0, #0
 80024aa:	d1f9      	bne.n	80024a0 <HAL_ADC_Start_DMA+0x40>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024ac:	68b3      	ldr	r3, [r6, #8]
 80024ae:	f013 0f01 	tst.w	r3, #1
    ADC_STATE_CLR_SET(hadc->State,
 80024b2:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024b4:	d03e      	beq.n	8002534 <HAL_ADC_Start_DMA+0xd4>
    ADC_STATE_CLR_SET(hadc->State,
 80024b6:	4835      	ldr	r0, [pc, #212]	@ (800258c <HAL_ADC_Start_DMA+0x12c>)
 80024b8:	4018      	ands	r0, r3
 80024ba:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 80024be:	6428      	str	r0, [r5, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80024c0:	6873      	ldr	r3, [r6, #4]
 80024c2:	0558      	lsls	r0, r3, #21
 80024c4:	d505      	bpl.n	80024d2 <HAL_ADC_Start_DMA+0x72>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80024c6:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80024c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024d0:	642b      	str	r3, [r5, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024d2:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80024d4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 80024d8:	d045      	beq.n	8002566 <HAL_ADC_Start_DMA+0x106>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024da:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80024dc:	f023 0306 	bic.w	r3, r3, #6
 80024e0:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_UNLOCK(hadc);   
 80024e2:	2000      	movs	r0, #0
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024e4:	4613      	mov	r3, r2
 80024e6:	460a      	mov	r2, r1
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024e8:	4929      	ldr	r1, [pc, #164]	@ (8002590 <HAL_ADC_Start_DMA+0x130>)
    __HAL_UNLOCK(hadc);   
 80024ea:	f885 003c 	strb.w	r0, [r5, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80024ee:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80024f0:	63c1      	str	r1, [r0, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80024f2:	4928      	ldr	r1, [pc, #160]	@ (8002594 <HAL_ADC_Start_DMA+0x134>)
 80024f4:	6401      	str	r1, [r0, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80024f6:	4928      	ldr	r1, [pc, #160]	@ (8002598 <HAL_ADC_Start_DMA+0x138>)
 80024f8:	64c1      	str	r1, [r0, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024fa:	f06f 0122 	mvn.w	r1, #34	@ 0x22
 80024fe:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002500:	6871      	ldr	r1, [r6, #4]
 8002502:	f041 6180 	orr.w	r1, r1, #67108864	@ 0x4000000
 8002506:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002508:	68b1      	ldr	r1, [r6, #8]
 800250a:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800250e:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002510:	f106 014c 	add.w	r1, r6, #76	@ 0x4c
 8002514:	f000 fd7e 	bl	8003014 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002518:	4b20      	ldr	r3, [pc, #128]	@ (800259c <HAL_ADC_Start_DMA+0x13c>)
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	06d2      	lsls	r2, r2, #27
 800251e:	d113      	bne.n	8002548 <HAL_ADC_Start_DMA+0xe8>
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002520:	682b      	ldr	r3, [r5, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8002528:	d10b      	bne.n	8002542 <HAL_ADC_Start_DMA+0xe2>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800252a:	689a      	ldr	r2, [r3, #8]
 800252c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	e006      	b.n	8002542 <HAL_ADC_Start_DMA+0xe2>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002534:	f043 0310 	orr.w	r3, r3, #16
 8002538:	642b      	str	r3, [r5, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253a:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	646b      	str	r3, [r5, #68]	@ 0x44
  return HAL_OK;
 8002542:	2000      	movs	r0, #0
}
 8002544:	b002      	add	sp, #8
 8002546:	bd70      	pop	{r4, r5, r6, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002548:	682a      	ldr	r2, [r5, #0]
 800254a:	4915      	ldr	r1, [pc, #84]	@ (80025a0 <HAL_ADC_Start_DMA+0x140>)
 800254c:	428a      	cmp	r2, r1
 800254e:	d00c      	beq.n	800256a <HAL_ADC_Start_DMA+0x10a>
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002550:	685b      	ldr	r3, [r3, #4]
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002552:	06db      	lsls	r3, r3, #27
 8002554:	d4f5      	bmi.n	8002542 <HAL_ADC_Start_DMA+0xe2>
 8002556:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <HAL_ADC_Start_DMA+0x144>)
 8002558:	429a      	cmp	r2, r3
 800255a:	d1f2      	bne.n	8002542 <HAL_ADC_Start_DMA+0xe2>
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8002562:	d1ee      	bne.n	8002542 <HAL_ADC_Start_DMA+0xe2>
 8002564:	e7e1      	b.n	800252a <HAL_ADC_Start_DMA+0xca>
      ADC_CLEAR_ERRORCODE(hadc);
 8002566:	646b      	str	r3, [r5, #68]	@ 0x44
 8002568:	e7bb      	b.n	80024e2 <HAL_ADC_Start_DMA+0x82>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800256a:	6891      	ldr	r1, [r2, #8]
 800256c:	f011 5f40 	tst.w	r1, #805306368	@ 0x30000000
 8002570:	d103      	bne.n	800257a <HAL_ADC_Start_DMA+0x11a>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002572:	6891      	ldr	r1, [r2, #8]
 8002574:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8002578:	6091      	str	r1, [r2, #8]
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	e7e1      	b.n	8002542 <HAL_ADC_Start_DMA+0xe2>
  __HAL_LOCK(hadc);
 800257e:	2002      	movs	r0, #2
}
 8002580:	b002      	add	sp, #8
 8002582:	bd70      	pop	{r4, r5, r6, pc}
 8002584:	200000a4 	.word	0x200000a4
 8002588:	431bde83 	.word	0x431bde83
 800258c:	fffff8fe 	.word	0xfffff8fe
 8002590:	080025d9 	.word	0x080025d9
 8002594:	080025b1 	.word	0x080025b1
 8002598:	080025c1 	.word	0x080025c1
 800259c:	40012300 	.word	0x40012300
 80025a0:	40012000 	.word	0x40012000
 80025a4:	40012200 	.word	0x40012200

080025a8 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop

080025ac <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop

080025b0 <ADC_DMAHalfConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025b0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80025b2:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025b4:	f7ff fffa 	bl	80025ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025b8:	bd08      	pop	{r3, pc}
 80025ba:	bf00      	nop

080025bc <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop

080025c0 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025c0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 80025c2:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80025c4:	2340      	movs	r3, #64	@ 0x40
 80025c6:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80025c8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80025ca:	f043 0304 	orr.w	r3, r3, #4
 80025ce:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025d0:	f7ff fff4 	bl	80025bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025d4:	bd08      	pop	{r3, pc}
 80025d6:	bf00      	nop

080025d8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80025d8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80025da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025dc:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80025e2:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80025e4:	d123      	bne.n	800262e <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025ea:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025ec:	641a      	str	r2, [r3, #64]	@ 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025ee:	688a      	ldr	r2, [r1, #8]
 80025f0:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 80025f4:	d117      	bne.n	8002626 <ADC_DMAConvCplt+0x4e>
 80025f6:	699a      	ldr	r2, [r3, #24]
 80025f8:	b9aa      	cbnz	r2, 8002626 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025fa:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025fc:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8002600:	d002      	beq.n	8002608 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002602:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002604:	0550      	lsls	r0, r2, #21
 8002606:	d40e      	bmi.n	8002626 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002608:	684a      	ldr	r2, [r1, #4]
 800260a:	f022 0220 	bic.w	r2, r2, #32
 800260e:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002612:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002616:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002618:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800261a:	04d1      	lsls	r1, r2, #19
 800261c:	d403      	bmi.n	8002626 <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800261e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002620:	f042 0201 	orr.w	r2, r2, #1
 8002624:	641a      	str	r2, [r3, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ffbe 	bl	80025a8 <HAL_ADC_ConvCpltCallback>
}
 800262c:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800262e:	06d2      	lsls	r2, r2, #27
 8002630:	d404      	bmi.n	800263c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
}
 8002634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263a:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ffbd 	bl	80025bc <HAL_ADC_ErrorCallback>
}
 8002642:	bd10      	pop	{r4, pc}

08002644 <HAL_ADC_ConfigChannel>:
{
 8002644:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t counter = 0;
 8002646:	2300      	movs	r3, #0
{
 8002648:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 800264a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800264c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002650:	2b01      	cmp	r3, #1
 8002652:	f000 80a7 	beq.w	80027a4 <HAL_ADC_ConfigChannel+0x160>
 8002656:	2201      	movs	r2, #1
 8002658:	4684      	mov	ip, r0
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800265a:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 800265c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002660:	6808      	ldr	r0, [r1, #0]
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002662:	688c      	ldr	r4, [r1, #8]
 8002664:	b282      	uxth	r2, r0
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002666:	2809      	cmp	r0, #9
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002668:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800266c:	d92d      	bls.n	80026ca <HAL_ADC_ConfigChannel+0x86>
 800266e:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8002672:	d02a      	beq.n	80026ca <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002674:	f1ae 0e1e 	sub.w	lr, lr, #30
 8002678:	2607      	movs	r6, #7
 800267a:	68dd      	ldr	r5, [r3, #12]
 800267c:	fa06 f60e 	lsl.w	r6, r6, lr
 8002680:	ea25 0506 	bic.w	r5, r5, r6
 8002684:	60dd      	str	r5, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002686:	4d49      	ldr	r5, [pc, #292]	@ (80027ac <HAL_ADC_ConfigChannel+0x168>)
 8002688:	42a8      	cmp	r0, r5
 800268a:	f000 8086 	beq.w	800279a <HAL_ADC_ConfigChannel+0x156>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800268e:	68dd      	ldr	r5, [r3, #12]
 8002690:	fa04 f40e 	lsl.w	r4, r4, lr
 8002694:	432c      	orrs	r4, r5
 8002696:	60dc      	str	r4, [r3, #12]
  if (sConfig->Rank < 7)
 8002698:	684c      	ldr	r4, [r1, #4]
 800269a:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800269c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7)
 80026a0:	d824      	bhi.n	80026ec <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026a2:	3905      	subs	r1, #5
 80026a4:	241f      	movs	r4, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026a6:	408a      	lsls	r2, r1
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026a8:	408c      	lsls	r4, r1
 80026aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026ac:	ea21 0104 	bic.w	r1, r1, r4
 80026b0:	6359      	str	r1, [r3, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026b2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026b4:	430a      	orrs	r2, r1
 80026b6:	635a      	str	r2, [r3, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80026b8:	4a3d      	ldr	r2, [pc, #244]	@ (80027b0 <HAL_ADC_ConfigChannel+0x16c>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d026      	beq.n	800270c <HAL_ADC_ConfigChannel+0xc8>
  __HAL_UNLOCK(hadc);
 80026be:	2300      	movs	r3, #0
  return HAL_OK;
 80026c0:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 80026c2:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 80026c6:	b002      	add	sp, #8
 80026c8:	bd70      	pop	{r4, r5, r6, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026ca:	2507      	movs	r5, #7
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026cc:	fa04 f40e 	lsl.w	r4, r4, lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026d0:	fa05 fe0e 	lsl.w	lr, r5, lr
 80026d4:	691d      	ldr	r5, [r3, #16]
 80026d6:	ea25 050e 	bic.w	r5, r5, lr
 80026da:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026dc:	691d      	ldr	r5, [r3, #16]
 80026de:	432c      	orrs	r4, r5
 80026e0:	611c      	str	r4, [r3, #16]
  if (sConfig->Rank < 7)
 80026e2:	684c      	ldr	r4, [r1, #4]
 80026e4:	2c06      	cmp	r4, #6
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80026e6:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  if (sConfig->Rank < 7)
 80026ea:	d9da      	bls.n	80026a2 <HAL_ADC_ConfigChannel+0x5e>
  else if (sConfig->Rank < 13)
 80026ec:	2c0c      	cmp	r4, #12
 80026ee:	d837      	bhi.n	8002760 <HAL_ADC_ConfigChannel+0x11c>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026f0:	3923      	subs	r1, #35	@ 0x23
 80026f2:	241f      	movs	r4, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026f4:	408a      	lsls	r2, r1
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026f6:	408c      	lsls	r4, r1
 80026f8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026fa:	ea21 0104 	bic.w	r1, r1, r4
 80026fe:	6319      	str	r1, [r3, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002700:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002702:	430a      	orrs	r2, r1
 8002704:	631a      	str	r2, [r3, #48]	@ 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002706:	4a2a      	ldr	r2, [pc, #168]	@ (80027b0 <HAL_ADC_ConfigChannel+0x16c>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d1d8      	bne.n	80026be <HAL_ADC_ConfigChannel+0x7a>
 800270c:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8002710:	d03c      	beq.n	800278c <HAL_ADC_ConfigChannel+0x148>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002712:	2812      	cmp	r0, #18
 8002714:	d030      	beq.n	8002778 <HAL_ADC_ConfigChannel+0x134>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002716:	4b25      	ldr	r3, [pc, #148]	@ (80027ac <HAL_ADC_ConfigChannel+0x168>)
 8002718:	4298      	cmp	r0, r3
 800271a:	d001      	beq.n	8002720 <HAL_ADC_ConfigChannel+0xdc>
 800271c:	2811      	cmp	r0, #17
 800271e:	d1ce      	bne.n	80026be <HAL_ADC_ConfigChannel+0x7a>
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002720:	4b24      	ldr	r3, [pc, #144]	@ (80027b4 <HAL_ADC_ConfigChannel+0x170>)
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002722:	4922      	ldr	r1, [pc, #136]	@ (80027ac <HAL_ADC_ConfigChannel+0x168>)
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002724:	685a      	ldr	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002726:	4288      	cmp	r0, r1
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002728:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 800272c:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_TSVREFE;
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002734:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002736:	d1c2      	bne.n	80026be <HAL_ADC_ConfigChannel+0x7a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002738:	4b1f      	ldr	r3, [pc, #124]	@ (80027b8 <HAL_ADC_ConfigChannel+0x174>)
 800273a:	4a20      	ldr	r2, [pc, #128]	@ (80027bc <HAL_ADC_ConfigChannel+0x178>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	fba2 2303 	umull	r2, r3, r2, r3
 8002742:	0c9b      	lsrs	r3, r3, #18
 8002744:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 800274c:	9b01      	ldr	r3, [sp, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0b5      	beq.n	80026be <HAL_ADC_ConfigChannel+0x7a>
        counter--;
 8002752:	9b01      	ldr	r3, [sp, #4]
 8002754:	3b01      	subs	r3, #1
 8002756:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8002758:	9b01      	ldr	r3, [sp, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f9      	bne.n	8002752 <HAL_ADC_ConfigChannel+0x10e>
 800275e:	e7ae      	b.n	80026be <HAL_ADC_ConfigChannel+0x7a>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002760:	3941      	subs	r1, #65	@ 0x41
 8002762:	241f      	movs	r4, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002764:	408a      	lsls	r2, r1
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002766:	408c      	lsls	r4, r1
 8002768:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800276a:	ea21 0104 	bic.w	r1, r1, r4
 800276e:	62d9      	str	r1, [r3, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002770:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002772:	430a      	orrs	r2, r1
 8002774:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002776:	e79f      	b.n	80026b8 <HAL_ADC_ConfigChannel+0x74>
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002778:	4b0e      	ldr	r3, [pc, #56]	@ (80027b4 <HAL_ADC_ConfigChannel+0x170>)
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8002780:	605a      	str	r2, [r3, #4]
    ADC->CCR |= ADC_CCR_VBATE;
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002788:	605a      	str	r2, [r3, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800278a:	e798      	b.n	80026be <HAL_ADC_ConfigChannel+0x7a>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800278c:	f8d2 3304 	ldr.w	r3, [r2, #772]	@ 0x304
 8002790:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002794:	f8c2 3304 	str.w	r3, [r2, #772]	@ 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002798:	e791      	b.n	80026be <HAL_ADC_ConfigChannel+0x7a>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800279a:	68dd      	ldr	r5, [r3, #12]
 800279c:	ea45 6404 	orr.w	r4, r5, r4, lsl #24
 80027a0:	60dc      	str	r4, [r3, #12]
 80027a2:	e779      	b.n	8002698 <HAL_ADC_ConfigChannel+0x54>
  __HAL_LOCK(hadc);
 80027a4:	2002      	movs	r0, #2
}
 80027a6:	b002      	add	sp, #8
 80027a8:	bd70      	pop	{r4, r5, r6, pc}
 80027aa:	bf00      	nop
 80027ac:	10000012 	.word	0x10000012
 80027b0:	40012000 	.word	0x40012000
 80027b4:	40012300 	.word	0x40012300
 80027b8:	200000a4 	.word	0x200000a4
 80027bc:	431bde83 	.word	0x431bde83

080027c0 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80027c0:	2800      	cmp	r0, #0
 80027c2:	d07b      	beq.n	80028bc <HAL_CAN_Init+0xfc>
{
 80027c4:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80027c6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80027ca:	4604      	mov	r4, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d072      	beq.n	80028b6 <HAL_CAN_Init+0xf6>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80027d0:	6822      	ldr	r2, [r4, #0]
 80027d2:	6813      	ldr	r3, [r2, #0]
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027da:	f7ff fd8d 	bl	80022f8 <HAL_GetTick>
 80027de:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027e0:	e004      	b.n	80027ec <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027e2:	f7ff fd89 	bl	80022f8 <HAL_GetTick>
 80027e6:	1b40      	subs	r0, r0, r5
 80027e8:	280a      	cmp	r0, #10
 80027ea:	d85b      	bhi.n	80028a4 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	07d1      	lsls	r1, r2, #31
 80027f2:	d5f6      	bpl.n	80027e2 <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	f022 0202 	bic.w	r2, r2, #2
 80027fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027fc:	f7ff fd7c 	bl	80022f8 <HAL_GetTick>
 8002800:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002802:	e004      	b.n	800280e <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002804:	f7ff fd78 	bl	80022f8 <HAL_GetTick>
 8002808:	1b40      	subs	r0, r0, r5
 800280a:	280a      	cmp	r0, #10
 800280c:	d84a      	bhi.n	80028a4 <HAL_CAN_Init+0xe4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800280e:	6823      	ldr	r3, [r4, #0]
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	0792      	lsls	r2, r2, #30
 8002814:	d4f6      	bmi.n	8002804 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002816:	7e22      	ldrb	r2, [r4, #24]
 8002818:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	bf0c      	ite	eq
 800281e:	f042 0280 	orreq.w	r2, r2, #128	@ 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002822:	f022 0280 	bicne.w	r2, r2, #128	@ 0x80
 8002826:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002828:	7e62      	ldrb	r2, [r4, #25]
 800282a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	bf0c      	ite	eq
 8002830:	f042 0240 	orreq.w	r2, r2, #64	@ 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002834:	f022 0240 	bicne.w	r2, r2, #64	@ 0x40
 8002838:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800283a:	7ea2      	ldrb	r2, [r4, #26]
 800283c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	bf0c      	ite	eq
 8002842:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002846:	f022 0220 	bicne.w	r2, r2, #32
 800284a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800284c:	7ee2      	ldrb	r2, [r4, #27]
 800284e:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	bf0c      	ite	eq
 8002854:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002858:	f042 0210 	orrne.w	r2, r2, #16
 800285c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800285e:	7f22      	ldrb	r2, [r4, #28]
 8002860:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	bf0c      	ite	eq
 8002866:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800286a:	f022 0208 	bicne.w	r2, r2, #8
 800286e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002870:	7f62      	ldrb	r2, [r4, #29]
 8002872:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	bf0c      	ite	eq
 8002878:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800287c:	f022 0204 	bicne.w	r2, r2, #4
 8002880:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002882:	6921      	ldr	r1, [r4, #16]
 8002884:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 8002888:	4302      	orrs	r2, r0
 800288a:	6960      	ldr	r0, [r4, #20]
 800288c:	430a      	orrs	r2, r1
 800288e:	6861      	ldr	r1, [r4, #4]
 8002890:	4302      	orrs	r2, r0
 8002892:	3901      	subs	r1, #1
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002894:	2000      	movs	r0, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002896:	430a      	orrs	r2, r1

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002898:	2101      	movs	r1, #1
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800289a:	61da      	str	r2, [r3, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800289c:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800289e:	f884 1020 	strb.w	r1, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 80028a2:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028a4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80028a6:	2205      	movs	r2, #5
    return HAL_ERROR;
 80028a8:	2001      	movs	r0, #1
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ae:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80028b0:	f884 2020 	strb.w	r2, [r4, #32]
}
 80028b4:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 80028b6:	f7fe fdf3 	bl	80014a0 <HAL_CAN_MspInit>
 80028ba:	e789      	b.n	80027d0 <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 80028bc:	2001      	movs	r0, #1
}
 80028be:	4770      	bx	lr

080028c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80028c0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80028c2:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 80028c6:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d005      	beq.n	80028d8 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80028cc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80028ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80028d2:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 80028d4:	2001      	movs	r0, #1

    return HAL_ERROR;
  }
}
 80028d6:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028d8:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80028da:	2302      	movs	r3, #2
 80028dc:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028e0:	6813      	ldr	r3, [r2, #0]
 80028e2:	f023 0301 	bic.w	r3, r3, #1
 80028e6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80028e8:	f7ff fd06 	bl	80022f8 <HAL_GetTick>
 80028ec:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028ee:	e004      	b.n	80028fa <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028f0:	f7ff fd02 	bl	80022f8 <HAL_GetTick>
 80028f4:	1b43      	subs	r3, r0, r5
 80028f6:	2b0a      	cmp	r3, #10
 80028f8:	d807      	bhi.n	800290a <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028fa:	6823      	ldr	r3, [r4, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f013 0301 	ands.w	r3, r3, #1
 8002902:	d1f5      	bne.n	80028f0 <HAL_CAN_Start+0x30>
    return HAL_OK;
 8002904:	4618      	mov	r0, r3
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002906:	6263      	str	r3, [r4, #36]	@ 0x24
}
 8002908:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800290a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800290c:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800290e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002912:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002914:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 8002918:	e7dc      	b.n	80028d4 <HAL_CAN_Start+0x14>
 800291a:	bf00      	nop

0800291c <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800291c:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002920:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002924:	f1bc 0f01 	cmp.w	ip, #1
 8002928:	d865      	bhi.n	80029f6 <HAL_CAN_GetRxMessage+0xda>
{
 800292a:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800292c:	6804      	ldr	r4, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800292e:	b941      	cbnz	r1, 8002942 <HAL_CAN_GetRxMessage+0x26>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002930:	68e5      	ldr	r5, [r4, #12]
 8002932:	07ae      	lsls	r6, r5, #30
 8002934:	d108      	bne.n	8002948 <HAL_CAN_GetRxMessage+0x2c>
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002936:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002938:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800293c:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 800293e:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8002940:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002942:	6925      	ldr	r5, [r4, #16]
 8002944:	07ad      	lsls	r5, r5, #30
 8002946:	d0f6      	beq.n	8002936 <HAL_CAN_GetRxMessage+0x1a>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002948:	eb04 1c01 	add.w	ip, r4, r1, lsl #4
 800294c:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 8002950:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8002954:	f005 0504 	and.w	r5, r5, #4
 8002958:	6095      	str	r5, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800295a:	2d00      	cmp	r5, #0
 800295c:	d051      	beq.n	8002a02 <HAL_CAN_GetRxMessage+0xe6>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800295e:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8002962:	08ed      	lsrs	r5, r5, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002964:	6055      	str	r5, [r2, #4]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002966:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800296a:	4474      	add	r4, lr
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800296c:	f005 0502 	and.w	r5, r5, #2
 8002970:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002972:	f8dc 51b4 	ldr.w	r5, [ip, #436]	@ 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002976:	f8dc 61b4 	ldr.w	r6, [ip, #436]	@ 0x1b4
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800297a:	f005 050f 	and.w	r5, r5, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800297e:	f3c6 2607 	ubfx	r6, r6, #8, #8
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002982:	6115      	str	r5, [r2, #16]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002984:	f8dc 51b4 	ldr.w	r5, [ip, #436]	@ 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002988:	f8d4 71b8 	ldr.w	r7, [r4, #440]	@ 0x1b8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800298c:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800298e:	6196      	str	r6, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002990:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002992:	701f      	strb	r7, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002994:	6802      	ldr	r2, [r0, #0]
 8002996:	4472      	add	r2, lr
 8002998:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800299c:	0a12      	lsrs	r2, r2, #8
 800299e:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80029a0:	6802      	ldr	r2, [r0, #0]
 80029a2:	4472      	add	r2, lr
 80029a4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 80029a8:	0c12      	lsrs	r2, r2, #16
 80029aa:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80029ac:	6802      	ldr	r2, [r0, #0]
 80029ae:	4472      	add	r2, lr
 80029b0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 80029b4:	0e12      	lsrs	r2, r2, #24
 80029b6:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80029b8:	6802      	ldr	r2, [r0, #0]
 80029ba:	4472      	add	r2, lr
 80029bc:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 80029c0:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80029c2:	6802      	ldr	r2, [r0, #0]
 80029c4:	4472      	add	r2, lr
 80029c6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 80029ca:	0a12      	lsrs	r2, r2, #8
 80029cc:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80029ce:	6802      	ldr	r2, [r0, #0]
 80029d0:	4472      	add	r2, lr
 80029d2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 80029d6:	0c12      	lsrs	r2, r2, #16
 80029d8:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80029da:	6802      	ldr	r2, [r0, #0]
 80029dc:	4472      	add	r2, lr
 80029de:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 80029e2:	0e12      	lsrs	r2, r2, #24
 80029e4:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80029e6:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80029e8:	b981      	cbnz	r1, 8002a0c <HAL_CAN_GetRxMessage+0xf0>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80029ea:	68d3      	ldr	r3, [r2, #12]
 80029ec:	f043 0320 	orr.w	r3, r3, #32
 80029f0:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80029f2:	2000      	movs	r0, #0
}
 80029f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80029f6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80029f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029fc:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 80029fe:	2001      	movs	r0, #1
}
 8002a00:	4770      	bx	lr
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002a02:	f8dc 51b0 	ldr.w	r5, [ip, #432]	@ 0x1b0
 8002a06:	0d6d      	lsrs	r5, r5, #21
 8002a08:	6015      	str	r5, [r2, #0]
 8002a0a:	e7ac      	b.n	8002966 <HAL_CAN_GetRxMessage+0x4a>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a0c:	6913      	ldr	r3, [r2, #16]
 8002a0e:	f043 0320 	orr.w	r3, r3, #32
 8002a12:	6113      	str	r3, [r2, #16]
 8002a14:	e7ed      	b.n	80029f2 <HAL_CAN_GetRxMessage+0xd6>
 8002a16:	bf00      	nop

08002a18 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @brief  Transmission Mailbox 0 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop

08002a1c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @brief  Transmission Mailbox 1 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop

08002a20 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @brief  Transmission Mailbox 2 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop

08002a24 <HAL_CAN_TxMailbox0AbortCallback>:
  * @brief  Transmission Mailbox 0 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <HAL_CAN_TxMailbox1AbortCallback>:
  * @brief  Transmission Mailbox 1 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop

08002a2c <HAL_CAN_TxMailbox2AbortCallback>:
  * @brief  Transmission Mailbox 2 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop

08002a30 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  Rx FIFO 0 message pending callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop

08002a34 <HAL_CAN_RxFifo0FullCallback>:
  * @brief  Rx FIFO 0 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop

08002a38 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  Rx FIFO 1 message pending callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop

08002a3c <HAL_CAN_RxFifo1FullCallback>:
  * @brief  Rx FIFO 1 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop

08002a40 <HAL_CAN_SleepCallback>:
  * @brief  Sleep callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop

08002a44 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @brief  WakeUp from Rx message callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop

08002a48 <HAL_CAN_ErrorCallback>:
  * @brief  Error CAN callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop

08002a4c <HAL_CAN_IRQHandler>:
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a4c:	6803      	ldr	r3, [r0, #0]
{
 8002a4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002a52:	695c      	ldr	r4, [r3, #20]
{
 8002a54:	b083      	sub	sp, #12
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002a56:	f8d3 8004 	ldr.w	r8, [r3, #4]
{
 8002a5a:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a5c:	f014 0601 	ands.w	r6, r4, #1
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002a60:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002a62:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002a66:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002a6a:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002a6e:	d025      	beq.n	8002abc <HAL_CAN_IRQHandler+0x70>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002a70:	07fa      	lsls	r2, r7, #31
 8002a72:	f100 80a2 	bmi.w	8002bba <HAL_CAN_IRQHandler+0x16e>
{
 8002a76:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
 8002a7a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a7e:	2100      	movs	r1, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002a80:	05fb      	lsls	r3, r7, #23
 8002a82:	f140 80af 	bpl.w	8002be4 <HAL_CAN_IRQHandler+0x198>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a8a:	682b      	ldr	r3, [r5, #0]
 8002a8c:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a8e:	05ba      	lsls	r2, r7, #22
 8002a90:	f100 80a3 	bmi.w	8002bda <HAL_CAN_IRQHandler+0x18e>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a94:	057b      	lsls	r3, r7, #21
 8002a96:	d403      	bmi.n	8002aa0 <HAL_CAN_IRQHandler+0x54>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a98:	053e      	lsls	r6, r7, #20
 8002a9a:	f140 8121 	bpl.w	8002ce0 <HAL_CAN_IRQHandler+0x294>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a9e:	4606      	mov	r6, r0
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002aa0:	03f9      	lsls	r1, r7, #15
 8002aa2:	d50b      	bpl.n	8002abc <HAL_CAN_IRQHandler+0x70>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002aa4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002aa8:	682b      	ldr	r3, [r5, #0]
 8002aaa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002aac:	03ba      	lsls	r2, r7, #14
 8002aae:	f100 80f9 	bmi.w	8002ca4 <HAL_CAN_IRQHandler+0x258>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002ab2:	037b      	lsls	r3, r7, #13
 8002ab4:	f140 80ea 	bpl.w	8002c8c <HAL_CAN_IRQHandler+0x240>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002ab8:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002abc:	0721      	lsls	r1, r4, #28
 8002abe:	d502      	bpl.n	8002ac6 <HAL_CAN_IRQHandler+0x7a>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002ac0:	f01b 0f10 	tst.w	fp, #16
 8002ac4:	d173      	bne.n	8002bae <HAL_CAN_IRQHandler+0x162>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ac6:	0762      	lsls	r2, r4, #29
 8002ac8:	d503      	bpl.n	8002ad2 <HAL_CAN_IRQHandler+0x86>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002aca:	f01b 0f08 	tst.w	fp, #8
 8002ace:	f040 80a8 	bne.w	8002c22 <HAL_CAN_IRQHandler+0x1d6>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ad2:	07a3      	lsls	r3, r4, #30
 8002ad4:	d504      	bpl.n	8002ae0 <HAL_CAN_IRQHandler+0x94>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ad6:	682b      	ldr	r3, [r5, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	079f      	lsls	r7, r3, #30
 8002adc:	f040 808b 	bne.w	8002bf6 <HAL_CAN_IRQHandler+0x1aa>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002ae0:	0660      	lsls	r0, r4, #25
 8002ae2:	d502      	bpl.n	8002aea <HAL_CAN_IRQHandler+0x9e>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002ae4:	f01a 0f10 	tst.w	sl, #16
 8002ae8:	d15b      	bne.n	8002ba2 <HAL_CAN_IRQHandler+0x156>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002aea:	06a1      	lsls	r1, r4, #26
 8002aec:	d502      	bpl.n	8002af4 <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002aee:	f01a 0f08 	tst.w	sl, #8
 8002af2:	d179      	bne.n	8002be8 <HAL_CAN_IRQHandler+0x19c>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002af4:	06e2      	lsls	r2, r4, #27
 8002af6:	d503      	bpl.n	8002b00 <HAL_CAN_IRQHandler+0xb4>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002af8:	682b      	ldr	r3, [r5, #0]
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	079b      	lsls	r3, r3, #30
 8002afe:	d17e      	bne.n	8002bfe <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b00:	03a7      	lsls	r7, r4, #14
 8002b02:	d502      	bpl.n	8002b0a <HAL_CAN_IRQHandler+0xbe>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b04:	f018 0f10 	tst.w	r8, #16
 8002b08:	d17d      	bne.n	8002c06 <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b0a:	03e0      	lsls	r0, r4, #15
 8002b0c:	d502      	bpl.n	8002b14 <HAL_CAN_IRQHandler+0xc8>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b0e:	f018 0f08 	tst.w	r8, #8
 8002b12:	d17f      	bne.n	8002c14 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b14:	0421      	lsls	r1, r4, #16
 8002b16:	d53f      	bpl.n	8002b98 <HAL_CAN_IRQHandler+0x14c>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b18:	f018 0f04 	tst.w	r8, #4
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b1c:	682b      	ldr	r3, [r5, #0]
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002b1e:	d039      	beq.n	8002b94 <HAL_CAN_IRQHandler+0x148>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b20:	05e2      	lsls	r2, r4, #23
 8002b22:	d504      	bpl.n	8002b2e <HAL_CAN_IRQHandler+0xe2>
 8002b24:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b28:	bf18      	it	ne
 8002b2a:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b2e:	05a7      	lsls	r7, r4, #22
 8002b30:	d47e      	bmi.n	8002c30 <HAL_CAN_IRQHandler+0x1e4>
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b32:	0561      	lsls	r1, r4, #21
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b34:	f404 6200 	and.w	r2, r4, #2048	@ 0x800
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b38:	d528      	bpl.n	8002b8c <HAL_CAN_IRQHandler+0x140>
 8002b3a:	f019 0f04 	tst.w	r9, #4
 8002b3e:	d025      	beq.n	8002b8c <HAL_CAN_IRQHandler+0x140>
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b40:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b44:	2a00      	cmp	r2, #0
 8002b46:	f000 8083 	beq.w	8002c50 <HAL_CAN_IRQHandler+0x204>
 8002b4a:	f019 0970 	ands.w	r9, r9, #112	@ 0x70
 8002b4e:	d07f      	beq.n	8002c50 <HAL_CAN_IRQHandler+0x204>
        switch (esrflags & CAN_ESR_LEC)
 8002b50:	f1b9 0f40 	cmp.w	r9, #64	@ 0x40
 8002b54:	f000 80cf 	beq.w	8002cf6 <HAL_CAN_IRQHandler+0x2aa>
 8002b58:	d87d      	bhi.n	8002c56 <HAL_CAN_IRQHandler+0x20a>
 8002b5a:	f1b9 0f20 	cmp.w	r9, #32
 8002b5e:	f000 80b3 	beq.w	8002cc8 <HAL_CAN_IRQHandler+0x27c>
 8002b62:	f1b9 0f30 	cmp.w	r9, #48	@ 0x30
 8002b66:	f040 8085 	bne.w	8002c74 <HAL_CAN_IRQHandler+0x228>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b6a:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b6c:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_ACK;
 8002b6e:	f046 0620 	orr.w	r6, r6, #32
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b72:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002b76:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b78:	6059      	str	r1, [r3, #4]
    hcan->ErrorCode |= errorcode;
 8002b7a:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002b7c:	4628      	mov	r0, r5
    hcan->ErrorCode |= errorcode;
 8002b7e:	4333      	orrs	r3, r6
 8002b80:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002b82:	f7ff ff61 	bl	8002a48 <HAL_CAN_ErrorCallback>
}
 8002b86:	b003      	add	sp, #12
 8002b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b8c:	b112      	cbz	r2, 8002b94 <HAL_CAN_IRQHandler+0x148>
 8002b8e:	f019 0970 	ands.w	r9, r9, #112	@ 0x70
 8002b92:	d1dd      	bne.n	8002b50 <HAL_CAN_IRQHandler+0x104>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b94:	2204      	movs	r2, #4
 8002b96:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002b98:	2e00      	cmp	r6, #0
 8002b9a:	d1ee      	bne.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
}
 8002b9c:	b003      	add	sp, #12
 8002b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002ba2:	682b      	ldr	r3, [r5, #0]
 8002ba4:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002ba6:	f446 6680 	orr.w	r6, r6, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002baa:	611a      	str	r2, [r3, #16]
 8002bac:	e79d      	b.n	8002aea <HAL_CAN_IRQHandler+0x9e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002bae:	682b      	ldr	r3, [r5, #0]
 8002bb0:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002bb2:	f446 7600 	orr.w	r6, r6, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002bb6:	60da      	str	r2, [r3, #12]
 8002bb8:	e785      	b.n	8002ac6 <HAL_CAN_IRQHandler+0x7a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bba:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bbc:	07be      	lsls	r6, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bbe:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002bc0:	d443      	bmi.n	8002c4a <HAL_CAN_IRQHandler+0x1fe>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002bc2:	0779      	lsls	r1, r7, #29
 8002bc4:	d467      	bmi.n	8002c96 <HAL_CAN_IRQHandler+0x24a>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002bc6:	073a      	lsls	r2, r7, #28
 8002bc8:	f140 8087 	bpl.w	8002cda <HAL_CAN_IRQHandler+0x28e>
 8002bcc:	f44f 5640 	mov.w	r6, #12288	@ 0x3000
 8002bd0:	f44f 40a0 	mov.w	r0, #20480	@ 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002bd4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002bd8:	e752      	b.n	8002a80 <HAL_CAN_IRQHandler+0x34>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002bda:	4628      	mov	r0, r5
 8002bdc:	9101      	str	r1, [sp, #4]
 8002bde:	f7ff ff1d 	bl	8002a1c <HAL_CAN_TxMailbox1CompleteCallback>
 8002be2:	9901      	ldr	r1, [sp, #4]
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002be4:	460e      	mov	r6, r1
 8002be6:	e75b      	b.n	8002aa0 <HAL_CAN_IRQHandler+0x54>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002be8:	682b      	ldr	r3, [r5, #0]
 8002bea:	2208      	movs	r2, #8
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002bec:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002bee:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002bf0:	f7ff ff24 	bl	8002a3c <HAL_CAN_RxFifo1FullCallback>
 8002bf4:	e77e      	b.n	8002af4 <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002bf6:	4628      	mov	r0, r5
 8002bf8:	f7ff ff1a 	bl	8002a30 <HAL_CAN_RxFifo0MsgPendingCallback>
 8002bfc:	e770      	b.n	8002ae0 <HAL_CAN_IRQHandler+0x94>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002bfe:	4628      	mov	r0, r5
 8002c00:	f7ff ff1a 	bl	8002a38 <HAL_CAN_RxFifo1MsgPendingCallback>
 8002c04:	e77c      	b.n	8002b00 <HAL_CAN_IRQHandler+0xb4>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	2210      	movs	r2, #16
      HAL_CAN_SleepCallback(hcan);
 8002c0a:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002c0c:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002c0e:	f7ff ff17 	bl	8002a40 <HAL_CAN_SleepCallback>
 8002c12:	e77a      	b.n	8002b0a <HAL_CAN_IRQHandler+0xbe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c14:	682b      	ldr	r3, [r5, #0]
 8002c16:	2208      	movs	r2, #8
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c18:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002c1a:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002c1c:	f7ff ff12 	bl	8002a44 <HAL_CAN_WakeUpFromRxMsgCallback>
 8002c20:	e778      	b.n	8002b14 <HAL_CAN_IRQHandler+0xc8>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c22:	682b      	ldr	r3, [r5, #0]
 8002c24:	2208      	movs	r2, #8
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c26:	4628      	mov	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c28:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c2a:	f7ff ff03 	bl	8002a34 <HAL_CAN_RxFifo0FullCallback>
 8002c2e:	e750      	b.n	8002ad2 <HAL_CAN_IRQHandler+0x86>
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c30:	f019 0f02 	tst.w	r9, #2
 8002c34:	f43f af7d 	beq.w	8002b32 <HAL_CAN_IRQHandler+0xe6>
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c38:	0560      	lsls	r0, r4, #21
        errorcode |= HAL_CAN_ERROR_EPV;
 8002c3a:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c3e:	f404 6200 	and.w	r2, r4, #2048	@ 0x800
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c42:	f53f af7a 	bmi.w	8002b3a <HAL_CAN_IRQHandler+0xee>
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c46:	b11a      	cbz	r2, 8002c50 <HAL_CAN_IRQHandler+0x204>
 8002c48:	e77f      	b.n	8002b4a <HAL_CAN_IRQHandler+0xfe>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002c4a:	f7ff fee5 	bl	8002a18 <HAL_CAN_TxMailbox0CompleteCallback>
 8002c4e:	e712      	b.n	8002a76 <HAL_CAN_IRQHandler+0x2a>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c50:	2204      	movs	r2, #4
 8002c52:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c54:	e791      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
        switch (esrflags & CAN_ESR_LEC)
 8002c56:	f1b9 0f50 	cmp.w	r9, #80	@ 0x50
 8002c5a:	d027      	beq.n	8002cac <HAL_CAN_IRQHandler+0x260>
 8002c5c:	f1b9 0f60 	cmp.w	r9, #96	@ 0x60
 8002c60:	d12d      	bne.n	8002cbe <HAL_CAN_IRQHandler+0x272>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c62:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c64:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c66:	f446 7680 	orr.w	r6, r6, #256	@ 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c6a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c6e:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c70:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c72:	e782      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
        switch (esrflags & CAN_ESR_LEC)
 8002c74:	f1b9 0f10 	cmp.w	r9, #16
 8002c78:	d121      	bne.n	8002cbe <HAL_CAN_IRQHandler+0x272>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c7a:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c7c:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_STF;
 8002c7e:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c82:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c86:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c88:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c8a:	e776      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002c8c:	0338      	lsls	r0, r7, #12
 8002c8e:	d52e      	bpl.n	8002cee <HAL_CAN_IRQHandler+0x2a2>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002c90:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 8002c94:	e712      	b.n	8002abc <HAL_CAN_IRQHandler+0x70>
 8002c96:	f44f 5620 	mov.w	r6, #10240	@ 0x2800
 8002c9a:	f44f 4090 	mov.w	r0, #18432	@ 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c9e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002ca2:	e6ed      	b.n	8002a80 <HAL_CAN_IRQHandler+0x34>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002ca4:	4628      	mov	r0, r5
 8002ca6:	f7ff febb 	bl	8002a20 <HAL_CAN_TxMailbox2CompleteCallback>
 8002caa:	e707      	b.n	8002abc <HAL_CAN_IRQHandler+0x70>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cac:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cae:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_BD;
 8002cb0:	f046 0680 	orr.w	r6, r6, #128	@ 0x80
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cb4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002cb8:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cba:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002cbc:	e75d      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cbe:	699a      	ldr	r2, [r3, #24]
 8002cc0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002cc4:	619a      	str	r2, [r3, #24]
 8002cc6:	e765      	b.n	8002b94 <HAL_CAN_IRQHandler+0x148>
 8002cc8:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cca:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_FOR;
 8002ccc:	f046 0610 	orr.w	r6, r6, #16
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cd0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002cd4:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cd6:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002cd8:	e74f      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002cda:	f7ff fea3 	bl	8002a24 <HAL_CAN_TxMailbox0AbortCallback>
 8002cde:	e6ca      	b.n	8002a76 <HAL_CAN_IRQHandler+0x2a>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002ce0:	4628      	mov	r0, r5
 8002ce2:	9101      	str	r1, [sp, #4]
 8002ce4:	f7ff fea0 	bl	8002a28 <HAL_CAN_TxMailbox1AbortCallback>
 8002ce8:	9901      	ldr	r1, [sp, #4]
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002cea:	460e      	mov	r6, r1
 8002cec:	e6d8      	b.n	8002aa0 <HAL_CAN_IRQHandler+0x54>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002cee:	4628      	mov	r0, r5
 8002cf0:	f7ff fe9c 	bl	8002a2c <HAL_CAN_TxMailbox2AbortCallback>
 8002cf4:	e6e2      	b.n	8002abc <HAL_CAN_IRQHandler+0x70>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cf6:	699a      	ldr	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cf8:	2104      	movs	r1, #4
            errorcode |= HAL_CAN_ERROR_BR;
 8002cfa:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cfe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002d02:	619a      	str	r2, [r3, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002d04:	6059      	str	r1, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002d06:	e738      	b.n	8002b7a <HAL_CAN_IRQHandler+0x12e>

08002d08 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4906      	ldr	r1, [pc, #24]	@ (8002d24 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0a:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d0e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d12:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d14:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d18:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8002d1e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002d20:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002d22:	4770      	bx	lr
 8002d24:	e000ed00 	.word	0xe000ed00
 8002d28:	05fa0000 	.word	0x05fa0000

08002d2c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d98 <HAL_NVIC_SetPriority+0x6c>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d34:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d36:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d3e:	f1be 0f04 	cmp.w	lr, #4
 8002d42:	bf28      	it	cs
 8002d44:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d48:	f1bc 0f06 	cmp.w	ip, #6
 8002d4c:	d91a      	bls.n	8002d84 <HAL_NVIC_SetPriority+0x58>
 8002d4e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d52:	f04f 33ff 	mov.w	r3, #4294967295
 8002d56:	fa03 f30c 	lsl.w	r3, r3, ip
 8002d5a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d5e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8002d62:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	fa03 f30e 	lsl.w	r3, r3, lr
 8002d68:	ea21 0303 	bic.w	r3, r1, r3
 8002d6c:	fa03 f30c 	lsl.w	r3, r3, ip
 8002d70:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d74:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002d78:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002d7a:	db06      	blt.n	8002d8a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7c:	4a07      	ldr	r2, [pc, #28]	@ (8002d9c <HAL_NVIC_SetPriority+0x70>)
 8002d7e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002d80:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d84:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d86:	4694      	mov	ip, r2
 8002d88:	e7e9      	b.n	8002d5e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d8a:	f000 000f 	and.w	r0, r0, #15
 8002d8e:	4a04      	ldr	r2, [pc, #16]	@ (8002da0 <HAL_NVIC_SetPriority+0x74>)
 8002d90:	5413      	strb	r3, [r2, r0]
 8002d92:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d96:	bf00      	nop
 8002d98:	e000ed00 	.word	0xe000ed00
 8002d9c:	e000e400 	.word	0xe000e400
 8002da0:	e000ed14 	.word	0xe000ed14

08002da4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002da4:	2800      	cmp	r0, #0
 8002da6:	db07      	blt.n	8002db8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002da8:	f000 011f 	and.w	r1, r0, #31
 8002dac:	2301      	movs	r3, #1
 8002dae:	0940      	lsrs	r0, r0, #5
 8002db0:	4a02      	ldr	r2, [pc, #8]	@ (8002dbc <HAL_NVIC_EnableIRQ+0x18>)
 8002db2:	408b      	lsls	r3, r1
 8002db4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000e100 	.word	0xe000e100

08002dc0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc0:	1e43      	subs	r3, r0, #1
 8002dc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc6:	d301      	bcc.n	8002dcc <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dc8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002dca:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dcc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dd0:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	4905      	ldr	r1, [pc, #20]	@ (8002de8 <HAL_SYSTICK_Config+0x28>)
 8002dd4:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd8:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dda:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ddc:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de0:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de2:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000ed00 	.word	0xe000ed00

08002dec <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8002dec:	b188      	cbz	r0, 8002e12 <HAL_DAC_Init+0x26>
{
 8002dee:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002df0:	7903      	ldrb	r3, [r0, #4]
 8002df2:	4604      	mov	r4, r0
 8002df4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002df8:	b13b      	cbz	r3, 8002e0a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002dfa:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002dfc:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002dfe:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e00:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002e02:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002e04:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002e06:	7122      	strb	r2, [r4, #4]
}
 8002e08:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002e0a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002e0c:	f7fe fbb4 	bl	8001578 <HAL_DAC_MspInit>
 8002e10:	e7f3      	b.n	8002dfa <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002e12:	2001      	movs	r0, #1
}
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop

08002e18 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @brief  DMA underrun DAC callback for channel1.
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop

08002e1c <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002e1c:	6803      	ldr	r3, [r0, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	0491      	lsls	r1, r2, #18
{
 8002e22:	b510      	push	{r4, lr}
 8002e24:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002e26:	d502      	bpl.n	8002e2e <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e2a:	0492      	lsls	r2, r2, #18
 8002e2c:	d418      	bmi.n	8002e60 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	0091      	lsls	r1, r2, #2
 8002e32:	d502      	bpl.n	8002e3a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002e34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e36:	0092      	lsls	r2, r2, #2
 8002e38:	d400      	bmi.n	8002e3c <HAL_DAC_IRQHandler+0x20>
}
 8002e3a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e3c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002e3e:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002e42:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e44:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002e46:	6922      	ldr	r2, [r4, #16]
 8002e48:	f042 0202 	orr.w	r2, r2, #2
 8002e4c:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002e4e:	6359      	str	r1, [r3, #52]	@ 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 8002e56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002e5a:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002e5c:	f000 b83c 	b.w	8002ed8 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e60:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002e62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e66:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002e68:	6902      	ldr	r2, [r0, #16]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002e70:	6359      	str	r1, [r3, #52]	@ 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e78:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002e7a:	f7ff ffcd 	bl	8002e18 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002e7e:	6823      	ldr	r3, [r4, #0]
 8002e80:	e7d5      	b.n	8002e2e <HAL_DAC_IRQHandler+0x12>
 8002e82:	bf00      	nop

08002e84 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002e84:	4603      	mov	r3, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002e86:	7940      	ldrb	r0, [r0, #5]
 8002e88:	2801      	cmp	r0, #1
 8002e8a:	d023      	beq.n	8002ed4 <HAL_DAC_ConfigChannel+0x50>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e8c:	2002      	movs	r0, #2

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002e8e:	f002 0210 	and.w	r2, r2, #16
 8002e92:	f640 7cfe 	movw	ip, #4094	@ 0xffe
{
 8002e96:	b510      	push	{r4, lr}
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e98:	7118      	strb	r0, [r3, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002e9a:	fa0c fc02 	lsl.w	ip, ip, r2
  tmpreg1 = hdac->Instance->CR;
 8002e9e:	681c      	ldr	r4, [r3, #0]
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002ea0:	f04f 0e01 	mov.w	lr, #1
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002ea4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ea8:	4301      	orrs	r1, r0
  tmpreg1 = hdac->Instance->CR;
 8002eaa:	6820      	ldr	r0, [r4, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eac:	4091      	lsls	r1, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002eae:	ea20 000c 	bic.w	r0, r0, ip

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002eb2:	f04f 0c00 	mov.w	ip, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eb6:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002eb8:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8002eba:	6021      	str	r1, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ebc:	fa00 f102 	lsl.w	r1, r0, r2
 8002ec0:	6822      	ldr	r2, [r4, #0]

  /* Return function status */
  return HAL_OK;
 8002ec2:	4660      	mov	r0, ip
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ec4:	ea22 0201 	bic.w	r2, r2, r1
 8002ec8:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002eca:	f883 e004 	strb.w	lr, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002ece:	f883 c005 	strb.w	ip, [r3, #5]
}
 8002ed2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8002ed4:	2002      	movs	r0, #2
}
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @brief  DMA underrun DAC callback for Channel2.
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop

08002edc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002edc:	b538      	push	{r3, r4, r5, lr}
 8002ede:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002ee0:	f7ff fa0a 	bl	80022f8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ee4:	2c00      	cmp	r4, #0
 8002ee6:	d074      	beq.n	8002fd2 <HAL_DMA_Init+0xf6>
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ee8:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8002eea:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8002eec:	2102      	movs	r1, #2
 8002eee:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8002ef0:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ef4:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_DMA_DISABLE(hdma);
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f00:	e005      	b.n	8002f0e <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f02:	f7ff f9f9 	bl	80022f8 <HAL_GetTick>
 8002f06:	1b43      	subs	r3, r0, r5
 8002f08:	2b05      	cmp	r3, #5
 8002f0a:	d83e      	bhi.n	8002f8a <HAL_DMA_Init+0xae>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	07d1      	lsls	r1, r2, #31
 8002f12:	d4f6      	bmi.n	8002f02 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f14:	e9d4 2501 	ldrd	r2, r5, [r4, #4]
 8002f18:	68e1      	ldr	r1, [r4, #12]
 8002f1a:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1c:	69a0      	ldr	r0, [r4, #24]
  tmp = hdma->Instance->CR;
 8002f1e:	681d      	ldr	r5, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f20:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f22:	6921      	ldr	r1, [r4, #16]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	6961      	ldr	r1, [r4, #20]
 8002f28:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f2a:	69e1      	ldr	r1, [r4, #28]
 8002f2c:	4302      	orrs	r2, r0
 8002f2e:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f30:	4934      	ldr	r1, [pc, #208]	@ (8003004 <HAL_DMA_Init+0x128>)
 8002f32:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f34:	6a25      	ldr	r5, [r4, #32]
 8002f36:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f38:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f3a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002f3c:	2904      	cmp	r1, #4
 8002f3e:	d02b      	beq.n	8002f98 <HAL_DMA_Init+0xbc>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f40:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f42:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f44:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f48:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f4a:	b2da      	uxtb	r2, r3
  hdma->Instance->FCR = tmp;
 8002f4c:	6159      	str	r1, [r3, #20]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f4e:	482e      	ldr	r0, [pc, #184]	@ (8003008 <HAL_DMA_Init+0x12c>)
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f50:	f1a2 0110 	sub.w	r1, r2, #16
 8002f54:	4a2d      	ldr	r2, [pc, #180]	@ (800300c <HAL_DMA_Init+0x130>)
 8002f56:	fba2 5201 	umull	r5, r2, r2, r1
  
  if (stream_number > 3U)
 8002f5a:	295f      	cmp	r1, #95	@ 0x5f
  hdma->State = HAL_DMA_STATE_READY;
 8002f5c:	f04f 0501 	mov.w	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f60:	f04f 0100 	mov.w	r1, #0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f64:	ea4f 1212 	mov.w	r2, r2, lsr #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f68:	5c80      	ldrb	r0, [r0, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f6a:	4a29      	ldr	r2, [pc, #164]	@ (8003010 <HAL_DMA_Init+0x134>)
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f6c:	65e0      	str	r0, [r4, #92]	@ 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f6e:	ea02 0203 	and.w	r2, r2, r3
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f72:	f04f 033f 	mov.w	r3, #63	@ 0x3f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f76:	bf88      	it	hi
 8002f78:	3204      	addhi	r2, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7a:	4083      	lsls	r3, r0
  return HAL_OK;
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	65a2      	str	r2, [r4, #88]	@ 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f80:	6093      	str	r3, [r2, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f82:	6561      	str	r1, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002f84:	f884 5035 	strb.w	r5, [r4, #53]	@ 0x35
}
 8002f88:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f8c:	2220      	movs	r2, #32
      return HAL_TIMEOUT;
 8002f8e:	4618      	mov	r0, r3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f90:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f92:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8002f96:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f98:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8002f9c:	4329      	orrs	r1, r5
 8002f9e:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002fa0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  hdma->Instance->CR = tmp;  
 8002fa2:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002fa4:	6959      	ldr	r1, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fa6:	f021 0107 	bic.w	r1, r1, #7
 8002faa:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8002fac:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002fb0:	2d00      	cmp	r5, #0
 8002fb2:	d0ca      	beq.n	8002f4a <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fb4:	b178      	cbz	r0, 8002fd6 <HAL_DMA_Init+0xfa>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fb6:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8002fba:	d016      	beq.n	8002fea <HAL_DMA_Init+0x10e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fbc:	2a02      	cmp	r2, #2
 8002fbe:	d903      	bls.n	8002fc8 <HAL_DMA_Init+0xec>
 8002fc0:	2a03      	cmp	r2, #3
 8002fc2:	d1c2      	bne.n	8002f4a <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fc4:	01ea      	lsls	r2, r5, #7
 8002fc6:	d5c0      	bpl.n	8002f4a <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fc8:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8002fca:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002fcc:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002fce:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8002fd2:	2001      	movs	r0, #1
}
 8002fd4:	bd38      	pop	{r3, r4, r5, pc}
    switch (tmp)
 8002fd6:	2a01      	cmp	r2, #1
 8002fd8:	d003      	beq.n	8002fe2 <HAL_DMA_Init+0x106>
 8002fda:	f032 0202 	bics.w	r2, r2, #2
 8002fde:	d1b4      	bne.n	8002f4a <HAL_DMA_Init+0x6e>
 8002fe0:	e7f0      	b.n	8002fc4 <HAL_DMA_Init+0xe8>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fe2:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8002fe6:	d1b0      	bne.n	8002f4a <HAL_DMA_Init+0x6e>
 8002fe8:	e7ee      	b.n	8002fc8 <HAL_DMA_Init+0xec>
    switch (tmp)
 8002fea:	2a03      	cmp	r2, #3
 8002fec:	d8ad      	bhi.n	8002f4a <HAL_DMA_Init+0x6e>
 8002fee:	a001      	add	r0, pc, #4	@ (adr r0, 8002ff4 <HAL_DMA_Init+0x118>)
 8002ff0:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002ff4:	08002fc9 	.word	0x08002fc9
 8002ff8:	08002fc5 	.word	0x08002fc5
 8002ffc:	08002fc9 	.word	0x08002fc9
 8003000:	08002fe3 	.word	0x08002fe3
 8003004:	e010803f 	.word	0xe010803f
 8003008:	0800dad8 	.word	0x0800dad8
 800300c:	aaaaaaab 	.word	0xaaaaaaab
 8003010:	fffffc00 	.word	0xfffffc00

08003014 <HAL_DMA_Start_IT>:
{
 8003014:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hdma);
 8003016:	f890 c034 	ldrb.w	ip, [r0, #52]	@ 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301a:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 800301c:	f1bc 0f01 	cmp.w	ip, #1
 8003020:	d009      	beq.n	8003036 <HAL_DMA_Start_IT+0x22>
 8003022:	2401      	movs	r4, #1
 8003024:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003028:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 800302c:	2c01      	cmp	r4, #1
 800302e:	d005      	beq.n	800303c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8003030:	2300      	movs	r3, #0
 8003032:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  __HAL_LOCK(hdma);
 8003036:	2002      	movs	r0, #2
}
 8003038:	bc70      	pop	{r4, r5, r6}
 800303a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 800303c:	2502      	movs	r5, #2
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800303e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8003040:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003044:	2500      	movs	r5, #0
 8003046:	6545      	str	r5, [r0, #84]	@ 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003048:	6825      	ldr	r5, [r4, #0]
 800304a:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 800304e:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8003050:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003052:	6883      	ldr	r3, [r0, #8]
 8003054:	2b40      	cmp	r3, #64	@ 0x40
 8003056:	d01a      	beq.n	800308e <HAL_DMA_Start_IT+0x7a>
    hdma->Instance->PAR = SrcAddress;
 8003058:	60a1      	str	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800305a:	60e2      	str	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800305c:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 800305e:	233f      	movs	r3, #63	@ 0x3f
    if(hdma->XferHalfCpltCallback != NULL)
 8003060:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003062:	408b      	lsls	r3, r1
 8003064:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	f043 0316 	orr.w	r3, r3, #22
 800306c:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800306e:	6963      	ldr	r3, [r4, #20]
 8003070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003074:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8003076:	b11a      	cbz	r2, 8003080 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CR  |= DMA_IT_HT;
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	f043 0308 	orr.w	r3, r3, #8
 800307e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8003080:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003082:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	6023      	str	r3, [r4, #0]
}
 800308a:	bc70      	pop	{r4, r5, r6}
 800308c:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 800308e:	60a2      	str	r2, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 8003090:	60e1      	str	r1, [r4, #12]
 8003092:	e7e3      	b.n	800305c <HAL_DMA_Start_IT+0x48>

08003094 <HAL_DMA_IRQHandler>:
{
 8003094:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0;
 8003096:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600;
 8003098:	4b66      	ldr	r3, [pc, #408]	@ (8003234 <HAL_DMA_IRQHandler+0x1a0>)
{
 800309a:	b083      	sub	sp, #12
 800309c:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600;
 800309e:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0;
 80030a0:	9201      	str	r2, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a2:	2208      	movs	r2, #8
 80030a4:	e9d0 7316 	ldrd	r7, r3, [r0, #88]	@ 0x58
  tmpisr = regs->ISR;
 80030a8:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030aa:	409a      	lsls	r2, r3
 80030ac:	422a      	tst	r2, r5
 80030ae:	d004      	beq.n	80030ba <HAL_DMA_IRQHandler+0x26>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030b0:	6801      	ldr	r1, [r0, #0]
 80030b2:	6808      	ldr	r0, [r1, #0]
 80030b4:	0740      	lsls	r0, r0, #29
 80030b6:	f100 8097 	bmi.w	80031e8 <HAL_DMA_IRQHandler+0x154>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ba:	2201      	movs	r2, #1
 80030bc:	409a      	lsls	r2, r3
 80030be:	422a      	tst	r2, r5
 80030c0:	d004      	beq.n	80030cc <HAL_DMA_IRQHandler+0x38>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030c2:	6821      	ldr	r1, [r4, #0]
 80030c4:	6949      	ldr	r1, [r1, #20]
 80030c6:	0608      	lsls	r0, r1, #24
 80030c8:	f100 8088 	bmi.w	80031dc <HAL_DMA_IRQHandler+0x148>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030cc:	2204      	movs	r2, #4
 80030ce:	409a      	lsls	r2, r3
 80030d0:	422a      	tst	r2, r5
 80030d2:	d003      	beq.n	80030dc <HAL_DMA_IRQHandler+0x48>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030d4:	6821      	ldr	r1, [r4, #0]
 80030d6:	6809      	ldr	r1, [r1, #0]
 80030d8:	0789      	lsls	r1, r1, #30
 80030da:	d479      	bmi.n	80031d0 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030dc:	2210      	movs	r2, #16
 80030de:	409a      	lsls	r2, r3
 80030e0:	422a      	tst	r2, r5
 80030e2:	d003      	beq.n	80030ec <HAL_DMA_IRQHandler+0x58>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030e4:	6821      	ldr	r1, [r4, #0]
 80030e6:	6808      	ldr	r0, [r1, #0]
 80030e8:	0700      	lsls	r0, r0, #28
 80030ea:	d45e      	bmi.n	80031aa <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030ec:	2220      	movs	r2, #32
 80030ee:	409a      	lsls	r2, r3
 80030f0:	422a      	tst	r2, r5
 80030f2:	d014      	beq.n	800311e <HAL_DMA_IRQHandler+0x8a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030f4:	6821      	ldr	r1, [r4, #0]
 80030f6:	6808      	ldr	r0, [r1, #0]
 80030f8:	06c0      	lsls	r0, r0, #27
 80030fa:	d510      	bpl.n	800311e <HAL_DMA_IRQHandler+0x8a>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030fc:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030fe:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8003102:	2a05      	cmp	r2, #5
 8003104:	d033      	beq.n	800316e <HAL_DMA_IRQHandler+0xda>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003106:	680b      	ldr	r3, [r1, #0]
 8003108:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800310c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800310e:	d07b      	beq.n	8003208 <HAL_DMA_IRQHandler+0x174>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003110:	0319      	lsls	r1, r3, #12
 8003112:	f140 8086 	bpl.w	8003222 <HAL_DMA_IRQHandler+0x18e>
        if(hdma->XferCpltCallback != NULL)
 8003116:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003118:	b10b      	cbz	r3, 800311e <HAL_DMA_IRQHandler+0x8a>
          hdma->XferCpltCallback(hdma);
 800311a:	4620      	mov	r0, r4
 800311c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800311e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003120:	2b00      	cmp	r3, #0
 8003122:	d040      	beq.n	80031a6 <HAL_DMA_IRQHandler+0x112>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003124:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003126:	07da      	lsls	r2, r3, #31
 8003128:	d51a      	bpl.n	8003160 <HAL_DMA_IRQHandler+0xcc>
      __HAL_DMA_DISABLE(hdma);
 800312a:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800312c:	2105      	movs	r1, #5
  uint32_t timeout = SystemCoreClock / 9600;
 800312e:	4b42      	ldr	r3, [pc, #264]	@ (8003238 <HAL_DMA_IRQHandler+0x1a4>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8003130:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600;
 8003134:	fba3 3606 	umull	r3, r6, r3, r6
      __HAL_DMA_DISABLE(hdma);
 8003138:	6813      	ldr	r3, [r2, #0]
 800313a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600;
 800313e:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	e002      	b.n	800314a <HAL_DMA_IRQHandler+0xb6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003144:	6813      	ldr	r3, [r2, #0]
 8003146:	07db      	lsls	r3, r3, #31
 8003148:	d504      	bpl.n	8003154 <HAL_DMA_IRQHandler+0xc0>
        if (++count > timeout)
 800314a:	9b01      	ldr	r3, [sp, #4]
 800314c:	3301      	adds	r3, #1
 800314e:	42b3      	cmp	r3, r6
 8003150:	9301      	str	r3, [sp, #4]
 8003152:	d9f7      	bls.n	8003144 <HAL_DMA_IRQHandler+0xb0>
      hdma->State = HAL_DMA_STATE_READY;
 8003154:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8003156:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8003158:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800315c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8003160:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003162:	b303      	cbz	r3, 80031a6 <HAL_DMA_IRQHandler+0x112>
      hdma->XferErrorCallback(hdma);
 8003164:	4620      	mov	r0, r4
}
 8003166:	b003      	add	sp, #12
 8003168:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800316c:	4718      	bx	r3
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800316e:	680a      	ldr	r2, [r1, #0]
 8003170:	f022 0216 	bic.w	r2, r2, #22
 8003174:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003176:	694a      	ldr	r2, [r1, #20]
 8003178:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800317c:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800317e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003180:	2a00      	cmp	r2, #0
 8003182:	d053      	beq.n	800322c <HAL_DMA_IRQHandler+0x198>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003184:	680a      	ldr	r2, [r1, #0]
 8003186:	f022 0208 	bic.w	r2, r2, #8
 800318a:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318c:	223f      	movs	r2, #63	@ 0x3f
        hdma->State = HAL_DMA_STATE_READY;
 800318e:	2101      	movs	r1, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8003194:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003196:	60bb      	str	r3, [r7, #8]
        if(hdma->XferAbortCallback != NULL)
 8003198:	6d23      	ldr	r3, [r4, #80]	@ 0x50
        hdma->State = HAL_DMA_STATE_READY;
 800319a:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 800319e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1de      	bne.n	8003164 <HAL_DMA_IRQHandler+0xd0>
}
 80031a6:	b003      	add	sp, #12
 80031a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80031aa:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031ac:	680a      	ldr	r2, [r1, #0]
 80031ae:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031b2:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031b4:	d122      	bne.n	80031fc <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031b6:	05d2      	lsls	r2, r2, #23
 80031b8:	d403      	bmi.n	80031c2 <HAL_DMA_IRQHandler+0x12e>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ba:	680a      	ldr	r2, [r1, #0]
 80031bc:	f022 0208 	bic.w	r2, r2, #8
 80031c0:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80031c2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80031c4:	2a00      	cmp	r2, #0
 80031c6:	d091      	beq.n	80030ec <HAL_DMA_IRQHandler+0x58>
          hdma->XferHalfCpltCallback(hdma);
 80031c8:	4620      	mov	r0, r4
 80031ca:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031cc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80031ce:	e78d      	b.n	80030ec <HAL_DMA_IRQHandler+0x58>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031d0:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031d2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031d4:	f042 0204 	orr.w	r2, r2, #4
 80031d8:	6562      	str	r2, [r4, #84]	@ 0x54
 80031da:	e77f      	b.n	80030dc <HAL_DMA_IRQHandler+0x48>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031dc:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031e0:	f042 0202 	orr.w	r2, r2, #2
 80031e4:	6562      	str	r2, [r4, #84]	@ 0x54
 80031e6:	e771      	b.n	80030cc <HAL_DMA_IRQHandler+0x38>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031e8:	6808      	ldr	r0, [r1, #0]
 80031ea:	f020 0004 	bic.w	r0, r0, #4
 80031ee:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80031f0:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80031f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80031f4:	f042 0201 	orr.w	r2, r2, #1
 80031f8:	6562      	str	r2, [r4, #84]	@ 0x54
 80031fa:	e75e      	b.n	80030ba <HAL_DMA_IRQHandler+0x26>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031fc:	0311      	lsls	r1, r2, #12
 80031fe:	d5e0      	bpl.n	80031c2 <HAL_DMA_IRQHandler+0x12e>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003200:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8003202:	2a00      	cmp	r2, #0
 8003204:	d1e0      	bne.n	80031c8 <HAL_DMA_IRQHandler+0x134>
 8003206:	e771      	b.n	80030ec <HAL_DMA_IRQHandler+0x58>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003208:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 800320c:	d183      	bne.n	8003116 <HAL_DMA_IRQHandler+0x82>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800320e:	680a      	ldr	r2, [r1, #0]
 8003210:	f022 0210 	bic.w	r2, r2, #16
 8003214:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003216:	2201      	movs	r2, #1
          __HAL_UNLOCK(hdma);
 8003218:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800321c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003220:	e779      	b.n	8003116 <HAL_DMA_IRQHandler+0x82>
          if(hdma->XferM1CpltCallback != NULL)
 8003222:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003224:	2b00      	cmp	r3, #0
 8003226:	f47f af78 	bne.w	800311a <HAL_DMA_IRQHandler+0x86>
 800322a:	e778      	b.n	800311e <HAL_DMA_IRQHandler+0x8a>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800322c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800322e:	2a00      	cmp	r2, #0
 8003230:	d1a8      	bne.n	8003184 <HAL_DMA_IRQHandler+0xf0>
 8003232:	e7ab      	b.n	800318c <HAL_DMA_IRQHandler+0xf8>
 8003234:	200000a4 	.word	0x200000a4
 8003238:	1b4e81b5 	.word	0x1b4e81b5

0800323c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800323c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003240:	2300      	movs	r3, #0
{
 8003242:	b085      	sub	sp, #20
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003244:	f04f 0b01 	mov.w	fp, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003248:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800324a:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8003490 <HAL_GPIO_Init+0x254>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800324e:	4689      	mov	r9, r1
 8003250:	e003      	b.n	800325a <HAL_GPIO_Init+0x1e>
  for(position = 0; position < GPIO_NUMBER; position++)
 8003252:	3301      	adds	r3, #1
 8003254:	2b10      	cmp	r3, #16
 8003256:	f000 809b 	beq.w	8003390 <HAL_GPIO_Init+0x154>
    ioposition = ((uint32_t)0x01) << position;
 800325a:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800325e:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8003262:	43a2      	bics	r2, r4
 8003264:	d1f5      	bne.n	8003252 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003266:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800326a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800326e:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003270:	f001 0203 	and.w	r2, r1, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003274:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003278:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800327a:	43ed      	mvns	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800327c:	2f01      	cmp	r7, #1
 800327e:	f240 808a 	bls.w	8003396 <HAL_GPIO_Init+0x15a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003282:	2a03      	cmp	r2, #3
 8003284:	f040 80c3 	bne.w	800340e <HAL_GPIO_Init+0x1d2>
      temp = GPIOx->MODER;
 8003288:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800328a:	fa02 f20c 	lsl.w	r2, r2, ip
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800328e:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003292:	ea05 0507 	and.w	r5, r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003296:	ea42 0205 	orr.w	r2, r2, r5
      GPIOx->MODER = temp;
 800329a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800329c:	d0d9      	beq.n	8003252 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329e:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 80032a2:	f023 0503 	bic.w	r5, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032a6:	f003 0703 	and.w	r7, r3, #3
 80032aa:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032b0:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032b4:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032b6:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 80032ba:	f505 359c 	add.w	r5, r5, #79872	@ 0x13800
 80032be:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032c2:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032c6:	4e6f      	ldr	r6, [pc, #444]	@ (8003484 <HAL_GPIO_Init+0x248>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032c8:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032cc:	42b0      	cmp	r0, r6
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ce:	9203      	str	r2, [sp, #12]
 80032d0:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80032d2:	68aa      	ldr	r2, [r5, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80032d4:	ea22 020c 	bic.w	r2, r2, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80032d8:	d031      	beq.n	800333e <HAL_GPIO_Init+0x102>
 80032da:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80032de:	42b0      	cmp	r0, r6
 80032e0:	f000 80a0 	beq.w	8003424 <HAL_GPIO_Init+0x1e8>
 80032e4:	4e68      	ldr	r6, [pc, #416]	@ (8003488 <HAL_GPIO_Init+0x24c>)
 80032e6:	42b0      	cmp	r0, r6
 80032e8:	f000 80a2 	beq.w	8003430 <HAL_GPIO_Init+0x1f4>
 80032ec:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 8003494 <HAL_GPIO_Init+0x258>
 80032f0:	4560      	cmp	r0, ip
 80032f2:	f000 80a3 	beq.w	800343c <HAL_GPIO_Init+0x200>
 80032f6:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8003498 <HAL_GPIO_Init+0x25c>
 80032fa:	4560      	cmp	r0, ip
 80032fc:	f000 80a4 	beq.w	8003448 <HAL_GPIO_Init+0x20c>
 8003300:	f8df c198 	ldr.w	ip, [pc, #408]	@ 800349c <HAL_GPIO_Init+0x260>
 8003304:	4560      	cmp	r0, ip
 8003306:	f000 80ab 	beq.w	8003460 <HAL_GPIO_Init+0x224>
 800330a:	f8df c194 	ldr.w	ip, [pc, #404]	@ 80034a0 <HAL_GPIO_Init+0x264>
 800330e:	4560      	cmp	r0, ip
 8003310:	f000 80ac 	beq.w	800346c <HAL_GPIO_Init+0x230>
 8003314:	f8df c18c 	ldr.w	ip, [pc, #396]	@ 80034a4 <HAL_GPIO_Init+0x268>
 8003318:	4560      	cmp	r0, ip
 800331a:	f000 809b 	beq.w	8003454 <HAL_GPIO_Init+0x218>
 800331e:	f8df c188 	ldr.w	ip, [pc, #392]	@ 80034a8 <HAL_GPIO_Init+0x26c>
 8003322:	4560      	cmp	r0, ip
 8003324:	f000 80a8 	beq.w	8003478 <HAL_GPIO_Init+0x23c>
 8003328:	f8df c180 	ldr.w	ip, [pc, #384]	@ 80034ac <HAL_GPIO_Init+0x270>
 800332c:	4560      	cmp	r0, ip
 800332e:	bf0c      	ite	eq
 8003330:	f04f 0c09 	moveq.w	ip, #9
 8003334:	f04f 0c0a 	movne.w	ip, #10
 8003338:	fa0c f707 	lsl.w	r7, ip, r7
 800333c:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 800333e:	60aa      	str	r2, [r5, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003340:	02ce      	lsls	r6, r1, #11
        temp = EXTI->RTSR;
 8003342:	4a52      	ldr	r2, [pc, #328]	@ (800348c <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8003344:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8003348:	4e50      	ldr	r6, [pc, #320]	@ (800348c <HAL_GPIO_Init+0x250>)
  for(position = 0; position < GPIO_NUMBER; position++)
 800334a:	f103 0301 	add.w	r3, r3, #1
        temp = EXTI->RTSR;
 800334e:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8003350:	bf54      	ite	pl
 8003352:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003354:	ea48 0202 	orrmi.w	r2, r8, r2

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003358:	028f      	lsls	r7, r1, #10
        EXTI->RTSR = temp;
 800335a:	60b2      	str	r2, [r6, #8]
        temp = EXTI->FTSR;
 800335c:	68f2      	ldr	r2, [r6, #12]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 800335e:	4e4b      	ldr	r6, [pc, #300]	@ (800348c <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8003360:	bf54      	ite	pl
 8003362:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003364:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8003368:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 800336a:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800336c:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800336e:	4e47      	ldr	r6, [pc, #284]	@ (800348c <HAL_GPIO_Init+0x250>)
        temp &= ~((uint32_t)iocurrent);
 8003370:	bf54      	ite	pl
 8003372:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003374:	ea48 0202 	orrmi.w	r2, r8, r2

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003378:	03c9      	lsls	r1, r1, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 800337a:	4944      	ldr	r1, [pc, #272]	@ (800348c <HAL_GPIO_Init+0x250>)
        EXTI->EMR = temp;
 800337c:	6072      	str	r2, [r6, #4]
        temp = EXTI->IMR;
 800337e:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 8003380:	bf54      	ite	pl
 8003382:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8003384:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0; position < GPIO_NUMBER; position++)
 8003388:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 800338a:	600a      	str	r2, [r1, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800338c:	f47f af65 	bne.w	800325a <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8003390:	b005      	add	sp, #20
 8003392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8003396:	6887      	ldr	r7, [r0, #8]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003398:	2a02      	cmp	r2, #2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800339a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 800339e:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80033a2:	fa07 f70c 	lsl.w	r7, r7, ip
 80033a6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 80033aa:	6087      	str	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033ac:	f3c1 1700 	ubfx	r7, r1, #4, #1
        temp = GPIOx->OTYPER;
 80033b0:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b4:	fa07 f703 	lsl.w	r7, r7, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033b8:	ea2e 0e08 	bic.w	lr, lr, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033bc:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80033c0:	6047      	str	r7, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033c2:	f8d9 7008 	ldr.w	r7, [r9, #8]
        temp = GPIOx->PUPDR;
 80033c6:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033ca:	fa07 f70c 	lsl.w	r7, r7, ip
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033ce:	ea0e 0e05 	and.w	lr, lr, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033d2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80033d6:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d8:	f47f af56 	bne.w	8003288 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3];
 80033dc:	08df      	lsrs	r7, r3, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033de:	f003 0e07 	and.w	lr, r3, #7
 80033e2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80033e6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80033ea:	6a3e      	ldr	r6, [r7, #32]
 80033ec:	9701      	str	r7, [sp, #4]
 80033ee:	9600      	str	r6, [sp, #0]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033f0:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80033f2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80033f6:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033fa:	fa06 fe0e 	lsl.w	lr, r6, lr
 80033fe:	9e00      	ldr	r6, [sp, #0]
 8003400:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3] = temp;
 8003404:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003406:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3] = temp;
 800340a:	6237      	str	r7, [r6, #32]
 800340c:	e73c      	b.n	8003288 <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800340e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003410:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003414:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8003418:	fa07 f70c 	lsl.w	r7, r7, ip
 800341c:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8003420:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003422:	e731      	b.n	8003288 <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003424:	f04f 0c01 	mov.w	ip, #1
 8003428:	fa0c f707 	lsl.w	r7, ip, r7
 800342c:	433a      	orrs	r2, r7
 800342e:	e786      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003430:	f04f 0c02 	mov.w	ip, #2
 8003434:	fa0c f707 	lsl.w	r7, ip, r7
 8003438:	433a      	orrs	r2, r7
 800343a:	e780      	b.n	800333e <HAL_GPIO_Init+0x102>
 800343c:	f04f 0c03 	mov.w	ip, #3
 8003440:	fa0c f707 	lsl.w	r7, ip, r7
 8003444:	433a      	orrs	r2, r7
 8003446:	e77a      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003448:	f04f 0c04 	mov.w	ip, #4
 800344c:	fa0c f707 	lsl.w	r7, ip, r7
 8003450:	433a      	orrs	r2, r7
 8003452:	e774      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003454:	f04f 0c07 	mov.w	ip, #7
 8003458:	fa0c f707 	lsl.w	r7, ip, r7
 800345c:	433a      	orrs	r2, r7
 800345e:	e76e      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003460:	f04f 0c05 	mov.w	ip, #5
 8003464:	fa0c f707 	lsl.w	r7, ip, r7
 8003468:	433a      	orrs	r2, r7
 800346a:	e768      	b.n	800333e <HAL_GPIO_Init+0x102>
 800346c:	f04f 0c06 	mov.w	ip, #6
 8003470:	fa0c f707 	lsl.w	r7, ip, r7
 8003474:	433a      	orrs	r2, r7
 8003476:	e762      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003478:	f04f 0c08 	mov.w	ip, #8
 800347c:	fa0c f707 	lsl.w	r7, ip, r7
 8003480:	433a      	orrs	r2, r7
 8003482:	e75c      	b.n	800333e <HAL_GPIO_Init+0x102>
 8003484:	40020000 	.word	0x40020000
 8003488:	40020800 	.word	0x40020800
 800348c:	40013c00 	.word	0x40013c00
 8003490:	40023800 	.word	0x40023800
 8003494:	40020c00 	.word	0x40020c00
 8003498:	40021000 	.word	0x40021000
 800349c:	40021400 	.word	0x40021400
 80034a0:	40021800 	.word	0x40021800
 80034a4:	40021c00 	.word	0x40021c00
 80034a8:	40022000 	.word	0x40022000
 80034ac:	40022400 	.word	0x40022400

080034b0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034b0:	6903      	ldr	r3, [r0, #16]
 80034b2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80034b4:	bf14      	ite	ne
 80034b6:	2001      	movne	r0, #1
 80034b8:	2000      	moveq	r0, #0
 80034ba:	4770      	bx	lr

080034bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034bc:	b902      	cbnz	r2, 80034c0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80034be:	0409      	lsls	r1, r1, #16
 80034c0:	6181      	str	r1, [r0, #24]
  }
}
 80034c2:	4770      	bx	lr

080034c4 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034c4:	2800      	cmp	r0, #0
 80034c6:	d04e      	beq.n	8003566 <HAL_I2C_Init+0xa2>
{
 80034c8:	b510      	push	{r4, lr}
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034ca:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80034ce:	4604      	mov	r4, r0
 80034d0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d041      	beq.n	800355c <HAL_I2C_Init+0x98>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034d8:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034da:	2124      	movs	r1, #36	@ 0x24

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034dc:	6862      	ldr	r2, [r4, #4]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80034de:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 80034e2:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034e8:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80034ea:	f021 0101 	bic.w	r1, r1, #1
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034ee:	2801      	cmp	r0, #1
  __HAL_I2C_DISABLE(hi2c);
 80034f0:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034f2:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034f4:	689a      	ldr	r2, [r3, #8]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034f6:	68a1      	ldr	r1, [r4, #8]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034fc:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034fe:	d029      	beq.n	8003554 <HAL_I2C_Init+0x90>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003500:	f441 4104 	orr.w	r1, r1, #33792	@ 0x8400
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003504:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003506:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003508:	d102      	bne.n	8003510 <HAL_I2C_Init+0x4c>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800350a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800350e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003510:	6858      	ldr	r0, [r3, #4]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 8003512:	f04f 0c20 	mov.w	ip, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003516:	4915      	ldr	r1, [pc, #84]	@ (800356c <HAL_I2C_Init+0xa8>)
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003518:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800351a:	4301      	orrs	r1, r0
 800351c:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800351e:	68d9      	ldr	r1, [r3, #12]
 8003520:	f421 4100 	bic.w	r1, r1, #32768	@ 0x8000
 8003524:	60d9      	str	r1, [r3, #12]
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003526:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800352a:	4302      	orrs	r2, r0
 800352c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003530:	e9d4 1007 	ldrd	r1, r0, [r4, #28]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003534:	60da      	str	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003536:	2200      	movs	r2, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003538:	4301      	orrs	r1, r0
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 800353a:	4610      	mov	r0, r2
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800353c:	6019      	str	r1, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	f041 0101 	orr.w	r1, r1, #1
 8003544:	6019      	str	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003546:	6462      	str	r2, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003548:	f884 c041 	strb.w	ip, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800354c:	6322      	str	r2, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800354e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
}
 8003552:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003554:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8003558:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800355a:	e7d9      	b.n	8003510 <HAL_I2C_Init+0x4c>
    hi2c->Lock = HAL_UNLOCKED;
 800355c:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8003560:	f7fe f98e 	bl	8001880 <HAL_I2C_MspInit>
 8003564:	e7b8      	b.n	80034d8 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 8003566:	2001      	movs	r0, #1
}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	02008000 	.word	0x02008000

08003570 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003570:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8003574:	2a20      	cmp	r2, #32
 8003576:	d123      	bne.n	80035c0 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003578:	fa5f fc82 	uxtb.w	ip, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8003580:	4603      	mov	r3, r0
 8003582:	2a01      	cmp	r2, #1
 8003584:	d01c      	beq.n	80035c0 <HAL_I2CEx_ConfigAnalogFilter+0x50>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003586:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003588:	2024      	movs	r0, #36	@ 0x24
{
 800358a:	b500      	push	{lr}
    hi2c->State = HAL_I2C_STATE_BUSY;
 800358c:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003590:	f04f 0e00 	mov.w	lr, #0
    __HAL_I2C_DISABLE(hi2c);
 8003594:	6810      	ldr	r0, [r2, #0]
 8003596:	f020 0001 	bic.w	r0, r0, #1
 800359a:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800359c:	6810      	ldr	r0, [r2, #0]
 800359e:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80035a2:	6010      	str	r0, [r2, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80035a4:	6810      	ldr	r0, [r2, #0]
 80035a6:	4301      	orrs	r1, r0

    return HAL_OK;
 80035a8:	4670      	mov	r0, lr
    hi2c->Instance->CR1 |= AnalogFilter;
 80035aa:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80035ac:	6811      	ldr	r1, [r2, #0]
 80035ae:	f041 0101 	orr.w	r1, r1, #1
 80035b2:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80035b4:	f883 c041 	strb.w	ip, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80035b8:	f883 e040 	strb.w	lr, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80035bc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 80035c0:	2002      	movs	r0, #2
}
 80035c2:	4770      	bx	lr

080035c4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c4:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80035c8:	2a20      	cmp	r2, #32
 80035ca:	d122      	bne.n	8003612 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
 80035cc:	4603      	mov	r3, r0
{
 80035ce:	b500      	push	{lr}
 80035d0:	fa5f fe82 	uxtb.w	lr, r2
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035d4:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80035d8:	2a01      	cmp	r2, #1
 80035da:	d01c      	beq.n	8003616 <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035dc:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80035de:	2024      	movs	r0, #36	@ 0x24
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e0:	f04f 0c00 	mov.w	ip, #0
    hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	f883 0041 	strb.w	r0, [r3, #65]	@ 0x41
    __HAL_I2C_DISABLE(hi2c);
 80035e8:	6810      	ldr	r0, [r2, #0]
 80035ea:	f020 0001 	bic.w	r0, r0, #1
 80035ee:	6010      	str	r0, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 80035f0:	6810      	ldr	r0, [r2, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80035f2:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00
    tmpreg |= DigitalFilter << 8U;
 80035f6:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    return HAL_OK;
 80035fa:	4660      	mov	r0, ip
    hi2c->Instance->CR1 = tmpreg;
 80035fc:	6011      	str	r1, [r2, #0]
    __HAL_I2C_ENABLE(hi2c);
 80035fe:	6811      	ldr	r1, [r2, #0]
 8003600:	f041 0101 	orr.w	r1, r1, #1
 8003604:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003606:	f883 e041 	strb.w	lr, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 800360a:	f883 c040 	strb.w	ip, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800360e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_LOCK(hi2c);
 8003612:	2002      	movs	r0, #2
}
 8003614:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003616:	2002      	movs	r0, #2
}
 8003618:	f85d fb04 	ldr.w	pc, [sp], #4

0800361c <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 800361c:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <HAL_PWREx_EnableOverDrive+0x6c>)
 800361e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003620:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
{
 8003624:	b530      	push	{r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8003626:	641a      	str	r2, [r3, #64]	@ 0x40
{
 8003628:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800362a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800362c:	4c17      	ldr	r4, [pc, #92]	@ (800368c <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800362e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800363c:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800363e:	f7fe fe5b 	bl	80022f8 <HAL_GetTick>
 8003642:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003644:	e005      	b.n	8003652 <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003646:	f7fe fe57 	bl	80022f8 <HAL_GetTick>
 800364a:	1b40      	subs	r0, r0, r5
 800364c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003650:	d817      	bhi.n	8003682 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003652:	6863      	ldr	r3, [r4, #4]
 8003654:	03da      	lsls	r2, r3, #15
 8003656:	d5f6      	bpl.n	8003646 <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003658:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800365a:	4d0c      	ldr	r5, [pc, #48]	@ (800368c <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800365c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003660:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003662:	f7fe fe49 	bl	80022f8 <HAL_GetTick>
 8003666:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003668:	e005      	b.n	8003676 <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800366a:	f7fe fe45 	bl	80022f8 <HAL_GetTick>
 800366e:	1b00      	subs	r0, r0, r4
 8003670:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8003674:	d805      	bhi.n	8003682 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003676:	686b      	ldr	r3, [r5, #4]
 8003678:	039b      	lsls	r3, r3, #14
 800367a:	d5f6      	bpl.n	800366a <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800367c:	2000      	movs	r0, #0
}
 800367e:	b003      	add	sp, #12
 8003680:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 8003682:	2003      	movs	r0, #3
}
 8003684:	b003      	add	sp, #12
 8003686:	bd30      	pop	{r4, r5, pc}
 8003688:	40023800 	.word	0x40023800
 800368c:	40007000 	.word	0x40007000

08003690 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003690:	2800      	cmp	r0, #0
 8003692:	f000 81bd 	beq.w	8003a10 <HAL_RCC_OscConfig+0x380>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003696:	6803      	ldr	r3, [r0, #0]
{
 8003698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800369c:	07dd      	lsls	r5, r3, #31
{
 800369e:	b082      	sub	sp, #8
 80036a0:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a2:	d535      	bpl.n	8003710 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036a4:	499a      	ldr	r1, [pc, #616]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 80036a6:	688a      	ldr	r2, [r1, #8]
 80036a8:	f002 020c 	and.w	r2, r2, #12
 80036ac:	2a04      	cmp	r2, #4
 80036ae:	f000 80e0 	beq.w	8003872 <HAL_RCC_OscConfig+0x1e2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036b2:	688a      	ldr	r2, [r1, #8]
 80036b4:	f002 020c 	and.w	r2, r2, #12
 80036b8:	2a08      	cmp	r2, #8
 80036ba:	f000 80d6 	beq.w	800386a <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036be:	6863      	ldr	r3, [r4, #4]
 80036c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036c4:	d010      	beq.n	80036e8 <HAL_RCC_OscConfig+0x58>
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f000 80fd 	beq.w	80038c6 <HAL_RCC_OscConfig+0x236>
 80036cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80036d0:	4b8f      	ldr	r3, [pc, #572]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	f000 818c 	beq.w	80039f0 <HAL_RCC_OscConfig+0x360>
 80036d8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036e4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e6:	e004      	b.n	80036f2 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036e8:	4a89      	ldr	r2, [pc, #548]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 80036ea:	6813      	ldr	r3, [r2, #0]
 80036ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036f0:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f2:	f7fe fe01 	bl	80022f8 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f6:	4e86      	ldr	r6, [pc, #536]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 80036f8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fa:	e005      	b.n	8003708 <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036fc:	f7fe fdfc 	bl	80022f8 <HAL_GetTick>
 8003700:	1b40      	subs	r0, r0, r5
 8003702:	2864      	cmp	r0, #100	@ 0x64
 8003704:	f200 80db 	bhi.w	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003708:	6833      	ldr	r3, [r6, #0]
 800370a:	039b      	lsls	r3, r3, #14
 800370c:	d5f6      	bpl.n	80036fc <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800370e:	6823      	ldr	r3, [r4, #0]
 8003710:	079d      	lsls	r5, r3, #30
 8003712:	d527      	bpl.n	8003764 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003714:	4a7e      	ldr	r2, [pc, #504]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 8003716:	6891      	ldr	r1, [r2, #8]
 8003718:	f011 0f0c 	tst.w	r1, #12
 800371c:	d07e      	beq.n	800381c <HAL_RCC_OscConfig+0x18c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800371e:	6891      	ldr	r1, [r2, #8]
 8003720:	f001 010c 	and.w	r1, r1, #12
 8003724:	2908      	cmp	r1, #8
 8003726:	d076      	beq.n	8003816 <HAL_RCC_OscConfig+0x186>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003728:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800372a:	4d79      	ldr	r5, [pc, #484]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 8104 	beq.w	800393a <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_HSI_ENABLE();
 8003732:	682b      	ldr	r3, [r5, #0]
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800373a:	f7fe fddd 	bl	80022f8 <HAL_GetTick>
 800373e:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003740:	e005      	b.n	800374e <HAL_RCC_OscConfig+0xbe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003742:	f7fe fdd9 	bl	80022f8 <HAL_GetTick>
 8003746:	1b80      	subs	r0, r0, r6
 8003748:	2802      	cmp	r0, #2
 800374a:	f200 80b8 	bhi.w	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374e:	682b      	ldr	r3, [r5, #0]
 8003750:	079f      	lsls	r7, r3, #30
 8003752:	d5f6      	bpl.n	8003742 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003754:	682b      	ldr	r3, [r5, #0]
 8003756:	6922      	ldr	r2, [r4, #16]
 8003758:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800375c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003760:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003762:	6823      	ldr	r3, [r4, #0]
 8003764:	071a      	lsls	r2, r3, #28
 8003766:	d41f      	bmi.n	80037a8 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003768:	075e      	lsls	r6, r3, #29
 800376a:	d534      	bpl.n	80037d6 <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800376c:	4b68      	ldr	r3, [pc, #416]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 800376e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003770:	00d5      	lsls	r5, r2, #3
 8003772:	d56f      	bpl.n	8003854 <HAL_RCC_OscConfig+0x1c4>
  FlagStatus pwrclkchanged = RESET;
 8003774:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003776:	4e67      	ldr	r6, [pc, #412]	@ (8003914 <HAL_RCC_OscConfig+0x284>)
 8003778:	6833      	ldr	r3, [r6, #0]
 800377a:	05d8      	lsls	r0, r3, #23
 800377c:	f140 808f 	bpl.w	800389e <HAL_RCC_OscConfig+0x20e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003780:	68a3      	ldr	r3, [r4, #8]
 8003782:	2b01      	cmp	r3, #1
 8003784:	f000 80eb 	beq.w	800395e <HAL_RCC_OscConfig+0x2ce>
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80b2 	beq.w	80038f2 <HAL_RCC_OscConfig+0x262>
 800378e:	2b05      	cmp	r3, #5
 8003790:	4b5f      	ldr	r3, [pc, #380]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 8003792:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003794:	f000 8134 	beq.w	8003a00 <HAL_RCC_OscConfig+0x370>
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	671a      	str	r2, [r3, #112]	@ 0x70
 800379e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80037a0:	f022 0204 	bic.w	r2, r2, #4
 80037a4:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037a6:	e0df      	b.n	8003968 <HAL_RCC_OscConfig+0x2d8>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037a8:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80037aa:	4d59      	ldr	r5, [pc, #356]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d040      	beq.n	8003832 <HAL_RCC_OscConfig+0x1a2>
      __HAL_RCC_LSI_ENABLE();
 80037b0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80037b8:	f7fe fd9e 	bl	80022f8 <HAL_GetTick>
 80037bc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037be:	e004      	b.n	80037ca <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c0:	f7fe fd9a 	bl	80022f8 <HAL_GetTick>
 80037c4:	1b80      	subs	r0, r0, r6
 80037c6:	2802      	cmp	r0, #2
 80037c8:	d879      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ca:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80037cc:	079b      	lsls	r3, r3, #30
 80037ce:	d5f7      	bpl.n	80037c0 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d0:	6823      	ldr	r3, [r4, #0]
 80037d2:	075e      	lsls	r6, r3, #29
 80037d4:	d4ca      	bmi.n	800376c <HAL_RCC_OscConfig+0xdc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037d6:	69a3      	ldr	r3, [r4, #24]
 80037d8:	b1cb      	cbz	r3, 800380e <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037da:	4d4d      	ldr	r5, [pc, #308]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 80037dc:	68aa      	ldr	r2, [r5, #8]
 80037de:	f002 020c 	and.w	r2, r2, #12
 80037e2:	2a08      	cmp	r2, #8
 80037e4:	f000 80d3 	beq.w	800398e <HAL_RCC_OscConfig+0x2fe>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037e8:	2b02      	cmp	r3, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ea:	682b      	ldr	r3, [r5, #0]
 80037ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037f0:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037f2:	f000 810f 	beq.w	8003a14 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037f6:	f7fe fd7f 	bl	80022f8 <HAL_GetTick>
 80037fa:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037fc:	e004      	b.n	8003808 <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fe:	f7fe fd7b 	bl	80022f8 <HAL_GetTick>
 8003802:	1b00      	subs	r0, r0, r4
 8003804:	2802      	cmp	r0, #2
 8003806:	d85a      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	019b      	lsls	r3, r3, #6
 800380c:	d4f7      	bmi.n	80037fe <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 800380e:	2000      	movs	r0, #0
}
 8003810:	b002      	add	sp, #8
 8003812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003816:	6852      	ldr	r2, [r2, #4]
 8003818:	0251      	lsls	r1, r2, #9
 800381a:	d485      	bmi.n	8003728 <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381c:	4a3c      	ldr	r2, [pc, #240]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 800381e:	6812      	ldr	r2, [r2, #0]
 8003820:	0792      	lsls	r2, r2, #30
 8003822:	d530      	bpl.n	8003886 <HAL_RCC_OscConfig+0x1f6>
 8003824:	68e2      	ldr	r2, [r4, #12]
 8003826:	2a01      	cmp	r2, #1
 8003828:	d02d      	beq.n	8003886 <HAL_RCC_OscConfig+0x1f6>
    return HAL_ERROR;
 800382a:	2001      	movs	r0, #1
}
 800382c:	b002      	add	sp, #8
 800382e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003832:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800383a:	f7fe fd5d 	bl	80022f8 <HAL_GetTick>
 800383e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003840:	e004      	b.n	800384c <HAL_RCC_OscConfig+0x1bc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003842:	f7fe fd59 	bl	80022f8 <HAL_GetTick>
 8003846:	1b80      	subs	r0, r0, r6
 8003848:	2802      	cmp	r0, #2
 800384a:	d838      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800384c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800384e:	079f      	lsls	r7, r3, #30
 8003850:	d4f7      	bmi.n	8003842 <HAL_RCC_OscConfig+0x1b2>
 8003852:	e7bd      	b.n	80037d0 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003854:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8003856:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003858:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800385c:	641a      	str	r2, [r3, #64]	@ 0x40
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003864:	9301      	str	r3, [sp, #4]
 8003866:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003868:	e785      	b.n	8003776 <HAL_RCC_OscConfig+0xe6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800386a:	684a      	ldr	r2, [r1, #4]
 800386c:	0251      	lsls	r1, r2, #9
 800386e:	f57f af26 	bpl.w	80036be <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003872:	4a27      	ldr	r2, [pc, #156]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 8003874:	6812      	ldr	r2, [r2, #0]
 8003876:	0392      	lsls	r2, r2, #14
 8003878:	f57f af4a 	bpl.w	8003710 <HAL_RCC_OscConfig+0x80>
 800387c:	6862      	ldr	r2, [r4, #4]
 800387e:	2a00      	cmp	r2, #0
 8003880:	f47f af46 	bne.w	8003710 <HAL_RCC_OscConfig+0x80>
 8003884:	e7d1      	b.n	800382a <HAL_RCC_OscConfig+0x19a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003886:	4922      	ldr	r1, [pc, #136]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 8003888:	6920      	ldr	r0, [r4, #16]
 800388a:	680a      	ldr	r2, [r1, #0]
 800388c:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 8003890:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003894:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003896:	071a      	lsls	r2, r3, #28
 8003898:	f57f af66 	bpl.w	8003768 <HAL_RCC_OscConfig+0xd8>
 800389c:	e784      	b.n	80037a8 <HAL_RCC_OscConfig+0x118>
      PWR->CR1 |= PWR_CR1_DBP;
 800389e:	6833      	ldr	r3, [r6, #0]
 80038a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80038a6:	f7fe fd27 	bl	80022f8 <HAL_GetTick>
 80038aa:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ac:	6833      	ldr	r3, [r6, #0]
 80038ae:	05d9      	lsls	r1, r3, #23
 80038b0:	f53f af66 	bmi.w	8003780 <HAL_RCC_OscConfig+0xf0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b4:	f7fe fd20 	bl	80022f8 <HAL_GetTick>
 80038b8:	1bc0      	subs	r0, r0, r7
 80038ba:	2864      	cmp	r0, #100	@ 0x64
 80038bc:	d9f6      	bls.n	80038ac <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 80038be:	2003      	movs	r0, #3
}
 80038c0:	b002      	add	sp, #8
 80038c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038c6:	4d12      	ldr	r5, [pc, #72]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
 80038c8:	682b      	ldr	r3, [r5, #0]
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ce:	602b      	str	r3, [r5, #0]
 80038d0:	682b      	ldr	r3, [r5, #0]
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80038d8:	f7fe fd0e 	bl	80022f8 <HAL_GetTick>
 80038dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038de:	e004      	b.n	80038ea <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e0:	f7fe fd0a 	bl	80022f8 <HAL_GetTick>
 80038e4:	1b80      	subs	r0, r0, r6
 80038e6:	2864      	cmp	r0, #100	@ 0x64
 80038e8:	d8e9      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ea:	682b      	ldr	r3, [r5, #0]
 80038ec:	039f      	lsls	r7, r3, #14
 80038ee:	d4f7      	bmi.n	80038e0 <HAL_RCC_OscConfig+0x250>
 80038f0:	e70d      	b.n	800370e <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f2:	4e07      	ldr	r6, [pc, #28]	@ (8003910 <HAL_RCC_OscConfig+0x280>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f4:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038f8:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	6733      	str	r3, [r6, #112]	@ 0x70
 8003900:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003902:	f023 0304 	bic.w	r3, r3, #4
 8003906:	6733      	str	r3, [r6, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003908:	f7fe fcf6 	bl	80022f8 <HAL_GetTick>
 800390c:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x292>
 8003910:	40023800 	.word	0x40023800
 8003914:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003918:	f7fe fcee 	bl	80022f8 <HAL_GetTick>
 800391c:	1bc0      	subs	r0, r0, r7
 800391e:	4540      	cmp	r0, r8
 8003920:	d8cd      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003922:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8003924:	079b      	lsls	r3, r3, #30
 8003926:	d4f7      	bmi.n	8003918 <HAL_RCC_OscConfig+0x288>
    if (pwrclkchanged == SET)
 8003928:	2d00      	cmp	r5, #0
 800392a:	f43f af54 	beq.w	80037d6 <HAL_RCC_OscConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 800392e:	4a52      	ldr	r2, [pc, #328]	@ (8003a78 <HAL_RCC_OscConfig+0x3e8>)
 8003930:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8003932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003936:	6413      	str	r3, [r2, #64]	@ 0x40
 8003938:	e74d      	b.n	80037d6 <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 800393a:	682b      	ldr	r3, [r5, #0]
 800393c:	f023 0301 	bic.w	r3, r3, #1
 8003940:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003942:	f7fe fcd9 	bl	80022f8 <HAL_GetTick>
 8003946:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003948:	e004      	b.n	8003954 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800394a:	f7fe fcd5 	bl	80022f8 <HAL_GetTick>
 800394e:	1b80      	subs	r0, r0, r6
 8003950:	2802      	cmp	r0, #2
 8003952:	d8b4      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003954:	682b      	ldr	r3, [r5, #0]
 8003956:	0799      	lsls	r1, r3, #30
 8003958:	d4f7      	bmi.n	800394a <HAL_RCC_OscConfig+0x2ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800395a:	6823      	ldr	r3, [r4, #0]
 800395c:	e702      	b.n	8003764 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800395e:	4a46      	ldr	r2, [pc, #280]	@ (8003a78 <HAL_RCC_OscConfig+0x3e8>)
 8003960:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8003968:	f7fe fcc6 	bl	80022f8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800396c:	4f42      	ldr	r7, [pc, #264]	@ (8003a78 <HAL_RCC_OscConfig+0x3e8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800396e:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003972:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003974:	e004      	b.n	8003980 <HAL_RCC_OscConfig+0x2f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003976:	f7fe fcbf 	bl	80022f8 <HAL_GetTick>
 800397a:	1b80      	subs	r0, r0, r6
 800397c:	4540      	cmp	r0, r8
 800397e:	d89e      	bhi.n	80038be <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003982:	079a      	lsls	r2, r3, #30
 8003984:	d5f7      	bpl.n	8003976 <HAL_RCC_OscConfig+0x2e6>
    if (pwrclkchanged == SET)
 8003986:	2d00      	cmp	r5, #0
 8003988:	f43f af25 	beq.w	80037d6 <HAL_RCC_OscConfig+0x146>
 800398c:	e7cf      	b.n	800392e <HAL_RCC_OscConfig+0x29e>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800398e:	2b01      	cmp	r3, #1
      pll_config = RCC->PLLCFGR;
 8003990:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003992:	f43f af4a 	beq.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003996:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800399a:	69e1      	ldr	r1, [r4, #28]
 800399c:	428b      	cmp	r3, r1
 800399e:	f47f af44 	bne.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039a2:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a6:	6a21      	ldr	r1, [r4, #32]
 80039a8:	428b      	cmp	r3, r1
 80039aa:	f47f af3e 	bne.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ae:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80039b2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80039b4:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039b6:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80039ba:	f47f af36 	bne.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039c0:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 80039c4:	085b      	lsrs	r3, r3, #1
 80039c6:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039c8:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80039cc:	f47f af2d 	bne.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039d0:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 80039d4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80039d6:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 80039da:	f47f af26 	bne.w	800382a <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80039e0:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039e4:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 80039e8:	bf14      	ite	ne
 80039ea:	2001      	movne	r0, #1
 80039ec:	2000      	moveq	r0, #0
 80039ee:	e70f      	b.n	8003810 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80039fc:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039fe:	e678      	b.n	80036f2 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a00:	f042 0204 	orr.w	r2, r2, #4
 8003a04:	671a      	str	r2, [r3, #112]	@ 0x70
 8003a06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a08:	f042 0201 	orr.w	r2, r2, #1
 8003a0c:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a0e:	e7ab      	b.n	8003968 <HAL_RCC_OscConfig+0x2d8>
    return HAL_ERROR;
 8003a10:	2001      	movs	r0, #1
}
 8003a12:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8003a14:	f7fe fc70 	bl	80022f8 <HAL_GetTick>
 8003a18:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a1a:	e005      	b.n	8003a28 <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7fe fc6c 	bl	80022f8 <HAL_GetTick>
 8003a20:	1b80      	subs	r0, r0, r6
 8003a22:	2802      	cmp	r0, #2
 8003a24:	f63f af4b 	bhi.w	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	0199      	lsls	r1, r3, #6
 8003a2c:	d4f6      	bmi.n	8003a1c <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a2e:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003a32:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003a34:	430b      	orrs	r3, r1
 8003a36:	6b21      	ldr	r1, [r4, #48]	@ 0x30
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a38:	4e0f      	ldr	r6, [pc, #60]	@ (8003a78 <HAL_RCC_OscConfig+0x3e8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a3a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003a3e:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8003a42:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8003a46:	0852      	lsrs	r2, r2, #1
 8003a48:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8003a4c:	3a01      	subs	r2, #1
 8003a4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a52:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003a54:	682b      	ldr	r3, [r5, #0]
 8003a56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a5a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a5c:	f7fe fc4c 	bl	80022f8 <HAL_GetTick>
 8003a60:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a62:	e005      	b.n	8003a70 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a64:	f7fe fc48 	bl	80022f8 <HAL_GetTick>
 8003a68:	1b00      	subs	r0, r0, r4
 8003a6a:	2802      	cmp	r0, #2
 8003a6c:	f63f af27 	bhi.w	80038be <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a70:	6833      	ldr	r3, [r6, #0]
 8003a72:	019a      	lsls	r2, r3, #6
 8003a74:	d5f6      	bpl.n	8003a64 <HAL_RCC_OscConfig+0x3d4>
 8003a76:	e6ca      	b.n	800380e <HAL_RCC_OscConfig+0x17e>
 8003a78:	40023800 	.word	0x40023800

08003a7c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	f000 80b3 	beq.w	8003be8 <HAL_RCC_ClockConfig+0x16c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a82:	4a61      	ldr	r2, [pc, #388]	@ (8003c08 <HAL_RCC_ClockConfig+0x18c>)
 8003a84:	6813      	ldr	r3, [r2, #0]
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	428b      	cmp	r3, r1
{
 8003a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a90:	4604      	mov	r4, r0
 8003a92:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a94:	d20c      	bcs.n	8003ab0 <HAL_RCC_ClockConfig+0x34>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a96:	6813      	ldr	r3, [r2, #0]
 8003a98:	f023 030f 	bic.w	r3, r3, #15
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa0:	6813      	ldr	r3, [r2, #0]
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	428b      	cmp	r3, r1
 8003aa8:	d002      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8003aaa:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 8003aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	0798      	lsls	r0, r3, #30
 8003ab4:	d514      	bpl.n	8003ae0 <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ab6:	0759      	lsls	r1, r3, #29
 8003ab8:	d504      	bpl.n	8003ac4 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003aba:	4954      	ldr	r1, [pc, #336]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003abc:	688a      	ldr	r2, [r1, #8]
 8003abe:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003ac2:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac4:	071a      	lsls	r2, r3, #28
 8003ac6:	d504      	bpl.n	8003ad2 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ac8:	4950      	ldr	r1, [pc, #320]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003aca:	688a      	ldr	r2, [r1, #8]
 8003acc:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003ad0:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad2:	494e      	ldr	r1, [pc, #312]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003ad4:	68a0      	ldr	r0, [r4, #8]
 8003ad6:	688a      	ldr	r2, [r1, #8]
 8003ad8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003adc:	4302      	orrs	r2, r0
 8003ade:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ae0:	07df      	lsls	r7, r3, #31
 8003ae2:	d520      	bpl.n	8003b26 <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae4:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae6:	4b49      	ldr	r3, [pc, #292]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae8:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aea:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003aec:	d07e      	beq.n	8003bec <HAL_RCC_ClockConfig+0x170>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aee:	2a02      	cmp	r2, #2
 8003af0:	d077      	beq.n	8003be2 <HAL_RCC_ClockConfig+0x166>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af2:	0799      	lsls	r1, r3, #30
 8003af4:	d5d9      	bpl.n	8003aaa <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003af6:	4e45      	ldr	r6, [pc, #276]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003af8:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003afc:	68b3      	ldr	r3, [r6, #8]
 8003afe:	f023 0303 	bic.w	r3, r3, #3
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8003b06:	f7fe fbf7 	bl	80022f8 <HAL_GetTick>
 8003b0a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b0c:	e004      	b.n	8003b18 <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b0e:	f7fe fbf3 	bl	80022f8 <HAL_GetTick>
 8003b12:	1bc0      	subs	r0, r0, r7
 8003b14:	4540      	cmp	r0, r8
 8003b16:	d86c      	bhi.n	8003bf2 <HAL_RCC_ClockConfig+0x176>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b18:	68b3      	ldr	r3, [r6, #8]
 8003b1a:	6862      	ldr	r2, [r4, #4]
 8003b1c:	f003 030c 	and.w	r3, r3, #12
 8003b20:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003b24:	d1f3      	bne.n	8003b0e <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b26:	4a38      	ldr	r2, [pc, #224]	@ (8003c08 <HAL_RCC_ClockConfig+0x18c>)
 8003b28:	6813      	ldr	r3, [r2, #0]
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	42ab      	cmp	r3, r5
 8003b30:	d909      	bls.n	8003b46 <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b32:	6813      	ldr	r3, [r2, #0]
 8003b34:	f023 030f 	bic.w	r3, r3, #15
 8003b38:	432b      	orrs	r3, r5
 8003b3a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3c:	6813      	ldr	r3, [r2, #0]
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	42ab      	cmp	r3, r5
 8003b44:	d1b1      	bne.n	8003aaa <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b46:	6823      	ldr	r3, [r4, #0]
 8003b48:	075a      	lsls	r2, r3, #29
 8003b4a:	d506      	bpl.n	8003b5a <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4c:	492f      	ldr	r1, [pc, #188]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003b4e:	68e0      	ldr	r0, [r4, #12]
 8003b50:	688a      	ldr	r2, [r1, #8]
 8003b52:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8003b56:	4302      	orrs	r2, r0
 8003b58:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5a:	071b      	lsls	r3, r3, #28
 8003b5c:	d431      	bmi.n	8003bc2 <HAL_RCC_ClockConfig+0x146>
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b5e:	492b      	ldr	r1, [pc, #172]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003b60:	688b      	ldr	r3, [r1, #8]
 8003b62:	f003 030c 	and.w	r3, r3, #12
 8003b66:	2b04      	cmp	r3, #4
 8003b68:	d039      	beq.n	8003bde <HAL_RCC_ClockConfig+0x162>
 8003b6a:	2b08      	cmp	r3, #8
 8003b6c:	d118      	bne.n	8003ba0 <HAL_RCC_ClockConfig+0x124>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b6e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b70:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b72:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b76:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003b78:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8003b7c:	d03b      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x17a>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b7e:	4824      	ldr	r0, [pc, #144]	@ (8003c10 <HAL_RCC_ClockConfig+0x194>)
 8003b80:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003b84:	2300      	movs	r3, #0
 8003b86:	fba1 0100 	umull	r0, r1, r1, r0
 8003b8a:	f7fc fd11 	bl	80005b0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003b96:	3301      	adds	r3, #1
 8003b98:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8003b9a:	fbb0 f3f3 	udiv	r3, r0, r3
    {
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x126>
      sysclockfreq = HSI_VALUE;
 8003ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8003c14 <HAL_RCC_ClockConfig+0x198>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ba2:	4a1a      	ldr	r2, [pc, #104]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003ba4:	4c1c      	ldr	r4, [pc, #112]	@ (8003c18 <HAL_RCC_ClockConfig+0x19c>)
 8003ba6:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 8003ba8:	481c      	ldr	r0, [pc, #112]	@ (8003c1c <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003baa:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003bae:	491c      	ldr	r1, [pc, #112]	@ (8003c20 <HAL_RCC_ClockConfig+0x1a4>)
  HAL_InitTick(uwTickPrio);
 8003bb0:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bb2:	5ca2      	ldrb	r2, [r4, r2]
 8003bb4:	40d3      	lsrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8003bb8:	f7fe fb62 	bl	8002280 <HAL_InitTick>
  return HAL_OK;
 8003bbc:	2000      	movs	r0, #0
}
 8003bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bc2:	4a12      	ldr	r2, [pc, #72]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
 8003bc4:	6921      	ldr	r1, [r4, #16]
 8003bc6:	6893      	ldr	r3, [r2, #8]
 8003bc8:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003bcc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bd0:	490e      	ldr	r1, [pc, #56]	@ (8003c0c <HAL_RCC_ClockConfig+0x190>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bd2:	6093      	str	r3, [r2, #8]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bd4:	688b      	ldr	r3, [r1, #8]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	d1c5      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xee>
 8003bde:	4b0c      	ldr	r3, [pc, #48]	@ (8003c10 <HAL_RCC_ClockConfig+0x194>)
 8003be0:	e7df      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x126>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003be2:	0198      	lsls	r0, r3, #6
 8003be4:	d487      	bmi.n	8003af6 <HAL_RCC_ClockConfig+0x7a>
 8003be6:	e760      	b.n	8003aaa <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003be8:	2001      	movs	r0, #1
}
 8003bea:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bec:	039e      	lsls	r6, r3, #14
 8003bee:	d482      	bmi.n	8003af6 <HAL_RCC_ClockConfig+0x7a>
 8003bf0:	e75b      	b.n	8003aaa <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8003bf2:	2003      	movs	r0, #3
 8003bf4:	e75a      	b.n	8003aac <HAL_RCC_ClockConfig+0x30>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bf6:	4807      	ldr	r0, [pc, #28]	@ (8003c14 <HAL_RCC_ClockConfig+0x198>)
 8003bf8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003bfc:	fba1 0100 	umull	r0, r1, r1, r0
 8003c00:	f7fc fcd6 	bl	80005b0 <__aeabi_uldivmod>
 8003c04:	e7c3      	b.n	8003b8e <HAL_RCC_ClockConfig+0x112>
 8003c06:	bf00      	nop
 8003c08:	40023c00 	.word	0x40023c00
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	01312d00 	.word	0x01312d00
 8003c14:	00f42400 	.word	0x00f42400
 8003c18:	0800dac8 	.word	0x0800dac8
 8003c1c:	200000ac 	.word	0x200000ac
 8003c20:	200000a4 	.word	0x200000a4

08003c24 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c24:	6803      	ldr	r3, [r0, #0]
{
 8003c26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c2a:	f013 0601 	ands.w	r6, r3, #1
{
 8003c2e:	b083      	sub	sp, #12
 8003c30:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c32:	d00b      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c34:	4a94      	ldr	r2, [pc, #592]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c36:	6891      	ldr	r1, [r2, #8]
 8003c38:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8003c3c:	6091      	str	r1, [r2, #8]
 8003c3e:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8003c40:	6891      	ldr	r1, [r2, #8]
 8003c42:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003c44:	fab6 f686 	clz	r6, r6
 8003c48:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c4a:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003c4c:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8003c50:	d010      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c52:	498d      	ldr	r1, [pc, #564]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c54:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003c56:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c5a:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c5e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003c62:	ea42 0205 	orr.w	r2, r2, r5
 8003c66:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c6a:	f000 8239 	beq.w	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003c6e:	fab5 f585 	clz	r5, r5
 8003c72:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003c74:	02d9      	lsls	r1, r3, #11
 8003c76:	d510      	bpl.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c78:	4883      	ldr	r0, [pc, #524]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c7a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8003c7c:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003c80:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c84:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8003c88:	ea42 0201 	orr.w	r2, r2, r1
 8003c8c:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003c90:	f000 8229 	beq.w	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8003c94:	2900      	cmp	r1, #0
 8003c96:	bf08      	it	eq
 8003c98:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8003c9a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8003c9e:	bf18      	it	ne
 8003ca0:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ca2:	069a      	lsls	r2, r3, #26
 8003ca4:	f100 81d7 	bmi.w	8004056 <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003ca8:	06da      	lsls	r2, r3, #27
 8003caa:	d50c      	bpl.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003cac:	4a76      	ldr	r2, [pc, #472]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cae:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8003cb2:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8003cb6:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8003cba:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8003cbe:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003cc0:	4301      	orrs	r1, r0
 8003cc2:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cc6:	045f      	lsls	r7, r3, #17
 8003cc8:	d508      	bpl.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cca:	496f      	ldr	r1, [pc, #444]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ccc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8003cce:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003cd2:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8003cd6:	4302      	orrs	r2, r0
 8003cd8:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cdc:	0418      	lsls	r0, r3, #16
 8003cde:	d508      	bpl.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ce0:	4969      	ldr	r1, [pc, #420]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ce2:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8003ce4:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003ce8:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8003cec:	4302      	orrs	r2, r0
 8003cee:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cf2:	03d9      	lsls	r1, r3, #15
 8003cf4:	d508      	bpl.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cf6:	4964      	ldr	r1, [pc, #400]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cf8:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8003cfa:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003cfe:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8003d02:	4302      	orrs	r2, r0
 8003d04:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d08:	039a      	lsls	r2, r3, #14
 8003d0a:	d508      	bpl.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d0c:	495e      	ldr	r1, [pc, #376]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d0e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8003d10:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d14:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8003d18:	4302      	orrs	r2, r0
 8003d1a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d1e:	065f      	lsls	r7, r3, #25
 8003d20:	d508      	bpl.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d22:	4959      	ldr	r1, [pc, #356]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d24:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8003d26:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d2a:	f022 0203 	bic.w	r2, r2, #3
 8003d2e:	4302      	orrs	r2, r0
 8003d30:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d34:	0618      	lsls	r0, r3, #24
 8003d36:	d508      	bpl.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d38:	4953      	ldr	r1, [pc, #332]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d3a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8003d3c:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d40:	f022 020c 	bic.w	r2, r2, #12
 8003d44:	4302      	orrs	r2, r0
 8003d46:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d4a:	05d9      	lsls	r1, r3, #23
 8003d4c:	d508      	bpl.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d4e:	494e      	ldr	r1, [pc, #312]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d50:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003d52:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d56:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8003d5a:	4302      	orrs	r2, r0
 8003d5c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d60:	059a      	lsls	r2, r3, #22
 8003d62:	d508      	bpl.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d64:	4948      	ldr	r1, [pc, #288]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d66:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003d68:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d6c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003d70:	4302      	orrs	r2, r0
 8003d72:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d76:	055f      	lsls	r7, r3, #21
 8003d78:	d508      	bpl.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d7a:	4943      	ldr	r1, [pc, #268]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d7c:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8003d7e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d82:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d86:	4302      	orrs	r2, r0
 8003d88:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003d8c:	0518      	lsls	r0, r3, #20
 8003d8e:	d508      	bpl.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003d90:	493d      	ldr	r1, [pc, #244]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d94:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003d98:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003d9c:	4302      	orrs	r2, r0
 8003d9e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003da2:	04d9      	lsls	r1, r3, #19
 8003da4:	d508      	bpl.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003da6:	4938      	ldr	r1, [pc, #224]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003da8:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8003daa:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003dae:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003db2:	4302      	orrs	r2, r0
 8003db4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003db8:	049a      	lsls	r2, r3, #18
 8003dba:	d508      	bpl.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003dbc:	4932      	ldr	r1, [pc, #200]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dbe:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003dc0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003dc4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003dc8:	4302      	orrs	r2, r0
 8003dca:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003dce:	025f      	lsls	r7, r3, #9
 8003dd0:	d508      	bpl.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003dd2:	492d      	ldr	r1, [pc, #180]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dd4:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8003dd6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003dda:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003dde:	4302      	orrs	r2, r0
 8003de0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003de4:	0298      	lsls	r0, r3, #10
 8003de6:	d50c      	bpl.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003de8:	4927      	ldr	r1, [pc, #156]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003dea:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003dec:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8003df0:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003df4:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8003df8:	bf08      	it	eq
 8003dfa:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003dfc:	4302      	orrs	r2, r0
 8003dfe:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8003e02:	f013 0f08 	tst.w	r3, #8
 8003e06:	bf18      	it	ne
 8003e08:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e0a:	0359      	lsls	r1, r3, #13
 8003e0c:	d508      	bpl.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e0e:	491e      	ldr	r1, [pc, #120]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e10:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003e12:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003e16:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003e1a:	4302      	orrs	r2, r0
 8003e1c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e20:	021a      	lsls	r2, r3, #8
 8003e22:	d509      	bpl.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e24:	4918      	ldr	r1, [pc, #96]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e26:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8003e2a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003e2e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003e32:	4302      	orrs	r2, r0
 8003e34:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003e38:	015f      	lsls	r7, r3, #5
 8003e3a:	d509      	bpl.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003e3c:	4912      	ldr	r1, [pc, #72]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e3e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003e42:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8003e46:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003e4a:	4302      	orrs	r2, r0
 8003e4c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e50:	0118      	lsls	r0, r3, #4
 8003e52:	d509      	bpl.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e54:	490c      	ldr	r1, [pc, #48]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e56:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8003e5a:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8003e5e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8003e62:	4302      	orrs	r2, r0
 8003e64:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e68:	00d9      	lsls	r1, r3, #3
 8003e6a:	d46b      	bmi.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x320>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e6c:	2e01      	cmp	r6, #1
 8003e6e:	d001      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8003e70:	019a      	lsls	r2, r3, #6
 8003e72:	d561      	bpl.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e74:	4e04      	ldr	r6, [pc, #16]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e76:	6833      	ldr	r3, [r6, #0]
 8003e78:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e7c:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e7e:	f7fe fa3b 	bl	80022f8 <HAL_GetTick>
 8003e82:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e84:	e008      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003e86:	bf00      	nop
 8003e88:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e8c:	f7fe fa34 	bl	80022f8 <HAL_GetTick>
 8003e90:	1bc3      	subs	r3, r0, r7
 8003e92:	2b64      	cmp	r3, #100	@ 0x64
 8003e94:	f200 80db 	bhi.w	800404e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e98:	6833      	ldr	r3, [r6, #0]
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	d4f6      	bmi.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x268>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	07df      	lsls	r7, r3, #31
 8003ea2:	d512      	bpl.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003ea4:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8003ea6:	b982      	cbnz	r2, 8003eca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ea8:	f8d6 2084 	ldr.w	r2, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003eac:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003eb0:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8003eb4:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	6861      	ldr	r1, [r4, #4]
 8003ebc:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8003ec0:	68a1      	ldr	r1, [r4, #8]
 8003ec2:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8003ec6:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eca:	031e      	lsls	r6, r3, #12
 8003ecc:	d504      	bpl.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003ece:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003ed0:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8003ed4:	f000 8118 	beq.w	8004108 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8003ed8:	02d8      	lsls	r0, r3, #11
 8003eda:	d504      	bpl.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003edc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8003ede:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8003ee2:	f000 8111 	beq.w	8004108 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ee6:	01d9      	lsls	r1, r3, #7
 8003ee8:	d511      	bpl.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003eea:	49a8      	ldr	r1, [pc, #672]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003eec:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ef0:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003ef4:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8003ef8:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003efc:	4302      	orrs	r2, r0
 8003efe:	6860      	ldr	r0, [r4, #4]
 8003f00:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003f04:	6920      	ldr	r0, [r4, #16]
 8003f06:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8003f0a:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f0e:	019a      	lsls	r2, r3, #6
 8003f10:	f100 80eb 	bmi.w	80040ea <HAL_RCCEx_PeriphCLKConfig+0x4c6>
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f14:	4e9d      	ldr	r6, [pc, #628]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003f16:	6833      	ldr	r3, [r6, #0]
 8003f18:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f1c:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f1e:	f7fe f9eb 	bl	80022f8 <HAL_GetTick>
 8003f22:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f24:	e005      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x30e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f26:	f7fe f9e7 	bl	80022f8 <HAL_GetTick>
 8003f2a:	1bc0      	subs	r0, r0, r7
 8003f2c:	2864      	cmp	r0, #100	@ 0x64
 8003f2e:	f200 808e 	bhi.w	800404e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f32:	6833      	ldr	r3, [r6, #0]
 8003f34:	011b      	lsls	r3, r3, #4
 8003f36:	d5f6      	bpl.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x302>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003f38:	2d01      	cmp	r5, #1
 8003f3a:	d00e      	beq.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x336>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003f3c:	2000      	movs	r0, #0
}
 8003f3e:	b003      	add	sp, #12
 8003f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f44:	4991      	ldr	r1, [pc, #580]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003f46:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8003f4a:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8003f4e:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003f52:	4302      	orrs	r2, r0
 8003f54:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 8003f58:	e788      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_PLLSAI_DISABLE();
 8003f5a:	4d8c      	ldr	r5, [pc, #560]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003f5c:	682b      	ldr	r3, [r5, #0]
 8003f5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f62:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8003f64:	f7fe f9c8 	bl	80022f8 <HAL_GetTick>
 8003f68:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f6a:	e004      	b.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x352>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f6c:	f7fe f9c4 	bl	80022f8 <HAL_GetTick>
 8003f70:	1b80      	subs	r0, r0, r6
 8003f72:	2864      	cmp	r0, #100	@ 0x64
 8003f74:	d86b      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f76:	682b      	ldr	r3, [r5, #0]
 8003f78:	009f      	lsls	r7, r3, #2
 8003f7a:	d4f7      	bmi.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x348>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	031d      	lsls	r5, r3, #12
 8003f80:	f140 80fb 	bpl.w	800417a <HAL_RCCEx_PeriphCLKConfig+0x556>
 8003f84:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003f86:	2a00      	cmp	r2, #0
 8003f88:	f040 80f7 	bne.w	800417a <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f8c:	497f      	ldr	r1, [pc, #508]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003f8e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f92:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f96:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8003f9a:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003f9e:	4302      	orrs	r2, r0
 8003fa0:	6960      	ldr	r0, [r4, #20]
 8003fa2:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003fa6:	69a0      	ldr	r0, [r4, #24]
 8003fa8:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8003fac:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003fb0:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8003fb4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003fb6:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8003fba:	3801      	subs	r0, #1
 8003fbc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003fc0:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003fc4:	0299      	lsls	r1, r3, #10
 8003fc6:	d515      	bpl.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003fc8:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8003fca:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
 8003fce:	d111      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fd0:	496e      	ldr	r1, [pc, #440]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003fd2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003fd6:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003fda:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8003fde:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003fe2:	4302      	orrs	r2, r0
 8003fe4:	6960      	ldr	r0, [r4, #20]
 8003fe6:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8003fea:	6a20      	ldr	r0, [r4, #32]
 8003fec:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8003ff0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003ff4:	071a      	lsls	r2, r3, #28
 8003ff6:	d519      	bpl.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x408>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ff8:	4a64      	ldr	r2, [pc, #400]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ffa:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ffc:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004000:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004004:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8004008:	69e0      	ldr	r0, [r4, #28]
 800400a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800400e:	430b      	orrs	r3, r1
 8004010:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8004014:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8004018:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800401c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8004020:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004022:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004026:	430b      	orrs	r3, r1
 8004028:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 800402c:	4c57      	ldr	r4, [pc, #348]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004034:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004036:	f7fe f95f 	bl	80022f8 <HAL_GetTick>
 800403a:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800403c:	6823      	ldr	r3, [r4, #0]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	f53f af7c 	bmi.w	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x318>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004044:	f7fe f958 	bl	80022f8 <HAL_GetTick>
 8004048:	1b40      	subs	r0, r0, r5
 800404a:	2864      	cmp	r0, #100	@ 0x64
 800404c:	d9f6      	bls.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x418>
        return HAL_TIMEOUT;
 800404e:	2003      	movs	r0, #3
}
 8004050:	b003      	add	sp, #12
 8004052:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8004056:	4b4d      	ldr	r3, [pc, #308]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
    PWR->CR1 |= PWR_CR1_DBP;
 8004058:	4f4d      	ldr	r7, [pc, #308]	@ (8004190 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800405a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800405c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004060:	641a      	str	r2, [r3, #64]	@ 0x40
 8004062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004072:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8004074:	f7fe f940 	bl	80022f8 <HAL_GetTick>
 8004078:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800407a:	e005      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x464>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407c:	f7fe f93c 	bl	80022f8 <HAL_GetTick>
 8004080:	eba0 0008 	sub.w	r0, r0, r8
 8004084:	2864      	cmp	r0, #100	@ 0x64
 8004086:	d8e2      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	05db      	lsls	r3, r3, #23
 800408c:	d5f6      	bpl.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x458>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800408e:	4f3f      	ldr	r7, [pc, #252]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004090:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004092:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004094:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8004098:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 800409c:	d010      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 800409e:	428a      	cmp	r2, r1
 80040a0:	d00e      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040a2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 80040a4:	6f38      	ldr	r0, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040a6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80040aa:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80040ae:	6738      	str	r0, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040b0:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 80040b2:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80040b6:	6738      	str	r0, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 80040b8:	673a      	str	r2, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040ba:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80040bc:	07d0      	lsls	r0, r2, #31
 80040be:	d448      	bmi.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040c0:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80040c4:	d03c      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80040c6:	4931      	ldr	r1, [pc, #196]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80040c8:	688a      	ldr	r2, [r1, #8]
 80040ca:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80040ce:	608a      	str	r2, [r1, #8]
 80040d0:	4a2e      	ldr	r2, [pc, #184]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80040d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040d6:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80040d8:	430b      	orrs	r3, r1
 80040da:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	e5e3      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x84>
  uint32_t pllsaiused = 0;
 80040e0:	2500      	movs	r5, #0
      plli2sused = 1;
 80040e2:	2601      	movs	r6, #1
 80040e4:	e5c6      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x50>
      plli2sused = 1;
 80040e6:	2601      	movs	r6, #1
 80040e8:	e5d7      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x76>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80040ea:	6923      	ldr	r3, [r4, #16]
 80040ec:	6861      	ldr	r1, [r4, #4]
 80040ee:	041b      	lsls	r3, r3, #16
 80040f0:	68e2      	ldr	r2, [r4, #12]
 80040f2:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80040f6:	68a1      	ldr	r1, [r4, #8]
 80040f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80040fc:	4a23      	ldr	r2, [pc, #140]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80040fe:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004102:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8004106:	e705      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004108:	4920      	ldr	r1, [pc, #128]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800410a:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800410e:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004112:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8004116:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 800411a:	4302      	orrs	r2, r0
 800411c:	6860      	ldr	r0, [r4, #4]
 800411e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8004122:	68e0      	ldr	r0, [r4, #12]
 8004124:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8004128:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800412c:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 8004130:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004132:	f020 001f 	bic.w	r0, r0, #31
 8004136:	3a01      	subs	r2, #1
 8004138:	4302      	orrs	r2, r0
 800413a:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 800413e:	e6d2      	b.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004140:	4812      	ldr	r0, [pc, #72]	@ (800418c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004142:	4914      	ldr	r1, [pc, #80]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8004144:	6882      	ldr	r2, [r0, #8]
 8004146:	4019      	ands	r1, r3
 8004148:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 800414c:	430a      	orrs	r2, r1
 800414e:	6082      	str	r2, [r0, #8]
 8004150:	e7be      	b.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
        tickstart = HAL_GetTick();
 8004152:	f7fe f8d1 	bl	80022f8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 800415a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	e006      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x548>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800415e:	f7fe f8cb 	bl	80022f8 <HAL_GetTick>
 8004162:	eba0 0008 	sub.w	r0, r0, r8
 8004166:	4548      	cmp	r0, r9
 8004168:	f63f af71 	bhi.w	800404e <HAL_RCCEx_PeriphCLKConfig+0x42a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800416e:	0799      	lsls	r1, r3, #30
 8004170:	d5f5      	bpl.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004172:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004174:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8004178:	e7a2      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800417a:	02d8      	lsls	r0, r3, #11
 800417c:	f57f af22 	bpl.w	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004180:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004182:	2a00      	cmp	r2, #0
 8004184:	f47f af1e 	bne.w	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8004188:	e700      	b.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x368>
 800418a:	bf00      	nop
 800418c:	40023800 	.word	0x40023800
 8004190:	40007000 	.word	0x40007000
 8004194:	0ffffcff 	.word	0x0ffffcff

08004198 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004198:	2800      	cmp	r0, #0
 800419a:	f000 8089 	beq.w	80042b0 <HAL_TIM_Base_Init+0x118>
{
 800419e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041a0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80041a4:	4604      	mov	r4, r0
 80041a6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d07b      	beq.n	80042a6 <HAL_TIM_Base_Init+0x10e>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ae:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80041b0:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041b2:	4940      	ldr	r1, [pc, #256]	@ (80042b4 <HAL_TIM_Base_Init+0x11c>)
 80041b4:	4840      	ldr	r0, [pc, #256]	@ (80042b8 <HAL_TIM_Base_Init+0x120>)
 80041b6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80041ba:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80041be:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041c2:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80041c6:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041c8:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041cc:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041ce:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041d2:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d4:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041d8:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041da:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80041de:	d04d      	beq.n	800427c <HAL_TIM_Base_Init+0xe4>
 80041e0:	2900      	cmp	r1, #0
 80041e2:	d14b      	bne.n	800427c <HAL_TIM_Base_Init+0xe4>
 80041e4:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 80042c0 <HAL_TIM_Base_Init+0x128>
 80041e8:	4562      	cmp	r2, ip
 80041ea:	d047      	beq.n	800427c <HAL_TIM_Base_Init+0xe4>
 80041ec:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80041f0:	4562      	cmp	r2, ip
 80041f2:	d043      	beq.n	800427c <HAL_TIM_Base_Init+0xe4>
 80041f4:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80041f8:	4562      	cmp	r2, ip
 80041fa:	d03f      	beq.n	800427c <HAL_TIM_Base_Init+0xe4>
 80041fc:	f1be 0f00 	cmp.w	lr, #0
 8004200:	d13c      	bne.n	800427c <HAL_TIM_Base_Init+0xe4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004202:	492e      	ldr	r1, [pc, #184]	@ (80042bc <HAL_TIM_Base_Init+0x124>)
 8004204:	428a      	cmp	r2, r1
 8004206:	d013      	beq.n	8004230 <HAL_TIM_Base_Init+0x98>
 8004208:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800420c:	428a      	cmp	r2, r1
 800420e:	d00f      	beq.n	8004230 <HAL_TIM_Base_Init+0x98>
 8004210:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004214:	428a      	cmp	r2, r1
 8004216:	d00b      	beq.n	8004230 <HAL_TIM_Base_Init+0x98>
 8004218:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 800421c:	428a      	cmp	r2, r1
 800421e:	d007      	beq.n	8004230 <HAL_TIM_Base_Init+0x98>
 8004220:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004224:	428a      	cmp	r2, r1
 8004226:	d003      	beq.n	8004230 <HAL_TIM_Base_Init+0x98>
 8004228:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800422c:	428a      	cmp	r2, r1
 800422e:	d103      	bne.n	8004238 <HAL_TIM_Base_Init+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004234:	6921      	ldr	r1, [r4, #16]
 8004236:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004238:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800423c:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 800423e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004240:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004242:	6295      	str	r5, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004244:	2301      	movs	r3, #1
  return HAL_OK;
 8004246:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8004248:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800424a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800424e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004252:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004256:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800425a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800425e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004262:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004266:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800426a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800426e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004272:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004276:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800427a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 800427c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800427e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004282:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004284:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800428a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800428c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004290:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8004292:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004294:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004296:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004298:	b911      	cbnz	r1, 80042a0 <HAL_TIM_Base_Init+0x108>
 800429a:	f1be 0f00 	cmp.w	lr, #0
 800429e:	d0d1      	beq.n	8004244 <HAL_TIM_Base_Init+0xac>
    TIMx->RCR = Structure->RepetitionCounter;
 80042a0:	6963      	ldr	r3, [r4, #20]
 80042a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80042a4:	e7ce      	b.n	8004244 <HAL_TIM_Base_Init+0xac>
    htim->Lock = HAL_UNLOCKED;
 80042a6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80042aa:	f7fd fd2b 	bl	8001d04 <HAL_TIM_Base_MspInit>
 80042ae:	e77e      	b.n	80041ae <HAL_TIM_Base_Init+0x16>
    return HAL_ERROR;
 80042b0:	2001      	movs	r0, #1
}
 80042b2:	4770      	bx	lr
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40010400 	.word	0x40010400
 80042bc:	40014000 	.word	0x40014000
 80042c0:	40000400 	.word	0x40000400

080042c4 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80042c4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d13d      	bne.n	8004348 <HAL_TIM_Base_Start_IT+0x84>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042cc:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80042ce:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042d0:	4b1e      	ldr	r3, [pc, #120]	@ (800434c <HAL_TIM_Base_Start_IT+0x88>)
 80042d2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80042d6:	bf18      	it	ne
 80042d8:	429a      	cmpne	r2, r3
{
 80042da:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042dc:	bf0c      	ite	eq
 80042de:	2301      	moveq	r3, #1
 80042e0:	2300      	movne	r3, #0
 80042e2:	4d1b      	ldr	r5, [pc, #108]	@ (8004350 <HAL_TIM_Base_Start_IT+0x8c>)
 80042e4:	4c1b      	ldr	r4, [pc, #108]	@ (8004354 <HAL_TIM_Base_Start_IT+0x90>)
 80042e6:	42aa      	cmp	r2, r5
 80042e8:	bf08      	it	eq
 80042ea:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80042ee:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042f2:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042f4:	42a2      	cmp	r2, r4
 80042f6:	bf08      	it	eq
 80042f8:	f043 0301 	orreq.w	r3, r3, #1
 80042fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004300:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004304:	4814      	ldr	r0, [pc, #80]	@ (8004358 <HAL_TIM_Base_Start_IT+0x94>)
 8004306:	42a2      	cmp	r2, r4
 8004308:	bf08      	it	eq
 800430a:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800430e:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004310:	4282      	cmp	r2, r0
 8004312:	bf08      	it	eq
 8004314:	f043 0301 	orreq.w	r3, r3, #1
 8004318:	4910      	ldr	r1, [pc, #64]	@ (800435c <HAL_TIM_Base_Start_IT+0x98>)
 800431a:	428a      	cmp	r2, r1
 800431c:	bf08      	it	eq
 800431e:	f043 0301 	orreq.w	r3, r3, #1
 8004322:	b913      	cbnz	r3, 800432a <HAL_TIM_Base_Start_IT+0x66>
 8004324:	4b0e      	ldr	r3, [pc, #56]	@ (8004360 <HAL_TIM_Base_Start_IT+0x9c>)
 8004326:	429a      	cmp	r2, r3
 8004328:	d107      	bne.n	800433a <HAL_TIM_Base_Start_IT+0x76>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800432a:	6891      	ldr	r1, [r2, #8]
 800432c:	4b0d      	ldr	r3, [pc, #52]	@ (8004364 <HAL_TIM_Base_Start_IT+0xa0>)
 800432e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004330:	2b06      	cmp	r3, #6
 8004332:	d006      	beq.n	8004342 <HAL_TIM_Base_Start_IT+0x7e>
 8004334:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004338:	d003      	beq.n	8004342 <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004342:	2000      	movs	r0, #0
}
 8004344:	bc30      	pop	{r4, r5}
 8004346:	4770      	bx	lr
    return HAL_ERROR;
 8004348:	2001      	movs	r0, #1
}
 800434a:	4770      	bx	lr
 800434c:	40010000 	.word	0x40010000
 8004350:	40000400 	.word	0x40000400
 8004354:	40000800 	.word	0x40000800
 8004358:	40010400 	.word	0x40010400
 800435c:	40014000 	.word	0x40014000
 8004360:	40001800 	.word	0x40001800
 8004364:	00010007 	.word	0x00010007

08004368 <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop

0800436c <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800436c:	2800      	cmp	r0, #0
 800436e:	f000 8089 	beq.w	8004484 <HAL_TIM_OC_Init+0x118>
{
 8004372:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8004374:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004378:	4604      	mov	r4, r0
 800437a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800437e:	2b00      	cmp	r3, #0
 8004380:	d07b      	beq.n	800447a <HAL_TIM_OC_Init+0x10e>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004382:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004384:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004386:	4940      	ldr	r1, [pc, #256]	@ (8004488 <HAL_TIM_OC_Init+0x11c>)
 8004388:	4840      	ldr	r0, [pc, #256]	@ (800448c <HAL_TIM_OC_Init+0x120>)
 800438a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800438e:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8004392:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004396:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 800439a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800439c:	fab1 f181 	clz	r1, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043a0:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043a2:	fabe fe8e 	clz	lr, lr
  TIMx->PSC = Structure->Prescaler;
 80043a6:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043a8:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043ac:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043ae:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80043b2:	d04d      	beq.n	8004450 <HAL_TIM_OC_Init+0xe4>
 80043b4:	2900      	cmp	r1, #0
 80043b6:	d14b      	bne.n	8004450 <HAL_TIM_OC_Init+0xe4>
 80043b8:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 8004494 <HAL_TIM_OC_Init+0x128>
 80043bc:	4562      	cmp	r2, ip
 80043be:	d047      	beq.n	8004450 <HAL_TIM_OC_Init+0xe4>
 80043c0:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80043c4:	4562      	cmp	r2, ip
 80043c6:	d043      	beq.n	8004450 <HAL_TIM_OC_Init+0xe4>
 80043c8:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80043cc:	4562      	cmp	r2, ip
 80043ce:	d03f      	beq.n	8004450 <HAL_TIM_OC_Init+0xe4>
 80043d0:	f1be 0f00 	cmp.w	lr, #0
 80043d4:	d13c      	bne.n	8004450 <HAL_TIM_OC_Init+0xe4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043d6:	492e      	ldr	r1, [pc, #184]	@ (8004490 <HAL_TIM_OC_Init+0x124>)
 80043d8:	428a      	cmp	r2, r1
 80043da:	d013      	beq.n	8004404 <HAL_TIM_OC_Init+0x98>
 80043dc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80043e0:	428a      	cmp	r2, r1
 80043e2:	d00f      	beq.n	8004404 <HAL_TIM_OC_Init+0x98>
 80043e4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80043e8:	428a      	cmp	r2, r1
 80043ea:	d00b      	beq.n	8004404 <HAL_TIM_OC_Init+0x98>
 80043ec:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 80043f0:	428a      	cmp	r2, r1
 80043f2:	d007      	beq.n	8004404 <HAL_TIM_OC_Init+0x98>
 80043f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80043f8:	428a      	cmp	r2, r1
 80043fa:	d003      	beq.n	8004404 <HAL_TIM_OC_Init+0x98>
 80043fc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004400:	428a      	cmp	r2, r1
 8004402:	d103      	bne.n	800440c <HAL_TIM_OC_Init+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004408:	6921      	ldr	r1, [r4, #16]
 800440a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800440c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004410:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8004412:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004414:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004416:	6295      	str	r5, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004418:	2301      	movs	r3, #1
  return HAL_OK;
 800441a:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800441c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800441e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004422:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004426:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800442a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800442e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004432:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004436:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800443a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800443e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004442:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004446:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800444a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800444e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8004450:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004456:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004458:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800445a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800445e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004464:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8004466:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004468:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800446a:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800446c:	b911      	cbnz	r1, 8004474 <HAL_TIM_OC_Init+0x108>
 800446e:	f1be 0f00 	cmp.w	lr, #0
 8004472:	d0d1      	beq.n	8004418 <HAL_TIM_OC_Init+0xac>
    TIMx->RCR = Structure->RepetitionCounter;
 8004474:	6963      	ldr	r3, [r4, #20]
 8004476:	6313      	str	r3, [r2, #48]	@ 0x30
 8004478:	e7ce      	b.n	8004418 <HAL_TIM_OC_Init+0xac>
    htim->Lock = HAL_UNLOCKED;
 800447a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 800447e:	f7ff ff73 	bl	8004368 <HAL_TIM_OC_MspInit>
 8004482:	e77e      	b.n	8004382 <HAL_TIM_OC_Init+0x16>
    return HAL_ERROR;
 8004484:	2001      	movs	r0, #1
}
 8004486:	4770      	bx	lr
 8004488:	40010000 	.word	0x40010000
 800448c:	40010400 	.word	0x40010400
 8004490:	40014000 	.word	0x40014000
 8004494:	40000400 	.word	0x40000400

08004498 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop

0800449c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800449c:	2800      	cmp	r0, #0
 800449e:	f000 8089 	beq.w	80045b4 <HAL_TIM_PWM_Init+0x118>
{
 80044a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80044a4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80044a8:	4604      	mov	r4, r0
 80044aa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d07b      	beq.n	80045aa <HAL_TIM_PWM_Init+0x10e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044b2:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80044b4:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044b6:	4940      	ldr	r1, [pc, #256]	@ (80045b8 <HAL_TIM_PWM_Init+0x11c>)
 80044b8:	4840      	ldr	r0, [pc, #256]	@ (80045bc <HAL_TIM_PWM_Init+0x120>)
 80044ba:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80044be:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80044c2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044c6:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80044ca:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044cc:	fab1 f181 	clz	r1, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d0:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044d2:	fabe fe8e 	clz	lr, lr
  TIMx->PSC = Structure->Prescaler;
 80044d6:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044d8:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044dc:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044de:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80044e2:	d04d      	beq.n	8004580 <HAL_TIM_PWM_Init+0xe4>
 80044e4:	2900      	cmp	r1, #0
 80044e6:	d14b      	bne.n	8004580 <HAL_TIM_PWM_Init+0xe4>
 80044e8:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 80045c4 <HAL_TIM_PWM_Init+0x128>
 80044ec:	4562      	cmp	r2, ip
 80044ee:	d047      	beq.n	8004580 <HAL_TIM_PWM_Init+0xe4>
 80044f0:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80044f4:	4562      	cmp	r2, ip
 80044f6:	d043      	beq.n	8004580 <HAL_TIM_PWM_Init+0xe4>
 80044f8:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80044fc:	4562      	cmp	r2, ip
 80044fe:	d03f      	beq.n	8004580 <HAL_TIM_PWM_Init+0xe4>
 8004500:	f1be 0f00 	cmp.w	lr, #0
 8004504:	d13c      	bne.n	8004580 <HAL_TIM_PWM_Init+0xe4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004506:	492e      	ldr	r1, [pc, #184]	@ (80045c0 <HAL_TIM_PWM_Init+0x124>)
 8004508:	428a      	cmp	r2, r1
 800450a:	d013      	beq.n	8004534 <HAL_TIM_PWM_Init+0x98>
 800450c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004510:	428a      	cmp	r2, r1
 8004512:	d00f      	beq.n	8004534 <HAL_TIM_PWM_Init+0x98>
 8004514:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004518:	428a      	cmp	r2, r1
 800451a:	d00b      	beq.n	8004534 <HAL_TIM_PWM_Init+0x98>
 800451c:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 8004520:	428a      	cmp	r2, r1
 8004522:	d007      	beq.n	8004534 <HAL_TIM_PWM_Init+0x98>
 8004524:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004528:	428a      	cmp	r2, r1
 800452a:	d003      	beq.n	8004534 <HAL_TIM_PWM_Init+0x98>
 800452c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004530:	428a      	cmp	r2, r1
 8004532:	d103      	bne.n	800453c <HAL_TIM_PWM_Init+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004538:	6921      	ldr	r1, [r4, #16]
 800453a:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800453c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004540:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8004542:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004544:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004546:	6295      	str	r5, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004548:	2301      	movs	r3, #1
  return HAL_OK;
 800454a:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800454c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800454e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004552:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004556:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800455a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800455e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004562:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004566:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800456a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800456e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004572:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004576:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800457a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 800457e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8004580:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004586:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004588:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800458a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800458e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004590:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004594:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8004596:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004598:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800459a:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800459c:	b911      	cbnz	r1, 80045a4 <HAL_TIM_PWM_Init+0x108>
 800459e:	f1be 0f00 	cmp.w	lr, #0
 80045a2:	d0d1      	beq.n	8004548 <HAL_TIM_PWM_Init+0xac>
    TIMx->RCR = Structure->RepetitionCounter;
 80045a4:	6963      	ldr	r3, [r4, #20]
 80045a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80045a8:	e7ce      	b.n	8004548 <HAL_TIM_PWM_Init+0xac>
    htim->Lock = HAL_UNLOCKED;
 80045aa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80045ae:	f7ff ff73 	bl	8004498 <HAL_TIM_PWM_MspInit>
 80045b2:	e77e      	b.n	80044b2 <HAL_TIM_PWM_Init+0x16>
    return HAL_ERROR;
 80045b4:	2001      	movs	r0, #1
}
 80045b6:	4770      	bx	lr
 80045b8:	40010000 	.word	0x40010000
 80045bc:	40010400 	.word	0x40010400
 80045c0:	40014000 	.word	0x40014000
 80045c4:	40000400 	.word	0x40000400

080045c8 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f000 8089 	beq.w	80046e0 <HAL_TIM_IC_Init+0x118>
{
 80045ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80045d0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80045d4:	4604      	mov	r4, r0
 80045d6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d07b      	beq.n	80046d6 <HAL_TIM_IC_Init+0x10e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045de:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80045e0:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045e2:	4940      	ldr	r1, [pc, #256]	@ (80046e4 <HAL_TIM_IC_Init+0x11c>)
 80045e4:	4840      	ldr	r0, [pc, #256]	@ (80046e8 <HAL_TIM_IC_Init+0x120>)
 80045e6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80045ea:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80045ee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045f2:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80045f6:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045f8:	fab1 f181 	clz	r1, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045fc:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045fe:	fabe fe8e 	clz	lr, lr
  TIMx->PSC = Structure->Prescaler;
 8004602:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004604:	ea4f 1151 	mov.w	r1, r1, lsr #5
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004608:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800460a:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 800460e:	d04d      	beq.n	80046ac <HAL_TIM_IC_Init+0xe4>
 8004610:	2900      	cmp	r1, #0
 8004612:	d14b      	bne.n	80046ac <HAL_TIM_IC_Init+0xe4>
 8004614:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 80046f0 <HAL_TIM_IC_Init+0x128>
 8004618:	4562      	cmp	r2, ip
 800461a:	d047      	beq.n	80046ac <HAL_TIM_IC_Init+0xe4>
 800461c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8004620:	4562      	cmp	r2, ip
 8004622:	d043      	beq.n	80046ac <HAL_TIM_IC_Init+0xe4>
 8004624:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8004628:	4562      	cmp	r2, ip
 800462a:	d03f      	beq.n	80046ac <HAL_TIM_IC_Init+0xe4>
 800462c:	f1be 0f00 	cmp.w	lr, #0
 8004630:	d13c      	bne.n	80046ac <HAL_TIM_IC_Init+0xe4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004632:	492e      	ldr	r1, [pc, #184]	@ (80046ec <HAL_TIM_IC_Init+0x124>)
 8004634:	428a      	cmp	r2, r1
 8004636:	d013      	beq.n	8004660 <HAL_TIM_IC_Init+0x98>
 8004638:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800463c:	428a      	cmp	r2, r1
 800463e:	d00f      	beq.n	8004660 <HAL_TIM_IC_Init+0x98>
 8004640:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004644:	428a      	cmp	r2, r1
 8004646:	d00b      	beq.n	8004660 <HAL_TIM_IC_Init+0x98>
 8004648:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 800464c:	428a      	cmp	r2, r1
 800464e:	d007      	beq.n	8004660 <HAL_TIM_IC_Init+0x98>
 8004650:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004654:	428a      	cmp	r2, r1
 8004656:	d003      	beq.n	8004660 <HAL_TIM_IC_Init+0x98>
 8004658:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800465c:	428a      	cmp	r2, r1
 800465e:	d103      	bne.n	8004668 <HAL_TIM_IC_Init+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004660:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004664:	6921      	ldr	r1, [r4, #16]
 8004666:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004668:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800466c:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 800466e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004670:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004672:	6295      	str	r5, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8004674:	2301      	movs	r3, #1
  return HAL_OK;
 8004676:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8004678:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800467a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004682:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004686:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800468a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800468e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004692:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004696:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800469a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800469e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80046a2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80046a6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80046aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 80046ac:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80046b2:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046b4:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046c0:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80046c2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046c4:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80046c6:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046c8:	b911      	cbnz	r1, 80046d0 <HAL_TIM_IC_Init+0x108>
 80046ca:	f1be 0f00 	cmp.w	lr, #0
 80046ce:	d0d1      	beq.n	8004674 <HAL_TIM_IC_Init+0xac>
    TIMx->RCR = Structure->RepetitionCounter;
 80046d0:	6963      	ldr	r3, [r4, #20]
 80046d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80046d4:	e7ce      	b.n	8004674 <HAL_TIM_IC_Init+0xac>
    htim->Lock = HAL_UNLOCKED;
 80046d6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 80046da:	f7fd fb61 	bl	8001da0 <HAL_TIM_IC_MspInit>
 80046de:	e77e      	b.n	80045de <HAL_TIM_IC_Init+0x16>
    return HAL_ERROR;
 80046e0:	2001      	movs	r0, #1
}
 80046e2:	4770      	bx	lr
 80046e4:	40010000 	.word	0x40010000
 80046e8:	40010400 	.word	0x40010400
 80046ec:	40014000 	.word	0x40014000
 80046f0:	40000400 	.word	0x40000400

080046f4 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80046f4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	f000 80e2 	beq.w	80048c2 <HAL_TIM_OC_ConfigChannel+0x1ce>
 80046fe:	4684      	mov	ip, r0
{
 8004700:	b470      	push	{r4, r5, r6}
  switch (Channel)
 8004702:	2a14      	cmp	r2, #20
 8004704:	d816      	bhi.n	8004734 <HAL_TIM_OC_ConfigChannel+0x40>
 8004706:	e8df f012 	tbh	[pc, r2, lsl #1]
 800470a:	0041      	.short	0x0041
 800470c:	00150015 	.word	0x00150015
 8004710:	00600015 	.word	0x00600015
 8004714:	00150015 	.word	0x00150015
 8004718:	00a00015 	.word	0x00a00015
 800471c:	00150015 	.word	0x00150015
 8004720:	00810015 	.word	0x00810015
 8004724:	00150015 	.word	0x00150015
 8004728:	00be0015 	.word	0x00be0015
 800472c:	00150015 	.word	0x00150015
 8004730:	001b0015 	.word	0x001b0015
  __HAL_UNLOCK(htim);
 8004734:	2300      	movs	r3, #0
  switch (Channel)
 8004736:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004738:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 800473c:	bc70      	pop	{r4, r5, r6}
 800473e:	4770      	bx	lr
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004740:	6803      	ldr	r3, [r0, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004742:	487f      	ldr	r0, [pc, #508]	@ (8004940 <HAL_TIM_OC_ConfigChannel+0x24c>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004744:	6a1a      	ldr	r2, [r3, #32]
 8004746:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800474a:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800474c:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800474e:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004750:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004752:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004756:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004758:	680d      	ldr	r5, [r1, #0]
 800475a:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800475e:	688d      	ldr	r5, [r1, #8]
 8004760:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004764:	4d77      	ldr	r5, [pc, #476]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 8004766:	42ab      	cmp	r3, r5
 8004768:	f000 80ad 	beq.w	80048c6 <HAL_TIM_OC_ConfigChannel+0x1d2>
 800476c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004770:	42ab      	cmp	r3, r5
 8004772:	f000 80a8 	beq.w	80048c6 <HAL_TIM_OC_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004776:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004778:	605c      	str	r4, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800477a:	6558      	str	r0, [r3, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800477c:	65d9      	str	r1, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800477e:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 8004780:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004782:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8004784:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 8004788:	bc70      	pop	{r4, r5, r6}
 800478a:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800478c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800478e:	486e      	ldr	r0, [pc, #440]	@ (8004948 <HAL_TIM_OC_ConfigChannel+0x254>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004790:	6a1a      	ldr	r2, [r3, #32]
 8004792:	f022 0201 	bic.w	r2, r2, #1
 8004796:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004798:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800479a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800479c:	699d      	ldr	r5, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800479e:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047a2:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 80047a4:	680d      	ldr	r5, [r1, #0]
 80047a6:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 80047a8:	688d      	ldr	r5, [r1, #8]
 80047aa:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047ac:	4d65      	ldr	r5, [pc, #404]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 80047ae:	42ab      	cmp	r3, r5
 80047b0:	f000 8095 	beq.w	80048de <HAL_TIM_OC_ConfigChannel+0x1ea>
 80047b4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80047b8:	42ab      	cmp	r3, r5
 80047ba:	f000 8090 	beq.w	80048de <HAL_TIM_OC_ConfigChannel+0x1ea>
  TIMx->CCR1 = OC_Config->Pulse;
 80047be:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80047c0:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80047c2:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80047c4:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80047c6:	621a      	str	r2, [r3, #32]
}
 80047c8:	e7da      	b.n	8004780 <HAL_TIM_OC_ConfigChannel+0x8c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047ca:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047cc:	485f      	ldr	r0, [pc, #380]	@ (800494c <HAL_TIM_OC_ConfigChannel+0x258>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ce:	6a1a      	ldr	r2, [r3, #32]
 80047d0:	f022 0210 	bic.w	r2, r2, #16
 80047d4:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80047d6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80047d8:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80047da:	699d      	ldr	r5, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80047dc:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047e0:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e2:	680d      	ldr	r5, [r1, #0]
 80047e4:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e8:	688d      	ldr	r5, [r1, #8]
 80047ea:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047ee:	4d55      	ldr	r5, [pc, #340]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 80047f0:	42ab      	cmp	r3, r5
 80047f2:	f000 8087 	beq.w	8004904 <HAL_TIM_OC_ConfigChannel+0x210>
 80047f6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80047fa:	42ab      	cmp	r3, r5
 80047fc:	f000 8082 	beq.w	8004904 <HAL_TIM_OC_ConfigChannel+0x210>
  TIMx->CCR2 = OC_Config->Pulse;
 8004800:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004802:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004804:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004806:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004808:	621a      	str	r2, [r3, #32]
}
 800480a:	e7b9      	b.n	8004780 <HAL_TIM_OC_ConfigChannel+0x8c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800480c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800480e:	484f      	ldr	r0, [pc, #316]	@ (800494c <HAL_TIM_OC_ConfigChannel+0x258>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004810:	6a1a      	ldr	r2, [r3, #32]
 8004812:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004816:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004818:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800481a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800481c:	69dd      	ldr	r5, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800481e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004822:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004824:	680d      	ldr	r5, [r1, #0]
 8004826:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800482a:	688d      	ldr	r5, [r1, #8]
 800482c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004830:	4d44      	ldr	r5, [pc, #272]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 8004832:	42ab      	cmp	r3, r5
 8004834:	d060      	beq.n	80048f8 <HAL_TIM_OC_ConfigChannel+0x204>
 8004836:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800483a:	42ab      	cmp	r3, r5
 800483c:	d05c      	beq.n	80048f8 <HAL_TIM_OC_ConfigChannel+0x204>
  TIMx->CCR4 = OC_Config->Pulse;
 800483e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004840:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004842:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004844:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8004846:	621a      	str	r2, [r3, #32]
}
 8004848:	e79a      	b.n	8004780 <HAL_TIM_OC_ConfigChannel+0x8c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800484a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800484c:	483e      	ldr	r0, [pc, #248]	@ (8004948 <HAL_TIM_OC_ConfigChannel+0x254>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800484e:	6a1a      	ldr	r2, [r3, #32]
 8004850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004854:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004856:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004858:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800485a:	69dd      	ldr	r5, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800485c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004860:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8004862:	680d      	ldr	r5, [r1, #0]
 8004864:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004866:	688d      	ldr	r5, [r1, #8]
 8004868:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800486c:	4d35      	ldr	r5, [pc, #212]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 800486e:	42ab      	cmp	r3, r5
 8004870:	d057      	beq.n	8004922 <HAL_TIM_OC_ConfigChannel+0x22e>
 8004872:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004876:	42ab      	cmp	r3, r5
 8004878:	d053      	beq.n	8004922 <HAL_TIM_OC_ConfigChannel+0x22e>
  TIMx->CCR3 = OC_Config->Pulse;
 800487a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800487c:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800487e:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004880:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004882:	621a      	str	r2, [r3, #32]
}
 8004884:	e77c      	b.n	8004780 <HAL_TIM_OC_ConfigChannel+0x8c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004886:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004888:	4831      	ldr	r0, [pc, #196]	@ (8004950 <HAL_TIM_OC_ConfigChannel+0x25c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800488a:	6a1a      	ldr	r2, [r3, #32]
 800488c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004890:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004892:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004894:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004896:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 8004898:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800489c:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 800489e:	680d      	ldr	r5, [r1, #0]
 80048a0:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80048a2:	688d      	ldr	r5, [r1, #8]
 80048a4:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a8:	4d26      	ldr	r5, [pc, #152]	@ (8004944 <HAL_TIM_OC_ConfigChannel+0x250>)
 80048aa:	42ab      	cmp	r3, r5
 80048ac:	d011      	beq.n	80048d2 <HAL_TIM_OC_ConfigChannel+0x1de>
 80048ae:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80048b2:	42ab      	cmp	r3, r5
 80048b4:	d00d      	beq.n	80048d2 <HAL_TIM_OC_ConfigChannel+0x1de>
  TIMx->CCR5 = OC_Config->Pulse;
 80048b6:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80048b8:	605c      	str	r4, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80048ba:	6558      	str	r0, [r3, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80048bc:	6599      	str	r1, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 80048be:	621a      	str	r2, [r3, #32]
}
 80048c0:	e75e      	b.n	8004780 <HAL_TIM_OC_ConfigChannel+0x8c>
  __HAL_LOCK(htim);
 80048c2:	2002      	movs	r0, #2
}
 80048c4:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048c6:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80048ca:	694d      	ldr	r5, [r1, #20]
 80048cc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 80048d0:	e751      	b.n	8004776 <HAL_TIM_OC_ConfigChannel+0x82>
    tmpcr2 &= ~TIM_CR2_OIS5;
 80048d2:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80048d6:	694d      	ldr	r5, [r1, #20]
 80048d8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 80048dc:	e7eb      	b.n	80048b6 <HAL_TIM_OC_ConfigChannel+0x1c2>
    tmpccer |= OC_Config->OCNPolarity;
 80048de:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80048e0:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048e4:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpccer |= OC_Config->OCNPolarity;
 80048e8:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80048ea:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 80048ee:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80048f2:	4335      	orrs	r5, r6
 80048f4:	432c      	orrs	r4, r5
 80048f6:	e762      	b.n	80047be <HAL_TIM_OC_ConfigChannel+0xca>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048f8:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048fc:	694d      	ldr	r5, [r1, #20]
 80048fe:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004902:	e79c      	b.n	800483e <HAL_TIM_OC_ConfigChannel+0x14a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004904:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004906:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800490a:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800490e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004912:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004916:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800491a:	4335      	orrs	r5, r6
 800491c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004920:	e76e      	b.n	8004800 <HAL_TIM_OC_ConfigChannel+0x10c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004922:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004924:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004928:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800492c:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004930:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC3NE;
 8004934:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004938:	4335      	orrs	r5, r6
 800493a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800493e:	e79c      	b.n	800487a <HAL_TIM_OC_ConfigChannel+0x186>
 8004940:	feff8fff 	.word	0xfeff8fff
 8004944:	40010000 	.word	0x40010000
 8004948:	fffeff8c 	.word	0xfffeff8c
 800494c:	feff8cff 	.word	0xfeff8cff
 8004950:	fffeff8f 	.word	0xfffeff8f

08004954 <HAL_TIM_IC_ConfigChannel>:
{
 8004954:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004956:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800495a:	2801      	cmp	r0, #1
 800495c:	f000 80c9 	beq.w	8004af2 <HAL_TIM_IC_ConfigChannel+0x19e>
 8004960:	2001      	movs	r0, #1
{
 8004962:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8004964:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8004968:	b15a      	cbz	r2, 8004982 <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 800496a:	2a04      	cmp	r2, #4
 800496c:	d054      	beq.n	8004a18 <HAL_TIM_IC_ConfigChannel+0xc4>
  else if (Channel == TIM_CHANNEL_3)
 800496e:	2a08      	cmp	r2, #8
 8004970:	f000 809c 	beq.w	8004aac <HAL_TIM_IC_ConfigChannel+0x158>
  else if (Channel == TIM_CHANNEL_4)
 8004974:	2a0c      	cmp	r2, #12
 8004976:	d074      	beq.n	8004a62 <HAL_TIM_IC_ConfigChannel+0x10e>
  __HAL_UNLOCK(htim);
 8004978:	2200      	movs	r2, #0
 800497a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800497e:	bcf0      	pop	{r4, r5, r6, r7}
 8004980:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 8004982:	681a      	ldr	r2, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004984:	f8df c170 	ldr.w	ip, [pc, #368]	@ 8004af8 <HAL_TIM_IC_ConfigChannel+0x1a4>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004988:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800498a:	4562      	cmp	r2, ip
                      sConfig->ICFilter);
 800498c:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800498e:	f026 0601 	bic.w	r6, r6, #1
                      sConfig->ICSelection,
 8004992:	e9d1 4500 	ldrd	r4, r5, [r1]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004996:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004998:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 800499a:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800499c:	d01d      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 800499e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80049a2:	d01a      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049a4:	f5ac 4c7c 	sub.w	ip, ip, #64512	@ 0xfc00
 80049a8:	4562      	cmp	r2, ip
 80049aa:	d016      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049ac:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80049b0:	4562      	cmp	r2, ip
 80049b2:	d012      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049b4:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80049b8:	4562      	cmp	r2, ip
 80049ba:	d00e      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049bc:	f50c 4c78 	add.w	ip, ip, #63488	@ 0xf800
 80049c0:	4562      	cmp	r2, ip
 80049c2:	d00a      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049c4:	f50c 5c70 	add.w	ip, ip, #15360	@ 0x3c00
 80049c8:	4562      	cmp	r2, ip
 80049ca:	d006      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
 80049cc:	f5ac 3c94 	sub.w	ip, ip, #75776	@ 0x12800
 80049d0:	4562      	cmp	r2, ip
 80049d2:	d002      	beq.n	80049da <HAL_TIM_IC_ConfigChannel+0x86>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80049d4:	f047 0c01 	orr.w	ip, r7, #1
 80049d8:	e003      	b.n	80049e2 <HAL_TIM_IC_ConfigChannel+0x8e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80049da:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 80049de:	ea45 0c07 	orr.w	ip, r5, r7
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049e2:	0100      	lsls	r0, r0, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e4:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049e8:	f026 050a 	bic.w	r5, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049ec:	f004 040a 	and.w	r4, r4, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049f0:	b2c0      	uxtb	r0, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80049f2:	432c      	orrs	r4, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80049f4:	ea40 000c 	orr.w	r0, r0, ip

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80049f8:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80049fa:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80049fc:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80049fe:	688c      	ldr	r4, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004a00:	f020 000c 	bic.w	r0, r0, #12
 8004a04:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004a06:	6991      	ldr	r1, [r2, #24]
 8004a08:	4321      	orrs	r1, r4
 8004a0a:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 8004a0c:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004a0e:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004a14:	bcf0      	pop	{r4, r5, r6, r7}
 8004a16:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 8004a18:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 8004a1a:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a1c:	6a14      	ldr	r4, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
  tmpccmr1 |= (TIM_ICSelection << 8U);

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004a1e:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a20:	f024 0410 	bic.w	r4, r4, #16
                      sConfig->ICSelection,
 8004a24:	e9d1 5600 	ldrd	r5, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a28:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004a2a:	688c      	ldr	r4, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004a2c:	b281      	uxth	r1, r0
  tmpccmr1 = TIMx->CCMR1;
 8004a2e:	6990      	ldr	r0, [r2, #24]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004a30:	012d      	lsls	r5, r5, #4
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004a32:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004a36:	f005 05a0 	and.w	r5, r5, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004a3a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a3e:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004a42:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8004a44:	6a10      	ldr	r0, [r2, #32]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a46:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a48:	f020 01a0 	bic.w	r1, r0, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004a4c:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer;
 8004a4e:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004a50:	6991      	ldr	r1, [r2, #24]
 8004a52:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 8004a56:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004a58:	6991      	ldr	r1, [r2, #24]
 8004a5a:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 8004a5e:	6191      	str	r1, [r2, #24]
 8004a60:	e7d4      	b.n	8004a0c <HAL_TIM_IC_ConfigChannel+0xb8>
    TIM_TI4_SetConfig(htim->Instance,
 8004a62:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 8004a64:	68c8      	ldr	r0, [r1, #12]
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a66:	6a14      	ldr	r4, [r2, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
  tmpccmr2 |= (TIM_ICSelection << 8U);

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a68:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a6a:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
                      sConfig->ICSelection,
 8004a6e:	e9d1 5600 	ldrd	r5, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a72:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004a74:	688c      	ldr	r4, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a76:	b281      	uxth	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 8004a78:	69d0      	ldr	r0, [r2, #28]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004a7a:	032d      	lsls	r5, r5, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004a7c:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004a80:	f405 4520 	and.w	r5, r5, #40960	@ 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004a84:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004a88:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a8c:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8004a8e:	6a10      	ldr	r0, [r2, #32]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a90:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004a92:	f420 4120 	bic.w	r1, r0, #40960	@ 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004a96:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer ;
 8004a98:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004a9a:	69d1      	ldr	r1, [r2, #28]
 8004a9c:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 8004aa0:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004aa2:	69d1      	ldr	r1, [r2, #28]
 8004aa4:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 8004aa8:	61d1      	str	r1, [r2, #28]
 8004aaa:	e7af      	b.n	8004a0c <HAL_TIM_IC_ConfigChannel+0xb8>
    TIM_TI3_SetConfig(htim->Instance,
 8004aac:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 8004aae:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ab0:	6a16      	ldr	r6, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ab2:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ab4:	f426 7680 	bic.w	r6, r6, #256	@ 0x100
                      sConfig->ICSelection,
 8004ab8:	e9d1 5400 	ldrd	r5, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004abc:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004abe:	688e      	ldr	r6, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ac0:	b2c1      	uxtb	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 8004ac2:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004ac4:	022d      	lsls	r5, r5, #8
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004ac6:	f020 0003 	bic.w	r0, r0, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004aca:	f405 6520 	and.w	r5, r5, #2560	@ 0xa00
  tmpccmr2 |= TIM_ICSelection;
 8004ace:	4320      	orrs	r0, r4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ad0:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004ad4:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 8004ad6:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 8004ad8:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004ada:	f420 6120 	bic.w	r1, r0, #2560	@ 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004ade:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer;
 8004ae0:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004ae2:	69d1      	ldr	r1, [r2, #28]
 8004ae4:	f021 010c 	bic.w	r1, r1, #12
 8004ae8:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004aea:	69d1      	ldr	r1, [r2, #28]
 8004aec:	4331      	orrs	r1, r6
 8004aee:	61d1      	str	r1, [r2, #28]
 8004af0:	e78c      	b.n	8004a0c <HAL_TIM_IC_ConfigChannel+0xb8>
  __HAL_LOCK(htim);
 8004af2:	2002      	movs	r0, #2
}
 8004af4:	4770      	bx	lr
 8004af6:	bf00      	nop
 8004af8:	40010000 	.word	0x40010000

08004afc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8004afc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	f000 8132 	beq.w	8004d6a <HAL_TIM_PWM_ConfigChannel+0x26e>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4684      	mov	ip, r0
{
 8004b0a:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8004b0c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8004b10:	2a14      	cmp	r2, #20
 8004b12:	d816      	bhi.n	8004b42 <HAL_TIM_PWM_ConfigChannel+0x46>
 8004b14:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004b18:	0015004e 	.word	0x0015004e
 8004b1c:	00150015 	.word	0x00150015
 8004b20:	00150079 	.word	0x00150079
 8004b24:	00150015 	.word	0x00150015
 8004b28:	001500d5 	.word	0x001500d5
 8004b2c:	00150015 	.word	0x00150015
 8004b30:	001500a7 	.word	0x001500a7
 8004b34:	00150015 	.word	0x00150015
 8004b38:	001500ff 	.word	0x001500ff
 8004b3c:	00150015 	.word	0x00150015
 8004b40:	001b      	.short	0x001b
  __HAL_UNLOCK(htim);
 8004b42:	2300      	movs	r3, #0
  switch (Channel)
 8004b44:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004b46:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 8004b4a:	bc70      	pop	{r4, r5, r6}
 8004b4c:	4770      	bx	lr
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b4e:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b50:	48a5      	ldr	r0, [pc, #660]	@ (8004de8 <HAL_TIM_PWM_ConfigChannel+0x2ec>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b52:	6a1a      	ldr	r2, [r3, #32]
 8004b54:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8004b58:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004b5a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004b5c:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004b5e:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004b60:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004b64:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b66:	680d      	ldr	r5, [r1, #0]
 8004b68:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004b6c:	688d      	ldr	r5, [r1, #8]
 8004b6e:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b72:	4d9e      	ldr	r5, [pc, #632]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	f000 80fa 	beq.w	8004d6e <HAL_TIM_PWM_ConfigChannel+0x272>
 8004b7a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004b7e:	42ab      	cmp	r3, r5
 8004b80:	f000 80f5 	beq.w	8004d6e <HAL_TIM_PWM_ConfigChannel+0x272>
  TIMx->CR2 = tmpcr2;
 8004b84:	605c      	str	r4, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004b86:	6558      	str	r0, [r3, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004b88:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b8a:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR6 = OC_Config->Pulse;
 8004b8c:	65d8      	str	r0, [r3, #92]	@ 0x5c
  TIMx->CCER = tmpccer;
 8004b8e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b96:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b9e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ba2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004ba6:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(htim);
 8004ba8:	2300      	movs	r3, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004baa:	2000      	movs	r0, #0
  __HAL_UNLOCK(htim);
 8004bac:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 8004bb0:	bc70      	pop	{r4, r5, r6}
 8004bb2:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bb4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bb6:	488e      	ldr	r0, [pc, #568]	@ (8004df0 <HAL_TIM_PWM_ConfigChannel+0x2f4>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bb8:	6a1a      	ldr	r2, [r3, #32]
 8004bba:	f022 0201 	bic.w	r2, r2, #1
 8004bbe:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004bc0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004bc2:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004bc4:	699d      	ldr	r5, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8004bc6:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bca:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8004bcc:	680d      	ldr	r5, [r1, #0]
 8004bce:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8004bd0:	688d      	ldr	r5, [r1, #8]
 8004bd2:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bd4:	4d85      	ldr	r5, [pc, #532]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004bd6:	42ab      	cmp	r3, r5
 8004bd8:	f000 80d5 	beq.w	8004d86 <HAL_TIM_PWM_ConfigChannel+0x28a>
 8004bdc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004be0:	42ab      	cmp	r3, r5
 8004be2:	f000 80d0 	beq.w	8004d86 <HAL_TIM_PWM_ConfigChannel+0x28a>
  TIMx->CR2 = tmpcr2;
 8004be6:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004be8:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004bea:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004bec:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR1 = OC_Config->Pulse;
 8004bee:	6358      	str	r0, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8004bf0:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bf2:	699a      	ldr	r2, [r3, #24]
 8004bf4:	f042 0208 	orr.w	r2, r2, #8
 8004bf8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bfa:	699a      	ldr	r2, [r3, #24]
 8004bfc:	f022 0204 	bic.w	r2, r2, #4
 8004c00:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c02:	699a      	ldr	r2, [r3, #24]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	619a      	str	r2, [r3, #24]
      break;
 8004c08:	e7ce      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c0a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c0c:	4879      	ldr	r0, [pc, #484]	@ (8004df4 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c0e:	6a1a      	ldr	r2, [r3, #32]
 8004c10:	f022 0210 	bic.w	r2, r2, #16
 8004c14:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004c16:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004c18:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8004c1a:	699d      	ldr	r5, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8004c1c:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c20:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c22:	680d      	ldr	r5, [r1, #0]
 8004c24:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c28:	688d      	ldr	r5, [r1, #8]
 8004c2a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c2e:	4d6f      	ldr	r5, [pc, #444]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004c30:	42ab      	cmp	r3, r5
 8004c32:	f000 80bb 	beq.w	8004dac <HAL_TIM_PWM_ConfigChannel+0x2b0>
 8004c36:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c3a:	42ab      	cmp	r3, r5
 8004c3c:	f000 80b6 	beq.w	8004dac <HAL_TIM_PWM_ConfigChannel+0x2b0>
  TIMx->CR2 = tmpcr2;
 8004c40:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004c42:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004c44:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c46:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR2 = OC_Config->Pulse;
 8004c48:	6398      	str	r0, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004c4a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c4c:	699a      	ldr	r2, [r3, #24]
 8004c4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c54:	699a      	ldr	r2, [r3, #24]
 8004c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c5c:	699a      	ldr	r2, [r3, #24]
 8004c5e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004c62:	619a      	str	r2, [r3, #24]
      break;
 8004c64:	e7a0      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c66:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c68:	4862      	ldr	r0, [pc, #392]	@ (8004df4 <HAL_TIM_PWM_ConfigChannel+0x2f8>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c6a:	6a1a      	ldr	r2, [r3, #32]
 8004c6c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c70:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004c72:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004c74:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004c76:	69dd      	ldr	r5, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8004c78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c7c:	4028      	ands	r0, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c7e:	680d      	ldr	r5, [r1, #0]
 8004c80:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c84:	688d      	ldr	r5, [r1, #8]
 8004c86:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c8a:	4d58      	ldr	r5, [pc, #352]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004c8c:	42ab      	cmp	r3, r5
 8004c8e:	f000 8087 	beq.w	8004da0 <HAL_TIM_PWM_ConfigChannel+0x2a4>
 8004c92:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004c96:	42ab      	cmp	r3, r5
 8004c98:	f000 8082 	beq.w	8004da0 <HAL_TIM_PWM_ConfigChannel+0x2a4>
  TIMx->CR2 = tmpcr2;
 8004c9c:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004c9e:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004ca0:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ca2:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR4 = OC_Config->Pulse;
 8004ca4:	6418      	str	r0, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8004ca6:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ca8:	69da      	ldr	r2, [r3, #28]
 8004caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cb0:	69da      	ldr	r2, [r3, #28]
 8004cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cb8:	69da      	ldr	r2, [r3, #28]
 8004cba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004cbe:	61da      	str	r2, [r3, #28]
      break;
 8004cc0:	e772      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cc2:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cc4:	484a      	ldr	r0, [pc, #296]	@ (8004df0 <HAL_TIM_PWM_ConfigChannel+0x2f4>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cc6:	6a1a      	ldr	r2, [r3, #32]
 8004cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ccc:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004cce:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004cd0:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004cd2:	69dd      	ldr	r5, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8004cd4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cd8:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8004cda:	680d      	ldr	r5, [r1, #0]
 8004cdc:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cde:	688d      	ldr	r5, [r1, #8]
 8004ce0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ce4:	4d41      	ldr	r5, [pc, #260]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004ce6:	42ab      	cmp	r3, r5
 8004ce8:	d06f      	beq.n	8004dca <HAL_TIM_PWM_ConfigChannel+0x2ce>
 8004cea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004cee:	42ab      	cmp	r3, r5
 8004cf0:	d06b      	beq.n	8004dca <HAL_TIM_PWM_ConfigChannel+0x2ce>
  TIMx->CR2 = tmpcr2;
 8004cf2:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004cf4:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004cf6:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004cf8:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR3 = OC_Config->Pulse;
 8004cfa:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8004cfc:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cfe:	69da      	ldr	r2, [r3, #28]
 8004d00:	f042 0208 	orr.w	r2, r2, #8
 8004d04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d06:	69da      	ldr	r2, [r3, #28]
 8004d08:	f022 0204 	bic.w	r2, r2, #4
 8004d0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d0e:	69da      	ldr	r2, [r3, #28]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	61da      	str	r2, [r3, #28]
      break;
 8004d14:	e748      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d16:	6803      	ldr	r3, [r0, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d18:	4837      	ldr	r0, [pc, #220]	@ (8004df8 <HAL_TIM_PWM_ConfigChannel+0x2fc>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d1a:	6a1a      	ldr	r2, [r3, #32]
 8004d1c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d20:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004d22:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004d24:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004d26:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
  tmpccer &= ~TIM_CCER_CC5P;
 8004d28:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d2c:	4028      	ands	r0, r5
  tmpccmrx |= OC_Config->OCMode;
 8004d2e:	680d      	ldr	r5, [r1, #0]
 8004d30:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d32:	688d      	ldr	r5, [r1, #8]
 8004d34:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d38:	4d2c      	ldr	r5, [pc, #176]	@ (8004dec <HAL_TIM_PWM_ConfigChannel+0x2f0>)
 8004d3a:	42ab      	cmp	r3, r5
 8004d3c:	d01d      	beq.n	8004d7a <HAL_TIM_PWM_ConfigChannel+0x27e>
 8004d3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8004d42:	42ab      	cmp	r3, r5
 8004d44:	d019      	beq.n	8004d7a <HAL_TIM_PWM_ConfigChannel+0x27e>
  TIMx->CR2 = tmpcr2;
 8004d46:	605c      	str	r4, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8004d48:	6558      	str	r0, [r3, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 8004d4a:	6848      	ldr	r0, [r1, #4]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d4c:	6909      	ldr	r1, [r1, #16]
  TIMx->CCR5 = OC_Config->Pulse;
 8004d4e:	6598      	str	r0, [r3, #88]	@ 0x58
  TIMx->CCER = tmpccer;
 8004d50:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d52:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d54:	f042 0208 	orr.w	r2, r2, #8
 8004d58:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d5a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d5c:	f022 0204 	bic.w	r2, r2, #4
 8004d60:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d62:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d64:	430a      	orrs	r2, r1
 8004d66:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d68:	e71e      	b.n	8004ba8 <HAL_TIM_PWM_ConfigChannel+0xac>
  __HAL_LOCK(htim);
 8004d6a:	2002      	movs	r0, #2
}
 8004d6c:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004d6e:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004d72:	694d      	ldr	r5, [r1, #20]
 8004d74:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8004d78:	e704      	b.n	8004b84 <HAL_TIM_PWM_ConfigChannel+0x88>
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d7a:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d7e:	694d      	ldr	r5, [r1, #20]
 8004d80:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
 8004d84:	e7df      	b.n	8004d46 <HAL_TIM_PWM_ConfigChannel+0x24a>
    tmpccer |= OC_Config->OCNPolarity;
 8004d86:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d88:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d8c:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8004d90:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d92:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d96:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d9a:	4335      	orrs	r5, r6
 8004d9c:	432c      	orrs	r4, r5
 8004d9e:	e722      	b.n	8004be6 <HAL_TIM_PWM_ConfigChannel+0xea>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004da0:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004da4:	694d      	ldr	r5, [r1, #20]
 8004da6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004daa:	e777      	b.n	8004c9c <HAL_TIM_PWM_ConfigChannel+0x1a0>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dac:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004db2:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004db6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dba:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dc2:	4335      	orrs	r5, r6
 8004dc4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004dc8:	e73a      	b.n	8004c40 <HAL_TIM_PWM_ConfigChannel+0x144>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dca:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dd0:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004dd4:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004dd8:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004de0:	4335      	orrs	r5, r6
 8004de2:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8004de6:	e784      	b.n	8004cf2 <HAL_TIM_PWM_ConfigChannel+0x1f6>
 8004de8:	feff8fff 	.word	0xfeff8fff
 8004dec:	40010000 	.word	0x40010000
 8004df0:	fffeff8c 	.word	0xfffeff8c
 8004df4:	feff8cff 	.word	0xfeff8cff
 8004df8:	fffeff8f 	.word	0xfffeff8f

08004dfc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004dfc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d06f      	beq.n	8004ee4 <HAL_TIM_ConfigClockSource+0xe8>
 8004e04:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8004e06:	2302      	movs	r3, #2
{
 8004e08:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 8004e0a:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 8004e0c:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8004e0e:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8004e12:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e16:	4b4d      	ldr	r3, [pc, #308]	@ (8004f4c <HAL_TIM_ConfigClockSource+0x150>)
  tmpsmcr = htim->Instance->SMCR;
 8004e18:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e1a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8004e1c:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004e1e:	680b      	ldr	r3, [r1, #0]
 8004e20:	2b60      	cmp	r3, #96	@ 0x60
 8004e22:	d061      	beq.n	8004ee8 <HAL_TIM_ConfigClockSource+0xec>
 8004e24:	d824      	bhi.n	8004e70 <HAL_TIM_ConfigClockSource+0x74>
 8004e26:	2b40      	cmp	r3, #64	@ 0x40
 8004e28:	d077      	beq.n	8004f1a <HAL_TIM_ConfigClockSource+0x11e>
 8004e2a:	d94a      	bls.n	8004ec2 <HAL_TIM_ConfigClockSource+0xc6>
 8004e2c:	2b50      	cmp	r3, #80	@ 0x50
 8004e2e:	d117      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x64>
                               sClockSourceConfig->ClockPolarity,
 8004e30:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004e32:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8004e34:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e36:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004e3a:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e3c:	6a23      	ldr	r3, [r4, #32]
 8004e3e:	f023 0301 	bic.w	r3, r3, #1
 8004e42:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e44:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e4a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004e4e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004e50:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e52:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e58:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e5c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8004e62:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004e64:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8004e68:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8004e6c:	bc30      	pop	{r4, r5}
 8004e6e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8004e70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e74:	d0f3      	beq.n	8004e5e <HAL_TIM_ConfigClockSource+0x62>
 8004e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e7a:	d110      	bne.n	8004e9e <HAL_TIM_ConfigClockSource+0xa2>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e7c:	68a0      	ldr	r0, [r4, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e7e:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004e82:	432b      	orrs	r3, r5
 8004e84:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e86:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 8004e8a:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e8c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8004e90:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e92:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e94:	68a3      	ldr	r3, [r4, #8]
 8004e96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e9a:	60a3      	str	r3, [r4, #8]
      break;
 8004e9c:	e7e0      	b.n	8004e60 <HAL_TIM_ConfigClockSource+0x64>
  switch (sClockSourceConfig->ClockSource)
 8004e9e:	2b70      	cmp	r3, #112	@ 0x70
 8004ea0:	d1de      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8004ea2:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea4:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004ea8:	432b      	orrs	r3, r5
 8004eaa:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eac:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8004eb4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004eb6:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004eb8:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eba:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004ebe:	60a3      	str	r3, [r4, #8]
      break;
 8004ec0:	e7cd      	b.n	8004e5e <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8004ec2:	2b20      	cmp	r3, #32
 8004ec4:	d002      	beq.n	8004ecc <HAL_TIM_ConfigClockSource+0xd0>
 8004ec6:	d909      	bls.n	8004edc <HAL_TIM_ConfigClockSource+0xe0>
 8004ec8:	2b30      	cmp	r3, #48	@ 0x30
 8004eca:	d1c9      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x64>
  tmpsmcr = TIMx->SMCR;
 8004ecc:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ece:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ed2:	430b      	orrs	r3, r1
 8004ed4:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8004ed8:	60a3      	str	r3, [r4, #8]
}
 8004eda:	e7c0      	b.n	8004e5e <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8004edc:	f033 0110 	bics.w	r1, r3, #16
 8004ee0:	d1be      	bne.n	8004e60 <HAL_TIM_ConfigClockSource+0x64>
 8004ee2:	e7f3      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0xd0>
  __HAL_LOCK(htim);
 8004ee4:	2002      	movs	r0, #2
}
 8004ee6:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ee8:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 8004eea:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eec:	f023 0310 	bic.w	r3, r3, #16
                               sClockSourceConfig->ClockFilter);
 8004ef0:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ef2:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef4:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8004ef6:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ef8:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004efc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f00:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f04:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8004f08:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8004f0a:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004f0c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f12:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8004f16:	60a3      	str	r3, [r4, #8]
}
 8004f18:	e7a1      	b.n	8004e5e <HAL_TIM_ConfigClockSource+0x62>
                               sClockSourceConfig->ClockPolarity,
 8004f1a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004f1c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8004f1e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f20:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8004f24:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f26:	6a23      	ldr	r3, [r4, #32]
 8004f28:	f023 0301 	bic.w	r3, r3, #1
 8004f2c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f2e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f34:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004f38:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8004f3a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8004f3c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f42:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8004f46:	60a3      	str	r3, [r4, #8]
}
 8004f48:	e789      	b.n	8004e5e <HAL_TIM_ConfigClockSource+0x62>
 8004f4a:	bf00      	nop
 8004f4c:	fffe0088 	.word	0xfffe0088

08004f50 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop

08004f54 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8004f54:	4770      	bx	lr
 8004f56:	bf00      	nop

08004f58 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop

08004f5c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop

08004f60 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop

08004f64 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f64:	6803      	ldr	r3, [r0, #0]
 8004f66:	691a      	ldr	r2, [r3, #16]
 8004f68:	0791      	lsls	r1, r2, #30
{
 8004f6a:	b510      	push	{r4, lr}
 8004f6c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f6e:	d502      	bpl.n	8004f76 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f70:	68da      	ldr	r2, [r3, #12]
 8004f72:	0792      	lsls	r2, r2, #30
 8004f74:	d468      	bmi.n	8005048 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f76:	691a      	ldr	r2, [r3, #16]
 8004f78:	0752      	lsls	r2, r2, #29
 8004f7a:	d502      	bpl.n	8004f82 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	0750      	lsls	r0, r2, #29
 8004f80:	d44f      	bmi.n	8005022 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f82:	691a      	ldr	r2, [r3, #16]
 8004f84:	0711      	lsls	r1, r2, #28
 8004f86:	d502      	bpl.n	8004f8e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	0712      	lsls	r2, r2, #28
 8004f8c:	d437      	bmi.n	8004ffe <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f8e:	691a      	ldr	r2, [r3, #16]
 8004f90:	06d0      	lsls	r0, r2, #27
 8004f92:	d502      	bpl.n	8004f9a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f94:	68da      	ldr	r2, [r3, #12]
 8004f96:	06d1      	lsls	r1, r2, #27
 8004f98:	d41e      	bmi.n	8004fd8 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f9a:	691a      	ldr	r2, [r3, #16]
 8004f9c:	07d2      	lsls	r2, r2, #31
 8004f9e:	d502      	bpl.n	8004fa6 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fa0:	68da      	ldr	r2, [r3, #12]
 8004fa2:	07d0      	lsls	r0, r2, #31
 8004fa4:	d469      	bmi.n	800507a <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004fa6:	691a      	ldr	r2, [r3, #16]
 8004fa8:	0611      	lsls	r1, r2, #24
 8004faa:	d502      	bpl.n	8004fb2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	0612      	lsls	r2, r2, #24
 8004fb0:	d46b      	bmi.n	800508a <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004fb2:	691a      	ldr	r2, [r3, #16]
 8004fb4:	05d0      	lsls	r0, r2, #23
 8004fb6:	d502      	bpl.n	8004fbe <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fb8:	68da      	ldr	r2, [r3, #12]
 8004fba:	0611      	lsls	r1, r2, #24
 8004fbc:	d46d      	bmi.n	800509a <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	0652      	lsls	r2, r2, #25
 8004fc2:	d502      	bpl.n	8004fca <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fc4:	68da      	ldr	r2, [r3, #12]
 8004fc6:	0650      	lsls	r0, r2, #25
 8004fc8:	d46f      	bmi.n	80050aa <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fca:	691a      	ldr	r2, [r3, #16]
 8004fcc:	0691      	lsls	r1, r2, #26
 8004fce:	d502      	bpl.n	8004fd6 <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	0692      	lsls	r2, r2, #26
 8004fd4:	d449      	bmi.n	800506a <HAL_TIM_IRQHandler+0x106>
}
 8004fd6:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fd8:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fdc:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 8004fde:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fe0:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fe2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8004fea:	d16f      	bne.n	80050cc <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fec:	f7ff ffb2 	bl	8004f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff0:	4620      	mov	r0, r4
 8004ff2:	f7ff ffb3 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff6:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ff8:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffa:	7722      	strb	r2, [r4, #28]
 8004ffc:	e7cd      	b.n	8004f9a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ffe:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005002:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8005004:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005006:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005008:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	079b      	lsls	r3, r3, #30
 800500e:	d15a      	bne.n	80050c6 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005010:	f7ff ffa0 	bl	8004f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005014:	4620      	mov	r0, r4
 8005016:	f7ff ffa1 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800501a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800501c:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800501e:	7722      	strb	r2, [r4, #28]
 8005020:	e7b5      	b.n	8004f8e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005022:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005026:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8005028:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800502a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800502c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8005034:	d144      	bne.n	80050c0 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005036:	f7ff ff8d 	bl	8004f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800503a:	4620      	mov	r0, r4
 800503c:	f7ff ff8e 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005040:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005042:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005044:	7722      	strb	r2, [r4, #28]
 8005046:	e79c      	b.n	8004f82 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005048:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800504c:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800504e:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005050:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	0799      	lsls	r1, r3, #30
 8005056:	d130      	bne.n	80050ba <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005058:	f7ff ff7c 	bl	8004f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505c:	4620      	mov	r0, r4
 800505e:	f7ff ff7d 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005062:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005064:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005066:	7722      	strb	r2, [r4, #28]
 8005068:	e785      	b.n	8004f76 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800506a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800506e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005070:	611a      	str	r2, [r3, #16]
}
 8005072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8005076:	f000 b8cd 	b.w	8005214 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800507a:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800507e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005080:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005082:	f7ff ff65 	bl	8004f50 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	e78d      	b.n	8004fa6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800508a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
      HAL_TIMEx_BreakCallback(htim);
 800508e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005090:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005092:	f000 f8c1 	bl	8005218 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	e78b      	b.n	8004fb2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800509a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
      HAL_TIMEx_Break2Callback(htim);
 800509e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050a0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80050a2:	f000 f8bb 	bl	800521c <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050a6:	6823      	ldr	r3, [r4, #0]
 80050a8:	e789      	b.n	8004fbe <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050aa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
      HAL_TIM_TriggerCallback(htim);
 80050ae:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80050b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80050b2:	f7ff ff55 	bl	8004f60 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	e787      	b.n	8004fca <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80050ba:	f7ff ff4d 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 80050be:	e7d0      	b.n	8005062 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80050c0:	f7ff ff4a 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 80050c4:	e7bc      	b.n	8005040 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80050c6:	f7ff ff47 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 80050ca:	e7a6      	b.n	800501a <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80050cc:	f7ff ff44 	bl	8004f58 <HAL_TIM_IC_CaptureCallback>
 80050d0:	e791      	b.n	8004ff6 <HAL_TIM_IRQHandler+0x92>
 80050d2:	bf00      	nop

080050d4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050d4:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d04b      	beq.n	8005174 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050dc:	6803      	ldr	r3, [r0, #0]
 80050de:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80050e0:	2002      	movs	r0, #2
{
 80050e2:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050e4:	4d24      	ldr	r5, [pc, #144]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80050e6:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050ea:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80050ec:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80050ee:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80050f0:	d029      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80050f2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80050f6:	42ab      	cmp	r3, r5
 80050f8:	d025      	beq.n	8005146 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050fa:	4d20      	ldr	r5, [pc, #128]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 80050fc:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005100:	42ab      	cmp	r3, r5
 8005102:	bf18      	it	ne
 8005104:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 8005108:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800510c:	bf0c      	ite	eq
 800510e:	f04f 0c01 	moveq.w	ip, #1
 8005112:	f04f 0c00 	movne.w	ip, #0
 8005116:	42ab      	cmp	r3, r5
 8005118:	bf08      	it	eq
 800511a:	f04c 0c01 	orreq.w	ip, ip, #1
 800511e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005122:	42ab      	cmp	r3, r5
 8005124:	bf08      	it	eq
 8005126:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800512a:	680d      	ldr	r5, [r1, #0]
 800512c:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800512e:	4d14      	ldr	r5, [pc, #80]	@ (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 8005130:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005132:	42ab      	cmp	r3, r5
 8005134:	bf14      	ite	ne
 8005136:	4660      	movne	r0, ip
 8005138:	f04c 0001 	orreq.w	r0, ip, #1
 800513c:	b960      	cbnz	r0, 8005158 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800513e:	4811      	ldr	r0, [pc, #68]	@ (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005140:	4283      	cmp	r3, r0
 8005142:	d009      	beq.n	8005158 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005144:	e00d      	b.n	8005162 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005146:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005148:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800514c:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800514e:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005150:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005154:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8005156:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005158:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800515a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800515e:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005160:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005162:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005164:	2101      	movs	r1, #1

  return HAL_OK;
 8005166:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8005168:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800516c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8005170:	bc30      	pop	{r4, r5}
 8005172:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005174:	2002      	movs	r0, #2
}
 8005176:	4770      	bx	lr
 8005178:	40010000 	.word	0x40010000
 800517c:	40000400 	.word	0x40000400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005188:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800518c:	2b01      	cmp	r3, #1
 800518e:	d03d      	beq.n	800520c <HAL_TIMEx_ConfigBreakDeadTime+0x84>
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005190:	4602      	mov	r2, r0
 8005192:	6848      	ldr	r0, [r1, #4]
{
 8005194:	b410      	push	{r4}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005196:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 800519a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800519e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051a0:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051a6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051a8:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051ae:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051b0:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051b6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051b8:	6a88      	ldr	r0, [r1, #40]	@ 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051be:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80051c0:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051c6:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80051c8:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80051ca:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80051ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80051d2:	4c0f      	ldr	r4, [pc, #60]	@ (8005210 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 80051d4:	42a0      	cmp	r0, r4
 80051d6:	d00b      	beq.n	80051f0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 80051d8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80051dc:	42a0      	cmp	r0, r4
 80051de:	d007      	beq.n	80051f0 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80051e0:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80051e2:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80051e4:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 80051e8:	4608      	mov	r0, r1
}
 80051ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051ee:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80051f0:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80051f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80051f6:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80051fa:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80051fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005202:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005204:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005208:	430b      	orrs	r3, r1
 800520a:	e7e9      	b.n	80051e0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 800520c:	2002      	movs	r0, #2
}
 800520e:	4770      	bx	lr
 8005210:	40010000 	.word	0x40010000

08005214 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop

08005218 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop

0800521c <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop

08005220 <memset>:
 8005220:	4402      	add	r2, r0
 8005222:	4603      	mov	r3, r0
 8005224:	4293      	cmp	r3, r2
 8005226:	d100      	bne.n	800522a <memset+0xa>
 8005228:	4770      	bx	lr
 800522a:	f803 1b01 	strb.w	r1, [r3], #1
 800522e:	e7f9      	b.n	8005224 <memset+0x4>

08005230 <__errno>:
 8005230:	4b01      	ldr	r3, [pc, #4]	@ (8005238 <__errno+0x8>)
 8005232:	6818      	ldr	r0, [r3, #0]
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	200000b0 	.word	0x200000b0

0800523c <__libc_init_array>:
 800523c:	b570      	push	{r4, r5, r6, lr}
 800523e:	4d0d      	ldr	r5, [pc, #52]	@ (8005274 <__libc_init_array+0x38>)
 8005240:	4c0d      	ldr	r4, [pc, #52]	@ (8005278 <__libc_init_array+0x3c>)
 8005242:	1b64      	subs	r4, r4, r5
 8005244:	10a4      	asrs	r4, r4, #2
 8005246:	2600      	movs	r6, #0
 8005248:	42a6      	cmp	r6, r4
 800524a:	d109      	bne.n	8005260 <__libc_init_array+0x24>
 800524c:	4d0b      	ldr	r5, [pc, #44]	@ (800527c <__libc_init_array+0x40>)
 800524e:	4c0c      	ldr	r4, [pc, #48]	@ (8005280 <__libc_init_array+0x44>)
 8005250:	f000 f9c4 	bl	80055dc <_init>
 8005254:	1b64      	subs	r4, r4, r5
 8005256:	10a4      	asrs	r4, r4, #2
 8005258:	2600      	movs	r6, #0
 800525a:	42a6      	cmp	r6, r4
 800525c:	d105      	bne.n	800526a <__libc_init_array+0x2e>
 800525e:	bd70      	pop	{r4, r5, r6, pc}
 8005260:	f855 3b04 	ldr.w	r3, [r5], #4
 8005264:	4798      	blx	r3
 8005266:	3601      	adds	r6, #1
 8005268:	e7ee      	b.n	8005248 <__libc_init_array+0xc>
 800526a:	f855 3b04 	ldr.w	r3, [r5], #4
 800526e:	4798      	blx	r3
 8005270:	3601      	adds	r6, #1
 8005272:	e7f2      	b.n	800525a <__libc_init_array+0x1e>
 8005274:	0800dc28 	.word	0x0800dc28
 8005278:	0800dc28 	.word	0x0800dc28
 800527c:	0800dc28 	.word	0x0800dc28
 8005280:	0800dc2c 	.word	0x0800dc2c

08005284 <sinf_poly>:
 8005284:	07cb      	lsls	r3, r1, #31
 8005286:	d412      	bmi.n	80052ae <sinf_poly+0x2a>
 8005288:	ee21 5b00 	vmul.f64	d5, d1, d0
 800528c:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8005290:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8005294:	eea6 7b01 	vfma.f64	d7, d6, d1
 8005298:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 800529c:	ee21 1b05 	vmul.f64	d1, d1, d5
 80052a0:	eea6 0b05 	vfma.f64	d0, d6, d5
 80052a4:	eea7 0b01 	vfma.f64	d0, d7, d1
 80052a8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80052ac:	4770      	bx	lr
 80052ae:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 80052b2:	ee21 5b01 	vmul.f64	d5, d1, d1
 80052b6:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 80052ba:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 80052be:	eea1 7b06 	vfma.f64	d7, d1, d6
 80052c2:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 80052c6:	eea1 0b06 	vfma.f64	d0, d1, d6
 80052ca:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 80052ce:	ee21 1b05 	vmul.f64	d1, d1, d5
 80052d2:	eea5 0b06 	vfma.f64	d0, d5, d6
 80052d6:	e7e5      	b.n	80052a4 <sinf_poly+0x20>

080052d8 <sinf>:
 80052d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80052da:	ee10 4a10 	vmov	r4, s0
 80052de:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80052e2:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 80052e6:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 80052ea:	eef0 7a40 	vmov.f32	s15, s0
 80052ee:	ea4f 5214 	mov.w	r2, r4, lsr #20
 80052f2:	d218      	bcs.n	8005326 <sinf+0x4e>
 80052f4:	ee26 1b06 	vmul.f64	d1, d6, d6
 80052f8:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 80052fc:	d20a      	bcs.n	8005314 <sinf+0x3c>
 80052fe:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 8005302:	d103      	bne.n	800530c <sinf+0x34>
 8005304:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8005308:	ed8d 1a01 	vstr	s2, [sp, #4]
 800530c:	eeb0 0a67 	vmov.f32	s0, s15
 8005310:	b003      	add	sp, #12
 8005312:	bd30      	pop	{r4, r5, pc}
 8005314:	483a      	ldr	r0, [pc, #232]	@ (8005400 <sinf+0x128>)
 8005316:	eeb0 0b46 	vmov.f64	d0, d6
 800531a:	2100      	movs	r1, #0
 800531c:	b003      	add	sp, #12
 800531e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005322:	f7ff bfaf 	b.w	8005284 <sinf_poly>
 8005326:	f240 422e 	movw	r2, #1070	@ 0x42e
 800532a:	4293      	cmp	r3, r2
 800532c:	d824      	bhi.n	8005378 <sinf+0xa0>
 800532e:	4b34      	ldr	r3, [pc, #208]	@ (8005400 <sinf+0x128>)
 8005330:	ed93 7b08 	vldr	d7, [r3, #32]
 8005334:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005338:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800533c:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8005340:	ee17 1a90 	vmov	r1, s15
 8005344:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8005348:	1609      	asrs	r1, r1, #24
 800534a:	ee07 1a90 	vmov	s15, r1
 800534e:	f001 0203 	and.w	r2, r1, #3
 8005352:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8005356:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800535a:	ed92 0b00 	vldr	d0, [r2]
 800535e:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8005362:	f011 0f02 	tst.w	r1, #2
 8005366:	eea5 6b47 	vfms.f64	d6, d5, d7
 800536a:	bf08      	it	eq
 800536c:	4618      	moveq	r0, r3
 800536e:	ee26 1b06 	vmul.f64	d1, d6, d6
 8005372:	ee20 0b06 	vmul.f64	d0, d0, d6
 8005376:	e7d1      	b.n	800531c <sinf+0x44>
 8005378:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 800537c:	d237      	bcs.n	80053ee <sinf+0x116>
 800537e:	4921      	ldr	r1, [pc, #132]	@ (8005404 <sinf+0x12c>)
 8005380:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8005384:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8005388:	f3c4 0316 	ubfx	r3, r4, #0, #23
 800538c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8005390:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005394:	6a10      	ldr	r0, [r2, #32]
 8005396:	6912      	ldr	r2, [r2, #16]
 8005398:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800539c:	40ab      	lsls	r3, r5
 800539e:	fba0 5003 	umull	r5, r0, r0, r3
 80053a2:	4359      	muls	r1, r3
 80053a4:	fbe3 0102 	umlal	r0, r1, r3, r2
 80053a8:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80053ac:	0f9d      	lsrs	r5, r3, #30
 80053ae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80053b2:	1ac9      	subs	r1, r1, r3
 80053b4:	f7fb f8ce 	bl	8000554 <__aeabi_l2d>
 80053b8:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80053bc:	4b10      	ldr	r3, [pc, #64]	@ (8005400 <sinf+0x128>)
 80053be:	f004 0203 	and.w	r2, r4, #3
 80053c2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80053c6:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 80053f8 <sinf+0x120>
 80053ca:	ed92 0b00 	vldr	d0, [r2]
 80053ce:	ec41 0b17 	vmov	d7, r0, r1
 80053d2:	f014 0f02 	tst.w	r4, #2
 80053d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80053da:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80053de:	4629      	mov	r1, r5
 80053e0:	bf08      	it	eq
 80053e2:	4618      	moveq	r0, r3
 80053e4:	ee27 1b07 	vmul.f64	d1, d7, d7
 80053e8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80053ec:	e796      	b.n	800531c <sinf+0x44>
 80053ee:	b003      	add	sp, #12
 80053f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053f4:	f000 b8e2 	b.w	80055bc <__math_invalidf>
 80053f8:	54442d18 	.word	0x54442d18
 80053fc:	3c1921fb 	.word	0x3c1921fb
 8005400:	0800db40 	.word	0x0800db40
 8005404:	0800dae0 	.word	0x0800dae0

08005408 <sinf_poly>:
 8005408:	07cb      	lsls	r3, r1, #31
 800540a:	d412      	bmi.n	8005432 <sinf_poly+0x2a>
 800540c:	ee21 5b00 	vmul.f64	d5, d1, d0
 8005410:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8005414:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8005418:	eea6 7b01 	vfma.f64	d7, d6, d1
 800541c:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8005420:	ee21 1b05 	vmul.f64	d1, d1, d5
 8005424:	eea6 0b05 	vfma.f64	d0, d6, d5
 8005428:	eea7 0b01 	vfma.f64	d0, d7, d1
 800542c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005430:	4770      	bx	lr
 8005432:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8005436:	ee21 5b01 	vmul.f64	d5, d1, d1
 800543a:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 800543e:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8005442:	eea1 7b06 	vfma.f64	d7, d1, d6
 8005446:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 800544a:	eea1 0b06 	vfma.f64	d0, d1, d6
 800544e:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8005452:	ee21 1b05 	vmul.f64	d1, d1, d5
 8005456:	eea5 0b06 	vfma.f64	d0, d5, d6
 800545a:	e7e5      	b.n	8005428 <sinf_poly+0x20>
 800545c:	0000      	movs	r0, r0
	...

08005460 <cosf>:
 8005460:	b538      	push	{r3, r4, r5, lr}
 8005462:	ee10 4a10 	vmov	r4, s0
 8005466:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800546a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 800546e:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8005472:	d21f      	bcs.n	80054b4 <cosf+0x54>
 8005474:	ee27 7b07 	vmul.f64	d7, d7, d7
 8005478:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 800547c:	f0c0 8082 	bcc.w	8005584 <cosf+0x124>
 8005480:	ee27 4b07 	vmul.f64	d4, d7, d7
 8005484:	4b44      	ldr	r3, [pc, #272]	@ (8005598 <cosf+0x138>)
 8005486:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 800548a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 800548e:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 8005492:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005496:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 800549a:	eea7 0b05 	vfma.f64	d0, d7, d5
 800549e:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 80054a2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80054a6:	eea4 0b05 	vfma.f64	d0, d4, d5
 80054aa:	eea6 0b07 	vfma.f64	d0, d6, d7
 80054ae:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80054b2:	bd38      	pop	{r3, r4, r5, pc}
 80054b4:	f240 422e 	movw	r2, #1070	@ 0x42e
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d829      	bhi.n	8005510 <cosf+0xb0>
 80054bc:	4b36      	ldr	r3, [pc, #216]	@ (8005598 <cosf+0x138>)
 80054be:	ed93 6b08 	vldr	d6, [r3, #32]
 80054c2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80054c6:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 80054ca:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 80054ce:	ee16 1a90 	vmov	r1, s13
 80054d2:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 80054d6:	1609      	asrs	r1, r1, #24
 80054d8:	ee06 1a90 	vmov	s13, r1
 80054dc:	f001 0203 	and.w	r2, r1, #3
 80054e0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 80054e4:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 80054e8:	ed92 0b00 	vldr	d0, [r2]
 80054ec:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 80054f0:	f011 0f02 	tst.w	r1, #2
 80054f4:	f081 0101 	eor.w	r1, r1, #1
 80054f8:	eea5 7b46 	vfms.f64	d7, d5, d6
 80054fc:	bf08      	it	eq
 80054fe:	4618      	moveq	r0, r3
 8005500:	ee27 1b07 	vmul.f64	d1, d7, d7
 8005504:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005508:	ee20 0b07 	vmul.f64	d0, d0, d7
 800550c:	f7ff bf7c 	b.w	8005408 <sinf_poly>
 8005510:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8005514:	d232      	bcs.n	800557c <cosf+0x11c>
 8005516:	4921      	ldr	r1, [pc, #132]	@ (800559c <cosf+0x13c>)
 8005518:	f3c4 6083 	ubfx	r0, r4, #26, #4
 800551c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8005520:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8005524:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8005528:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800552c:	6a10      	ldr	r0, [r2, #32]
 800552e:	6912      	ldr	r2, [r2, #16]
 8005530:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005534:	40ab      	lsls	r3, r5
 8005536:	fba0 5003 	umull	r5, r0, r0, r3
 800553a:	4359      	muls	r1, r3
 800553c:	fbe3 0102 	umlal	r0, r1, r3, r2
 8005540:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8005544:	0f9d      	lsrs	r5, r3, #30
 8005546:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800554a:	1ac9      	subs	r1, r1, r3
 800554c:	f7fb f802 	bl	8000554 <__aeabi_l2d>
 8005550:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8005554:	4b10      	ldr	r3, [pc, #64]	@ (8005598 <cosf+0x138>)
 8005556:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8005590 <cosf+0x130>
 800555a:	ec41 0b17 	vmov	d7, r0, r1
 800555e:	f004 0203 	and.w	r2, r4, #3
 8005562:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8005566:	ed92 0b00 	vldr	d0, [r2]
 800556a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800556e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8005572:	f014 0f02 	tst.w	r4, #2
 8005576:	f085 0101 	eor.w	r1, r5, #1
 800557a:	e7bf      	b.n	80054fc <cosf+0x9c>
 800557c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005580:	f000 b81c 	b.w	80055bc <__math_invalidf>
 8005584:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005588:	e793      	b.n	80054b2 <cosf+0x52>
 800558a:	bf00      	nop
 800558c:	f3af 8000 	nop.w
 8005590:	54442d18 	.word	0x54442d18
 8005594:	3c1921fb 	.word	0x3c1921fb
 8005598:	0800db40 	.word	0x0800db40
 800559c:	0800dae0 	.word	0x0800dae0

080055a0 <with_errnof>:
 80055a0:	b510      	push	{r4, lr}
 80055a2:	ed2d 8b02 	vpush	{d8}
 80055a6:	eeb0 8a40 	vmov.f32	s16, s0
 80055aa:	4604      	mov	r4, r0
 80055ac:	f7ff fe40 	bl	8005230 <__errno>
 80055b0:	eeb0 0a48 	vmov.f32	s0, s16
 80055b4:	ecbd 8b02 	vpop	{d8}
 80055b8:	6004      	str	r4, [r0, #0]
 80055ba:	bd10      	pop	{r4, pc}

080055bc <__math_invalidf>:
 80055bc:	eef0 7a40 	vmov.f32	s15, s0
 80055c0:	ee30 7a40 	vsub.f32	s14, s0, s0
 80055c4:	eef4 7a67 	vcmp.f32	s15, s15
 80055c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055cc:	ee87 0a07 	vdiv.f32	s0, s14, s14
 80055d0:	d602      	bvs.n	80055d8 <__math_invalidf+0x1c>
 80055d2:	2021      	movs	r0, #33	@ 0x21
 80055d4:	f7ff bfe4 	b.w	80055a0 <with_errnof>
 80055d8:	4770      	bx	lr
	...

080055dc <_init>:
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	bf00      	nop
 80055e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e2:	bc08      	pop	{r3}
 80055e4:	469e      	mov	lr, r3
 80055e6:	4770      	bx	lr

080055e8 <_fini>:
 80055e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ea:	bf00      	nop
 80055ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ee:	bc08      	pop	{r3}
 80055f0:	469e      	mov	lr, r3
 80055f2:	4770      	bx	lr

Disassembly of section .ccmram:

080055f4 <pi_aw_calc>:
 *
 * @note This function computes the PI control action with anti-windup.
 */
void pi_aw_calc(volatile pi_aw_struct *v)
{
    if(v->enable)
 80055f4:	8803      	ldrh	r3, [r0, #0]
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d037      	beq.n	800566c <pi_aw_calc+0x78>
    {
        v->e[0] = v->pi_consig - v->pi_fdb; // Calculate error
 80055fc:	edd0 7a07 	vldr	s15, [r0, #28]
 8005600:	ed90 7a08 	vldr	s14, [r0, #32]
 8005604:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005608:	edc0 7a05 	vstr	s15, [r0, #20]

        // PI trapezoidal with feedforward
        v->pi_int[0] =  v->Ki * v->e[0] * v->Ts + v->pi_int[1] + (v->pi_out_postsat - v->pi_out_presat) * v->Kaw * v->Ts;
 800560c:	ed90 6a03 	vldr	s12, [r0, #12]
 8005610:	ed90 7a05 	vldr	s14, [r0, #20]
 8005614:	ed90 5a01 	vldr	s10, [r0, #4]
 8005618:	ee26 6a07 	vmul.f32	s12, s12, s14
 800561c:	edd0 7a0f 	vldr	s15, [r0, #60]	@ 0x3c
 8005620:	edd0 6a0c 	vldr	s13, [r0, #48]	@ 0x30
 8005624:	edd0 4a0b 	vldr	s9, [r0, #44]	@ 0x2c
 8005628:	eee6 7a05 	vfma.f32	s15, s12, s10
 800562c:	ed90 7a04 	vldr	s14, [r0, #16]
 8005630:	edd0 5a01 	vldr	s11, [r0, #4]
 8005634:	ee76 6ae4 	vsub.f32	s13, s13, s9
 8005638:	ee27 7a25 	vmul.f32	s14, s14, s11
 800563c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005640:	edc0 7a0e 	vstr	s15, [r0, #56]	@ 0x38

        v->pi_out_presat = v->pi_out;
 8005644:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005646:	62c3      	str	r3, [r0, #44]	@ 0x2c

        // Output voltage saturation
        if (v->pi_out > v->pi_out_max)
 8005648:	ed90 7a0d 	vldr	s14, [r0, #52]	@ 0x34
 800564c:	edd0 7a09 	vldr	s15, [r0, #36]	@ 0x24
 8005650:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005658:	dd0e      	ble.n	8005678 <pi_aw_calc+0x84>
            v->pi_out = v->pi_out_max;
 800565a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800565c:	6343      	str	r3, [r0, #52]	@ 0x34
        else if (v->pi_out < v->pi_out_min)
            v->pi_out = v->pi_out_min;
        else;

        // Copy previous values
        v->e[1] = v->e[0];                      // Copy previous error
 800565e:	6943      	ldr	r3, [r0, #20]
 8005660:	6183      	str	r3, [r0, #24]
        v->pi_ffw[1] = v->pi_ffw[0];            // Copy previous feedforward
 8005662:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8005664:	6443      	str	r3, [r0, #68]	@ 0x44
        v->pi_int[1] = v->pi_int[0];			// Copy previous integrator
 8005666:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005668:	63c3      	str	r3, [r0, #60]	@ 0x3c
 800566a:	4770      	bx	lr
    }
    else
    {
        // Reset previous control variables
        v->e[1] = 0.0F;
 800566c:	2300      	movs	r3, #0
 800566e:	6183      	str	r3, [r0, #24]
        v->pi_ffw[1] = 0.0F;
 8005670:	6443      	str	r3, [r0, #68]	@ 0x44
        v->pi_int[1] = 0.0F;
 8005672:	63c3      	str	r3, [r0, #60]	@ 0x3c
        v->pi_out = 0.0F;
 8005674:	6343      	str	r3, [r0, #52]	@ 0x34
    }
}
 8005676:	4770      	bx	lr
        else if (v->pi_out < v->pi_out_min)
 8005678:	ed90 7a0d 	vldr	s14, [r0, #52]	@ 0x34
 800567c:	edd0 7a0a 	vldr	s15, [r0, #40]	@ 0x28
 8005680:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005688:	d5e9      	bpl.n	800565e <pi_aw_calc+0x6a>
            v->pi_out = v->pi_out_min;
 800568a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800568c:	6343      	str	r3, [r0, #52]	@ 0x34
 800568e:	e7e6      	b.n	800565e <pi_aw_calc+0x6a>

08005690 <pi_init>:
 * @param v Pointer to the PI structure.
 *
 * @note This function initializes the constants used in the PI controller.
 */
void pi_init(volatile pi_struct *v){
    v->K0 = v->Kp + v->Ki * v->Ts * 0.5F;   // K0 = Kp + Ki*Ts/2
 8005690:	edd0 7a02 	vldr	s15, [r0, #8]
 8005694:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8005698:	ed90 7a03 	vldr	s14, [r0, #12]
 800569c:	ed90 6a01 	vldr	s12, [r0, #4]
 80056a0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80056a4:	eee7 7a26 	vfma.f32	s15, s14, s13
 80056a8:	edc0 7a04 	vstr	s15, [r0, #16]
    v->K1 = -v->Kp + v->Ki * v->Ts * 0.5F;  // K1 = -Kp + Ki*Ts/2
 80056ac:	ed90 7a03 	vldr	s14, [r0, #12]
 80056b0:	ed90 6a01 	vldr	s12, [r0, #4]
 80056b4:	edd0 7a02 	vldr	s15, [r0, #8]
 80056b8:	ee27 7a06 	vmul.f32	s14, s14, s12
 80056bc:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80056c0:	edc0 7a05 	vstr	s15, [r0, #20]
}
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop

080056c8 <pi_calc>:
 *
 * @note This function computes the PI control action with feedforward and saturation.
 */
void pi_calc(volatile pi_struct *v)
{
    if(v->enable)
 80056c8:	8803      	ldrh	r3, [r0, #0]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	b37b      	cbz	r3, 800572e <pi_calc+0x66>
    {
        v->e[0] = v->pi_consig - v->pi_fdb; // Calculate error
 80056ce:	edd0 7a08 	vldr	s15, [r0, #32]
 80056d2:	ed90 7a09 	vldr	s14, [r0, #36]	@ 0x24
 80056d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056da:	edc0 7a06 	vstr	s15, [r0, #24]
        v->pi_out += v->K0 * v->e[0] + v->K1 * v->e[1] + v->pi_ffw[0] - v->pi_ffw[1];   // PI trapezoidal with feedforward
 80056de:	ed90 5a04 	vldr	s10, [r0, #16]
 80056e2:	edd0 5a06 	vldr	s11, [r0, #24]
 80056e6:	ed90 6a05 	vldr	s12, [r0, #20]
 80056ea:	edd0 6a07 	vldr	s13, [r0, #28]
 80056ee:	edd0 7a0d 	vldr	s15, [r0, #52]	@ 0x34
 80056f2:	ed90 7a0e 	vldr	s14, [r0, #56]	@ 0x38
 80056f6:	edd0 4a0c 	vldr	s9, [r0, #48]	@ 0x30
 80056fa:	ee77 7aa4 	vadd.f32	s15, s15, s9
 80056fe:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005702:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005706:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800570a:	edc0 7a0c 	vstr	s15, [r0, #48]	@ 0x30
        // Output voltage saturation
        if (v->pi_out > v->pi_out_max)
 800570e:	ed90 7a0c 	vldr	s14, [r0, #48]	@ 0x30
 8005712:	edd0 7a0a 	vldr	s15, [r0, #40]	@ 0x28
 8005716:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800571a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800571e:	dd0b      	ble.n	8005738 <pi_calc+0x70>
            v->pi_out = v->pi_out_max;
 8005720:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005722:	6303      	str	r3, [r0, #48]	@ 0x30
        else if (v->pi_out < v->pi_out_min)
            v->pi_out = v->pi_out_min;
        else;
        // Copy previous values
        v->e[1] = v->e[0];                      // Copy previous error
 8005724:	6983      	ldr	r3, [r0, #24]
 8005726:	61c3      	str	r3, [r0, #28]
        v->pi_ffw[1] = v->pi_ffw[0];            // Copy previous feedforward
 8005728:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800572a:	6383      	str	r3, [r0, #56]	@ 0x38
 800572c:	4770      	bx	lr
    }
    else
    {
        // Reset previous control variables
        v->e[1] = 0.0F;
 800572e:	2300      	movs	r3, #0
 8005730:	61c3      	str	r3, [r0, #28]
        v->pi_ffw[1] = 0.0F;
 8005732:	6383      	str	r3, [r0, #56]	@ 0x38
        v->pi_out = 0.0F;
 8005734:	6303      	str	r3, [r0, #48]	@ 0x30
    }
}
 8005736:	4770      	bx	lr
        else if (v->pi_out < v->pi_out_min)
 8005738:	ed90 7a0c 	vldr	s14, [r0, #48]	@ 0x30
 800573c:	edd0 7a0b 	vldr	s15, [r0, #44]	@ 0x2c
 8005740:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005748:	d5ec      	bpl.n	8005724 <pi_calc+0x5c>
            v->pi_out = v->pi_out_min;
 800574a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800574c:	6303      	str	r3, [r0, #48]	@ 0x30
 800574e:	e7e9      	b.n	8005724 <pi_calc+0x5c>

08005750 <clarke3F_calc>:
 *
 * @note This function computes the Clarke transformation for three-phase signals.
 */
void clarke3F_calc(volatile clarke3F_struct *v)
{
    v->D = v->a;                                       // Alfa = A
 8005750:	6803      	ldr	r3, [r0, #0]
    v->Q = ISQ3*( v->a + 2.0F * v->b );              // Beta = 1/sqrt(3)*(A + 2*B) = 1/sqrt(3)*(B - C)
 8005752:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8005756:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8005774 <clarke3F_calc+0x24>
    v->D = v->a;                                       // Alfa = A
 800575a:	6083      	str	r3, [r0, #8]
    v->Q = ISQ3*( v->a + 2.0F * v->b );              // Beta = 1/sqrt(3)*(A + 2*B) = 1/sqrt(3)*(B - C)
 800575c:	edd0 7a00 	vldr	s15, [r0]
 8005760:	ed90 6a01 	vldr	s12, [r0, #4]
 8005764:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005768:	ee67 7a87 	vmul.f32	s15, s15, s14
 800576c:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	3f13cd3a 	.word	0x3f13cd3a

08005778 <rot_calc>:
 *
 * @note This function computes the rotation transformation (clockwise).
 */
void rot_calc(volatile rot_struct *v)
{
    v->d = v->D*v->cosFi + v->Q*v->sinFi;              // d = Alfa(D)*cos(Fi) + Beta(Q)*sin(Fi)
 8005778:	edd0 6a00 	vldr	s13, [r0]
 800577c:	ed90 7a03 	vldr	s14, [r0, #12]
 8005780:	edd0 7a01 	vldr	s15, [r0, #4]
 8005784:	ed90 6a02 	vldr	s12, [r0, #8]
 8005788:	ee67 7a86 	vmul.f32	s15, s15, s12
 800578c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005790:	edc0 7a04 	vstr	s15, [r0, #16]
    v->q = v->Q*v->cosFi - v->D*v->sinFi ;             // q = -Alfa(D)*sin(Fi) + Beta(Q)*cos(Fi)
 8005794:	edd0 6a01 	vldr	s13, [r0, #4]
 8005798:	ed90 7a03 	vldr	s14, [r0, #12]
 800579c:	ed90 6a00 	vldr	s12, [r0]
 80057a0:	edd0 7a02 	vldr	s15, [r0, #8]
 80057a4:	ee67 7ac6 	vnmul.f32	s15, s15, s12
 80057a8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80057ac:	edc0 7a05 	vstr	s15, [r0, #20]
}
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop

080057b4 <irot_calc>:
 *
 * @note This function computes the inverse rotation transformation (counterclockwise).
 */
void irot_calc(volatile irot_struct *v)
{
    v->alpha = v->d*v->cosFi - v->q*v->sinFi;              // Alfa(D) = d*cos(Fi) - q*sin(Fi)
 80057b4:	edd0 6a00 	vldr	s13, [r0]
 80057b8:	ed90 7a03 	vldr	s14, [r0, #12]
 80057bc:	ed90 6a01 	vldr	s12, [r0, #4]
 80057c0:	edd0 7a02 	vldr	s15, [r0, #8]
 80057c4:	ee67 7ac6 	vnmul.f32	s15, s15, s12
 80057c8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80057cc:	edc0 7a04 	vstr	s15, [r0, #16]
    v->beta = v->d*v->sinFi + v->q*v->cosFi;              // Beta(Q) = d*sin(Fi) + q*cos(Fi)
 80057d0:	edd0 6a00 	vldr	s13, [r0]
 80057d4:	ed90 7a02 	vldr	s14, [r0, #8]
 80057d8:	edd0 7a01 	vldr	s15, [r0, #4]
 80057dc:	ed90 6a03 	vldr	s12, [r0, #12]
 80057e0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80057e4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80057e8:	edc0 7a05 	vstr	s15, [r0, #20]
}
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop

080057f0 <angle_calc>:
 * @note This function generates the angle.
 */
void angle_calc(volatile angle_struct *v)
{
    // Integrator
    v->angle += v->freq*v->Ts*2;
 80057f0:	ed90 7a00 	vldr	s14, [r0]
 80057f4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80057f8:	edd0 5a01 	vldr	s11, [r0, #4]
    v->angle = (v->angle > 1) ? (v->angle - 2) : v->angle;
 80057fc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    v->angle += v->freq*v->Ts*2;
 8005800:	edd0 7a02 	vldr	s15, [r0, #8]
 8005804:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005808:	eee7 7a26 	vfma.f32	s15, s14, s13
 800580c:	edc0 7a02 	vstr	s15, [r0, #8]
    v->angle = (v->angle > 1) ? (v->angle - 2) : v->angle;
 8005810:	edd0 7a02 	vldr	s15, [r0, #8]
 8005814:	eef4 7ac6 	vcmpe.f32	s15, s12
 8005818:	edd0 7a02 	vldr	s15, [r0, #8]
 800581c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005820:	bfc8      	it	gt
 8005822:	ee77 7ae6 	vsubgt.f32	s15, s15, s13
 8005826:	edc0 7a02 	vstr	s15, [r0, #8]
}
 800582a:	4770      	bx	lr

0800582c <svpwm_calc>:

    // Auxiliary variables for SVPWM
    float Va, Vb, Vc, max, min, h;

    // Calculate Va, Vb, and Vc for three-phase system without neutral
    Va = v->alpha;                                      // A = Alfa
 800582c:	edd0 5a00 	vldr	s11, [r0]
    //Vb = (- v->valfa + SQ3*v->vbeta)*0.5;              // B = -1/2*Alfa + sqrt(3)/2*Beta
    Vb = (- v->alpha + SQ3*v->beta)*DIV2;              // B = -1/2*Alfa + sqrt(3)/2*Beta
 8005830:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005834:	ed90 6a01 	vldr	s12, [r0, #4]
 8005838:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8005894 <svpwm_calc+0x68>
 800583c:	edd0 7a00 	vldr	s15, [r0]
    // Calculate homopolar component
    h = (max + min)*DIV2;

    // Generate duty cycles (range from 0 to 1)
    // Convert sinusoids ranging up to 0.5 to sinusoids ranging from 0 to 1
    v->Da = (Va - h + 0.5F);
 8005840:	ee35 4a87 	vadd.f32	s8, s11, s14
    Vb = (- v->alpha + SQ3*v->beta)*DIV2;              // B = -1/2*Alfa + sqrt(3)/2*Beta
 8005844:	eed6 7a26 	vfnms.f32	s15, s12, s13
 8005848:	ee67 7a87 	vmul.f32	s15, s15, s14
    Vc = - Va - Vb;                                     // C = - A - B
 800584c:	ee35 6aa7 	vadd.f32	s12, s11, s15
    max = (Vb >= max) ? Vb : max;
 8005850:	fec5 6aa7 	vmaxnm.f32	s13, s11, s15
    v->Db = (Vb - h + 0.5F);
 8005854:	ee77 4a87 	vadd.f32	s9, s15, s14
    min = (Vb <= min) ? Vb : min;
 8005858:	fec5 5ae7 	vminnm.f32	s11, s11, s15
    Vc = - Va - Vb;                                     // C = - A - B
 800585c:	eeb1 5a46 	vneg.f32	s10, s12
    v->Dc = (Vc - h + 0.5F);
 8005860:	ee37 6a46 	vsub.f32	s12, s14, s12
    max = (Vc >= max) ? Vc : max;
 8005864:	fec5 7a26 	vmaxnm.f32	s15, s10, s13
    min = (Vc <= min) ? Vc : min;
 8005868:	fe85 5a65 	vminnm.f32	s10, s10, s11
    v->Db = (Vb - h + 0.5F);
 800586c:	eef0 6a64 	vmov.f32	s13, s9
    h = (max + min)*DIV2;
 8005870:	ee77 7a85 	vadd.f32	s15, s15, s10
    v->Da = (Va - h + 0.5F);
 8005874:	eef0 5a44 	vmov.f32	s11, s8
    v->Db = (Vb - h + 0.5F);
 8005878:	eee7 6ac7 	vfms.f32	s13, s15, s14
    v->Da = (Va - h + 0.5F);
 800587c:	eee7 5ac7 	vfms.f32	s11, s15, s14
    v->Dc = (Vc - h + 0.5F);
 8005880:	eea7 6ac7 	vfms.f32	s12, s15, s14
    v->Da = (Va - h + 0.5F);
 8005884:	edc0 5a02 	vstr	s11, [r0, #8]
    v->Db = (Vb - h + 0.5F);
 8005888:	edc0 6a03 	vstr	s13, [r0, #12]
    v->Dc = (Vc - h + 0.5F);
 800588c:	ed80 6a04 	vstr	s12, [r0, #16]
}
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	3fddb3d7 	.word	0x3fddb3d7

08005898 <rampa_calc>:
 *
 * @note This function calculates the ramp.
 */
void rampa_calc(volatile rampa_struct *v)
{
    if (v->enable)
 8005898:	7b03      	ldrb	r3, [r0, #12]
 800589a:	b1e3      	cbz	r3, 80058d6 <rampa_calc+0x3e>
    {
        if(v->out < v->in)
 800589c:	ed90 7a01 	vldr	s14, [r0, #4]
 80058a0:	edd0 7a00 	vldr	s15, [r0]
 80058a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ac:	d516      	bpl.n	80058dc <rampa_calc+0x44>
        {
            v->out += v->Incr;
 80058ae:	ed90 7a02 	vldr	s14, [r0, #8]
 80058b2:	edd0 7a01 	vldr	s15, [r0, #4]
 80058b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058ba:	edc0 7a01 	vstr	s15, [r0, #4]
            if(v->out > v->in)
 80058be:	ed90 7a01 	vldr	s14, [r0, #4]
 80058c2:	edd0 7a00 	vldr	s15, [r0]
 80058c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ce:	dd04      	ble.n	80058da <rampa_calc+0x42>
        }
        else if(v->out > v->in)
        {
            v->out -= v->Incr;
            if(v->out < v->in)
                v->out = v->in;
 80058d0:	6803      	ldr	r3, [r0, #0]
 80058d2:	6043      	str	r3, [r0, #4]
 80058d4:	4770      	bx	lr
        }
        else;
    }
    else
    {
        v->out = 0.0F;
 80058d6:	2300      	movs	r3, #0
 80058d8:	6043      	str	r3, [r0, #4]
    }
}
 80058da:	4770      	bx	lr
        else if(v->out > v->in)
 80058dc:	ed90 7a01 	vldr	s14, [r0, #4]
 80058e0:	edd0 7a00 	vldr	s15, [r0]
 80058e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ec:	ddf5      	ble.n	80058da <rampa_calc+0x42>
            v->out -= v->Incr;
 80058ee:	ed90 7a02 	vldr	s14, [r0, #8]
 80058f2:	edd0 7a01 	vldr	s15, [r0, #4]
 80058f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058fa:	edc0 7a01 	vstr	s15, [r0, #4]
            if(v->out < v->in)
 80058fe:	ed90 7a01 	vldr	s14, [r0, #4]
 8005902:	edd0 7a00 	vldr	s15, [r0]
 8005906:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800590a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800590e:	d5e4      	bpl.n	80058da <rampa_calc+0x42>
 8005910:	e7de      	b.n	80058d0 <rampa_calc+0x38>
 8005912:	bf00      	nop

08005914 <rampa_dual_calc>:
 *
 * @note This function calculates the dual ramp.
 */
void rampa_dual_calc(volatile rampa_dual_struct *v)
{
    if (v->enable)
 8005914:	7c03      	ldrb	r3, [r0, #16]
 8005916:	b1e3      	cbz	r3, 8005952 <rampa_dual_calc+0x3e>
    {
        if(v->out < v->in)
 8005918:	ed90 7a01 	vldr	s14, [r0, #4]
 800591c:	edd0 7a00 	vldr	s15, [r0]
 8005920:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005928:	d516      	bpl.n	8005958 <rampa_dual_calc+0x44>
        {
            v->out += v->Incr;
 800592a:	ed90 7a02 	vldr	s14, [r0, #8]
 800592e:	edd0 7a01 	vldr	s15, [r0, #4]
 8005932:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005936:	edc0 7a01 	vstr	s15, [r0, #4]
            if(v->out > v->in)
 800593a:	ed90 7a01 	vldr	s14, [r0, #4]
 800593e:	edd0 7a00 	vldr	s15, [r0]
 8005942:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800594a:	dd04      	ble.n	8005956 <rampa_dual_calc+0x42>
        }
        else if(v->out > v->in)
        {
            v->out -= v->Decr;
            if(v->out < v->in)
                v->out = v->in;
 800594c:	6803      	ldr	r3, [r0, #0]
 800594e:	6043      	str	r3, [r0, #4]
 8005950:	4770      	bx	lr
        }
        else;
    }
    else
    {
        v->out = 0;
 8005952:	2300      	movs	r3, #0
 8005954:	6043      	str	r3, [r0, #4]
    }
}
 8005956:	4770      	bx	lr
        else if(v->out > v->in)
 8005958:	ed90 7a01 	vldr	s14, [r0, #4]
 800595c:	edd0 7a00 	vldr	s15, [r0]
 8005960:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005968:	ddf5      	ble.n	8005956 <rampa_dual_calc+0x42>
            v->out -= v->Decr;
 800596a:	ed90 7a03 	vldr	s14, [r0, #12]
 800596e:	edd0 7a01 	vldr	s15, [r0, #4]
 8005972:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005976:	edc0 7a01 	vstr	s15, [r0, #4]
            if(v->out < v->in)
 800597a:	ed90 7a01 	vldr	s14, [r0, #4]
 800597e:	edd0 7a00 	vldr	s15, [r0]
 8005982:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800598a:	d5e4      	bpl.n	8005956 <rampa_dual_calc+0x42>
 800598c:	e7de      	b.n	800594c <rampa_dual_calc+0x38>
 800598e:	bf00      	nop

08005990 <RMS_calc>:
 * @note This function calculates the Root Mean Square (RMS).
 */
void RMS_calc(volatile RMS_struct *v){
    // Calculate RMS output current.
    //-----------------------------------------------------------------------------------------
    v->Sq_Sum += (float) (v->Measure * v->Measure)* v->T_exec;
 8005990:	ed90 7a01 	vldr	s14, [r0, #4]
    // Execute calculation at the zero crossing of the angle
    //
    if (v->Freq > 0.0F) {
 8005994:	2300      	movs	r3, #0
    v->Sq_Sum += (float) (v->Measure * v->Measure)* v->T_exec;
 8005996:	ed90 6a01 	vldr	s12, [r0, #4]
 800599a:	edd0 6a00 	vldr	s13, [r0]
 800599e:	ee27 7a06 	vmul.f32	s14, s14, s12
 80059a2:	edd0 7a02 	vldr	s15, [r0, #8]
 80059a6:	eee7 7a26 	vfma.f32	s15, s14, s13
 80059aa:	edc0 7a02 	vstr	s15, [r0, #8]
    if (v->Freq > 0.0F) {
 80059ae:	edd0 7a04 	vldr	s15, [r0, #16]
 80059b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ba:	dd1e      	ble.n	80059fa <RMS_calc+0x6a>
        if (v->Angle_ant < 0.0F && v->Angle >= 0.0F) {
 80059bc:	edd0 7a06 	vldr	s15, [r0, #24]
 80059c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059c8:	d402      	bmi.n	80059d0 <RMS_calc+0x40>
        }
        else;
        //do nothing
    }
    else;
    v->Angle_ant = v->Angle;
 80059ca:	6943      	ldr	r3, [r0, #20]
 80059cc:	6183      	str	r3, [r0, #24]
}
 80059ce:	4770      	bx	lr
        if (v->Angle_ant < 0.0F && v->Angle >= 0.0F) {
 80059d0:	edd0 7a05 	vldr	s15, [r0, #20]
 80059d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80059d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059dc:	dbf5      	blt.n	80059ca <RMS_calc+0x3a>
            v->Out_RMS = sqrtf((float) v->Sq_Sum * v->Freq);
 80059de:	edd0 7a02 	vldr	s15, [r0, #8]
 80059e2:	ed90 7a04 	vldr	s14, [r0, #16]
 80059e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059ea:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80059ee:	ed80 7a03 	vstr	s14, [r0, #12]
            v->Sq_Sum = 0;
 80059f2:	6083      	str	r3, [r0, #8]
    v->Angle_ant = v->Angle;
 80059f4:	6943      	ldr	r3, [r0, #20]
 80059f6:	6183      	str	r3, [r0, #24]
}
 80059f8:	4770      	bx	lr
    else if (v->Freq < 0.0F){
 80059fa:	edd0 7a04 	vldr	s15, [r0, #16]
 80059fe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a06:	d5e0      	bpl.n	80059ca <RMS_calc+0x3a>
        if (v->Angle_ant > 0.0F && v->Angle <= 0.0F) {
 8005a08:	edd0 7a06 	vldr	s15, [r0, #24]
 8005a0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a14:	ddd9      	ble.n	80059ca <RMS_calc+0x3a>
 8005a16:	edd0 7a05 	vldr	s15, [r0, #20]
 8005a1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a22:	d8d2      	bhi.n	80059ca <RMS_calc+0x3a>
            v->Out_RMS = sqrtf((float) v->Sq_Sum * v->Freq * (-1.0F));
 8005a24:	ed90 7a02 	vldr	s14, [r0, #8]
 8005a28:	edd0 7a04 	vldr	s15, [r0, #16]
 8005a2c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8005a30:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8005a34:	ed80 7a03 	vstr	s14, [r0, #12]
            v->Sq_Sum = 0;
 8005a38:	6083      	str	r3, [r0, #8]
 8005a3a:	e7c6      	b.n	80059ca <RMS_calc+0x3a>

08005a3c <filtreLP_calc>:
    if (v->enable)
 8005a3c:	8a83      	ldrh	r3, [r0, #20]
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	b173      	cbz	r3, 8005a60 <filtreLP_calc+0x24>
        v->out = (v->alfa * (v->in - v->out)) + v->out;    // Filter out(k) = alfa*in(k) + (1-alfa)*out(k-1)
 8005a42:	edd0 6a02 	vldr	s13, [r0, #8]
 8005a46:	ed90 7a00 	vldr	s14, [r0]
 8005a4a:	ed90 6a01 	vldr	s12, [r0, #4]
 8005a4e:	edd0 7a01 	vldr	s15, [r0, #4]
 8005a52:	ee37 7a46 	vsub.f32	s14, s14, s12
 8005a56:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005a5a:	edc0 7a01 	vstr	s15, [r0, #4]
 8005a5e:	4770      	bx	lr
        v->out = v->in;        // Without filter. Out(k) = In(k)
 8005a60:	6803      	ldr	r3, [r0, #0]
 8005a62:	6043      	str	r3, [r0, #4]
}
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop

08005a68 <step_calc>:
 * @note This function calculates the step function.
 */
void step_calc(volatile step_struct *v)
{
    // Calculate step width in pulses to count
    v->Pulses = (uint32_t)((v->fs) * (v->t_step));
 8005a68:	edd0 7a00 	vldr	s15, [r0]
 8005a6c:	ed90 7a04 	vldr	s14, [r0, #16]
 8005a70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a78:	edc0 7a05 	vstr	s15, [r0, #20]

    // If enabled, perform the step and start counting
    if (v->enable == 1 && v->Counter < v->Pulses){
 8005a7c:	8b83      	ldrh	r3, [r0, #28]
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d006      	beq.n	8005a92 <step_calc+0x2a>
        v->Out = v->In + v->Step;
        v->Counter++;
    }
    // When reaching the time limit, remove step and reset the counter
    else if (v->enable == 1 && v->Counter >= v->Pulses){
 8005a84:	8b83      	ldrh	r3, [r0, #28]
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d012      	beq.n	8005ab2 <step_calc+0x4a>
        v->Out = v->In;
        v->Counter = 0;
        v->enable = 0;
    }
    // If not enabled
    else v->Out = v->In;
 8005a8c:	6843      	ldr	r3, [r0, #4]
 8005a8e:	6083      	str	r3, [r0, #8]
}
 8005a90:	4770      	bx	lr
    if (v->enable == 1 && v->Counter < v->Pulses){
 8005a92:	6982      	ldr	r2, [r0, #24]
 8005a94:	6943      	ldr	r3, [r0, #20]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d2f4      	bcs.n	8005a84 <step_calc+0x1c>
        v->Out = v->In + v->Step;
 8005a9a:	edd0 7a01 	vldr	s15, [r0, #4]
 8005a9e:	ed90 7a03 	vldr	s14, [r0, #12]
 8005aa2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005aa6:	edc0 7a02 	vstr	s15, [r0, #8]
        v->Counter++;
 8005aaa:	6983      	ldr	r3, [r0, #24]
 8005aac:	3301      	adds	r3, #1
 8005aae:	6183      	str	r3, [r0, #24]
 8005ab0:	4770      	bx	lr
    else if (v->enable == 1 && v->Counter >= v->Pulses){
 8005ab2:	6982      	ldr	r2, [r0, #24]
 8005ab4:	6943      	ldr	r3, [r0, #20]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d3e8      	bcc.n	8005a8c <step_calc+0x24>
        v->Out = v->In;
 8005aba:	6842      	ldr	r2, [r0, #4]
        v->Counter = 0;
 8005abc:	2300      	movs	r3, #0
        v->Out = v->In;
 8005abe:	6082      	str	r2, [r0, #8]
        v->Counter = 0;
 8005ac0:	6183      	str	r3, [r0, #24]
        v->enable = 0;
 8005ac2:	8383      	strh	r3, [r0, #28]
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
