/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_1z & celloutsig_1_5z[0]);
  assign celloutsig_1_14z = ~(celloutsig_1_2z[5] & celloutsig_1_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | _00_);
  assign celloutsig_0_15z = celloutsig_0_11z | ~(celloutsig_0_6z);
  assign celloutsig_0_0z = in_data[66] ^ in_data[49];
  assign celloutsig_1_18z = celloutsig_1_14z ^ in_data[126];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[91];
  assign celloutsig_0_14z = celloutsig_0_10z ^ celloutsig_0_12z;
  reg [5:0] _10_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign { _01_[5:2], _00_, _01_[0] } = _10_;
  assign celloutsig_1_10z = { celloutsig_1_5z[2:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_6z[5:4] };
  assign celloutsig_1_0z = in_data[110:98] == in_data[136:124];
  assign celloutsig_0_2z = in_data[78:62] == { in_data[27:12], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[4:2], celloutsig_1_3z } === in_data[146:143];
  assign celloutsig_1_17z = { celloutsig_1_6z[19:17], celloutsig_1_13z, celloutsig_1_8z } > { in_data[103], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[153:147], celloutsig_1_14z } || { in_data[105:101], celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_4z = in_data[30:28] || in_data[23:21];
  assign celloutsig_1_8z = { in_data[151:112], celloutsig_1_4z } || { celloutsig_1_6z[23:13], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_13z = celloutsig_1_6z[6:2] % { 1'h1, celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[156:149] % { 1'h1, in_data[112:107], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[2:0] % { 1'h1, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = - celloutsig_1_2z[3:0];
  assign celloutsig_1_6z = { in_data[166:144], celloutsig_1_0z } | { in_data[174:164], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = & { _01_[5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_1_3z = celloutsig_1_2z[5] & celloutsig_1_1z;
  assign celloutsig_1_12z = | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z[3:0] };
  assign celloutsig_0_10z = ~^ in_data[56:50];
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_7z } ~^ { celloutsig_1_4z[2], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_12z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
