/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [26:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(in_data[81] ? in_data[45] : celloutsig_0_2z);
  assign celloutsig_1_4z = !(celloutsig_1_1z[1] ? celloutsig_1_1z[7] : in_data[150]);
  assign celloutsig_1_13z = !(celloutsig_1_12z[3] ? celloutsig_1_8z[0] : celloutsig_1_4z);
  assign celloutsig_0_6z = !(_01_ ? _00_ : celloutsig_0_0z);
  assign celloutsig_0_7z = !(_01_ ? celloutsig_0_1z[5] : celloutsig_0_2z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[7] | celloutsig_1_1z[9]) & (celloutsig_1_2z | in_data[186]));
  assign celloutsig_1_14z = ~((celloutsig_1_12z[3] | celloutsig_1_5z) & (celloutsig_1_1z[0] | celloutsig_1_3z));
  assign celloutsig_1_19z = ~((in_data[162] | celloutsig_1_10z) & (celloutsig_1_3z | in_data[172]));
  assign celloutsig_1_2z = celloutsig_1_1z[6] | celloutsig_1_0z[2];
  assign celloutsig_1_10z = celloutsig_1_9z | celloutsig_1_0z[0];
  assign celloutsig_0_14z = celloutsig_0_1z[2] | celloutsig_0_0z;
  assign celloutsig_0_36z = in_data[52:44] + { celloutsig_0_30z[1], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[172:152] + in_data[184:164];
  assign celloutsig_1_15z = celloutsig_1_6z[5:2] + { celloutsig_1_12z[2:0], celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } + { in_data[95:90], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_16z = in_data[189:163] + { in_data[114], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_12z = { celloutsig_0_5z[5], _00_, _01_, _03_[2], _02_ } + celloutsig_0_1z[4:0];
  assign celloutsig_0_20z = { celloutsig_0_8z[6:5], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z } + { celloutsig_0_1z[3:1], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_20z[3:1] + { celloutsig_0_15z[3:2], celloutsig_0_4z };
  reg [3:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 4'h0;
    else _23_ <= celloutsig_0_1z[4:1];
  assign { _00_, _01_, _03_[2], _02_ } = _23_;
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } * { celloutsig_1_1z[8:6], celloutsig_1_3z };
  assign celloutsig_0_8z = { _03_[2], _02_, _00_, _01_, _03_[2], _02_, celloutsig_0_6z, celloutsig_0_2z } * { celloutsig_0_5z[5:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[5:3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[83:78];
  assign celloutsig_0_9z = { in_data[28], celloutsig_0_6z, celloutsig_0_1z } * { _00_, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_0z } * { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_35z = - { celloutsig_0_1z[2:1], celloutsig_0_13z };
  assign celloutsig_1_6z = - in_data[106:100];
  assign celloutsig_1_8z = - celloutsig_1_1z[3:0];
  assign celloutsig_1_18z = - { celloutsig_1_16z[5], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_13z = - { celloutsig_0_12z[3:2], celloutsig_0_6z };
  assign celloutsig_0_15z = - { celloutsig_0_11z[3:2], celloutsig_0_13z };
  assign celloutsig_0_16z = - { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_0z = | in_data[65:62];
  assign celloutsig_1_5z = | in_data[160:154];
  assign celloutsig_1_9z = | { celloutsig_1_2z, in_data[126:125] };
  assign celloutsig_1_11z = | { celloutsig_1_3z, celloutsig_1_2z, in_data[160:154], in_data[126:125] };
  assign celloutsig_0_10z = | { celloutsig_0_9z[5:1], celloutsig_0_6z };
  assign celloutsig_0_2z = | { celloutsig_0_1z[5:1], in_data[65:62] };
  always_latch
    if (clkin_data[32]) celloutsig_1_1z = 10'h000;
    else if (clkin_data[96]) celloutsig_1_1z = in_data[190:181];
  assign { _03_[4:3], _03_[0] } = { _00_, _01_, celloutsig_0_4z };
  assign { out_data[135:128], out_data[96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
