INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/riscv.srcs/sources_1/new/alu_addonly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_addonly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller_single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/riscv_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_multi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/rtl/top_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/dev/fpga/PipelinedRISCV/riscv/riscv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
