A design of 5-stage pipelined CPU, based on VHDL, course project of EI332.
