
*** Running vivado
    with args -log DINO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DINO.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source DINO.tcl -notrace
Command: synth_design -top DINO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27504
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module VGAController [C:/Users/rodri/ECE350/final-project-team-18/VGA/VGAController.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1032.434 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DINO' [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:1]
	Parameter MHz bound to: 1000000 - type: integer 
	Parameter SYSTEM_FREQ bound to: 100000000 - type: integer 
	Parameter PROC_FREQ bound to: 50000000 - type: integer 
	Parameter FPS bound to: 64'b0000000000000000000000000000000000000000000000000000000000110010 
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/rodri/ECE350/final-project-team-18/Processor/Wrapper.v:27]
	Parameter INSTR_FILE bound to: ./dino_assembly - type: string 
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/rodri/ECE350/final-project-team-18/Processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_neg' [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_neg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_neg' (1#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_neg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'fetch' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'CLA_8' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'CLA_1' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_1' (3#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_8' (4#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CLA_32' (5#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/CLA_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (6#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/fetch.v:1]
INFO: [Synth 8-6157] synthesizing module 'fd' [C:/Users/rodri/ECE350/final-project-team-18/Processor/latches/fd.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (7#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fd' (8#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/latches/fd.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/decode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decode' (9#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'dx' [C:/Users/rodri/ECE350/final-project-team-18/Processor/latches/dx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dx' (10#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/latches/dx.v:1]
INFO: [Synth 8-6157] synthesizing module 'execute' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'type_control' [C:/Users/rodri/ECE350/final-project-team-18/Processor/type_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'type_control' (11#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/type_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (12#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (13#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/ADD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADD' (14#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/ADD.v:1]
INFO: [Synth 8-6157] synthesizing module 'SUBTRACT' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SUBTRACT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SUBTRACT' (15#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SUBTRACT.v:1]
INFO: [Synth 8-6157] synthesizing module 'BIT_AND' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/BIT_AND.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BIT_AND' (16#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/BIT_AND.v:1]
INFO: [Synth 8-6157] synthesizing module 'BIT_OR' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/BIT_OR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BIT_OR' (17#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/BIT_OR.v:1]
INFO: [Synth 8-6157] synthesizing module 'SLL' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SLL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SLL' (18#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SLL.v:1]
INFO: [Synth 8-6157] synthesizing module 'SRA' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SRA.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SRA' (19#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/SRA.v:1]
INFO: [Synth 8-6157] synthesizing module 'NOTEQUAL' [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/NOT_EQUAL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'NOTEQUAL' (20#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/NOT_EQUAL.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (21#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8_one_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4_one_bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2_one_bit' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_one_bit' (22#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_2_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_one_bit' (23#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_4_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_one_bit' (24#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mux_8_one_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (25#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/rodri/ECE350/final-project-team-18/Processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:1]
WARNING: [Synth 8-6090] variable 'P' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:52]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (26#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/multiplier.v:1]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/rodri/ECE350/final-project-team-18/Processor/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divider' (27#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (28#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'overflow_struct' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/overflow_struct.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate_32' (29#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'overflow_struct' (30#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/overflow_struct.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_control' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/pc_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_control' (31#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/pc_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'execute' (32#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'pw' [C:/Users/rodri/ECE350/final-project-team-18/Processor/pw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pw' (33#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/pw.v:1]
INFO: [Synth 8-6157] synthesizing module 'xm' [C:/Users/rodri/ECE350/final-project-team-18/Processor/xm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xm' (34#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/xm.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory' (35#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/stages/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'mw' [C:/Users/rodri/ECE350/final-project-team-18/Processor/mw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mw' (36#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/mw.v:1]
INFO: [Synth 8-6157] synthesizing module 'writeback' [C:/Users/rodri/ECE350/final-project-team-18/Processor/writeback.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate_5' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate_5' (37#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/tristate_5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (38#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/writeback.v:1]
INFO: [Synth 8-6157] synthesizing module 'bypass_struct' [C:/Users/rodri/ECE350/final-project-team-18/Processor/bypass_struct.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bypass_struct' (39#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/bypass_struct.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (40#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/rodri/ECE350/final-project-team-18/Processor/Run_test/ROM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: 152'b00101110001011110110010001101001011011100110111101011111011000010111001101110011011001010110110101100010011011000111100100101110011011010110010101101101 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file './dino_assembly.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/rodri/ECE350/final-project-team-18/Processor/Run_test/ROM.v:11]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ROM' (41#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/Run_test/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/decoder_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_32' (42#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/decoder_32.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/Regfile/register_david.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (43#1) [C:/Users/rodri/ECE350/final-project-team-18/Processor/Regfile/register_david.v:1]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg0' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg0' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg0' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg0' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg1' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg1' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg1' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg1' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg2' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg2' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg2' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg2' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:30]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg3' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:30]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg3' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:30]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg3' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:30]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg3' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:31]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg4' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:31]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg4' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:31]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg4' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:31]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg4' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:32]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg5' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:32]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg5' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:32]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg5' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:32]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg5' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:32]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:33]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg6' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:33]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg6' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:33]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg6' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:33]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg6' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:34]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg7' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:34]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg7' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:34]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg7' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:34]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg7' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:36]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg8' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:36]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg8' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:36]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg8' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:36]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg8' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:36]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:37]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg9' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:37]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg9' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:37]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg9' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:37]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg9' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:38]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg10' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:38]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg10' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:38]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg10' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:38]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg10' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:39]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg11' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:39]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg11' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:39]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg11' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:39]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg11' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:39]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:40]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg12' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:40]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg12' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:40]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg12' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:40]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg12' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:40]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:41]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg13' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:41]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg13' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:41]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg13' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:41]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg13' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:41]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:42]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg14' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:42]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg14' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:42]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg14' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:42]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg14' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:42]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:43]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg15' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:43]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg15' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:43]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg15' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:43]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg15' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:45]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg16' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:45]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg16' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:45]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg16' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:45]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg16' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:45]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:46]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg17' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:46]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg17' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:46]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg17' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:46]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg17' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:47]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg18' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:47]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg18' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:47]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg18' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:47]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg18' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:48]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg19' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:48]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg19' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:48]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg19' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:48]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg19' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:49]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg20' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:49]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg20' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:49]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg20' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:49]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg20' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:50]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg21' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:50]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg21' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:50]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg21' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:50]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg21' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:50]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:51]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg22' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:51]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg22' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:51]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg22' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:51]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg22' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:52]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg23' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:52]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg23' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:52]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg23' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:52]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg23' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:52]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'reg24' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:54]
ERROR: [Synth 8-448] named port connection 'D' does not exist for instance 'reg24' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:54]
ERROR: [Synth 8-448] named port connection 'WE' does not exist for instance 'reg24' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:54]
ERROR: [Synth 8-448] named port connection 'clear' does not exist for instance 'reg24' of module 'register' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:54]
INFO: [Common 17-14] Message 'Synth 8-448' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:61]
INFO: [Synth 8-6157] synthesizing module 'tri_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tri_32.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'tri_32' [C:/Users/rodri/ECE350/final-project-team-18/Processor/tri_32.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'regfile' [C:/Users/rodri/ECE350/final-project-team-18/Processor/regfile.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'Wrapper' [C:/Users/rodri/ECE350/final-project-team-18/Processor/Wrapper.v:27]
ERROR: [Synth 8-6156] failed synthesizing module 'DINO' [C:/Users/rodri/ECE350/final-project-team-18/DINO.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.434 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 33 Warnings, 2 Critical Warnings and 105 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 16:06:58 2022...
