<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p771" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_771{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_771{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_771{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_771{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_771{left:561px;bottom:1088px;letter-spacing:-0.14px;}
#t6_771{left:799px;bottom:1088px;}
#t7_771{left:70px;bottom:1029px;letter-spacing:0.14px;}
#t8_771{left:152px;bottom:1029px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_771{left:152px;bottom:1008px;letter-spacing:0.15px;}
#ta_771{left:70px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_771{left:237px;bottom:991px;}
#tc_771{left:252px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_771{left:837px;bottom:991px;}
#te_771{left:70px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_771{left:671px;bottom:974px;}
#tg_771{left:686px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_771{left:70px;bottom:950px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#ti_771{left:180px;bottom:957px;}
#tj_771{left:196px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_771{left:390px;bottom:957px;}
#tl_771{left:405px;bottom:950px;letter-spacing:-0.31px;}
#tm_771{left:439px;bottom:957px;}
#tn_771{left:455px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_771{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_771{left:70px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_771{left:70px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_771{left:70px;bottom:868px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#ts_771{left:70px;bottom:851px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#tt_771{left:70px;bottom:834px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tu_771{left:744px;bottom:841px;}
#tv_771{left:758px;bottom:834px;letter-spacing:-0.26px;}
#tw_771{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_771{left:70px;bottom:800px;letter-spacing:-0.17px;word-spacing:-0.77px;}
#ty_771{left:499px;bottom:807px;}
#tz_771{left:514px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t10_771{left:70px;bottom:784px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t11_771{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t12_771{left:70px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_771{left:338px;bottom:698px;letter-spacing:0.12px;word-spacing:0.02px;}
#t14_771{left:433px;bottom:698px;letter-spacing:0.14px;word-spacing:0.02px;}
#t15_771{left:156px;bottom:675px;letter-spacing:-0.17px;}
#t16_771{left:277px;bottom:675px;letter-spacing:-0.13px;}
#t17_771{left:331px;bottom:658px;letter-spacing:-0.12px;}
#t18_771{left:549px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_771{left:562px;bottom:658px;letter-spacing:-0.12px;}
#t1a_771{left:761px;bottom:675px;letter-spacing:-0.16px;}
#t1b_771{left:76px;bottom:634px;letter-spacing:-0.12px;}
#t1c_771{left:272px;bottom:634px;}
#t1d_771{left:517px;bottom:634px;}
#t1e_771{left:733px;bottom:634px;letter-spacing:-0.12px;}
#t1f_771{left:733px;bottom:617px;letter-spacing:-0.11px;}
#t1g_771{left:733px;bottom:600px;letter-spacing:-0.11px;}
#t1h_771{left:733px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_771{left:76px;bottom:559px;letter-spacing:-0.11px;}
#t1j_771{left:76px;bottom:542px;letter-spacing:-0.11px;}
#t1k_771{left:272px;bottom:559px;}
#t1l_771{left:517px;bottom:559px;}
#t1m_771{left:733px;bottom:559px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_771{left:733px;bottom:542px;letter-spacing:-0.11px;}
#t1o_771{left:733px;bottom:525px;letter-spacing:-0.11px;}
#t1p_771{left:733px;bottom:509px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_771{left:76px;bottom:484px;letter-spacing:-0.11px;}
#t1r_771{left:272px;bottom:484px;letter-spacing:-0.12px;}
#t1s_771{left:517px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_771{left:733px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_771{left:76px;bottom:460px;letter-spacing:-0.12px;}
#t1v_771{left:76px;bottom:443px;letter-spacing:-0.11px;}
#t1w_771{left:272px;bottom:460px;letter-spacing:-0.11px;}
#t1x_771{left:272px;bottom:443px;letter-spacing:-0.12px;}
#t1y_771{left:517px;bottom:460px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1z_771{left:517px;bottom:443px;letter-spacing:-0.11px;}
#t20_771{left:733px;bottom:460px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_771{left:733px;bottom:443px;letter-spacing:-0.11px;}
#t22_771{left:733px;bottom:426px;letter-spacing:-0.11px;}
#t23_771{left:733px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_771{left:76px;bottom:385px;letter-spacing:-0.12px;}
#t25_771{left:272px;bottom:385px;}
#t26_771{left:517px;bottom:385px;}
#t27_771{left:733px;bottom:385px;letter-spacing:-0.12px;}
#t28_771{left:76px;bottom:360px;letter-spacing:-0.12px;}
#t29_771{left:272px;bottom:360px;}
#t2a_771{left:288px;bottom:360px;letter-spacing:-0.13px;}
#t2b_771{left:288px;bottom:345px;letter-spacing:-0.12px;}
#t2c_771{left:272px;bottom:330px;}
#t2d_771{left:288px;bottom:330px;letter-spacing:-0.12px;}
#t2e_771{left:288px;bottom:315px;letter-spacing:-0.12px;}
#t2f_771{left:272px;bottom:299px;}
#t2g_771{left:288px;bottom:299px;letter-spacing:-0.13px;}
#t2h_771{left:517px;bottom:360px;}
#t2i_771{left:533px;bottom:360px;letter-spacing:-0.13px;}
#t2j_771{left:533px;bottom:345px;letter-spacing:-0.12px;}
#t2k_771{left:517px;bottom:330px;}
#t2l_771{left:533px;bottom:330px;letter-spacing:-0.13px;}
#t2m_771{left:533px;bottom:315px;letter-spacing:-0.11px;}
#t2n_771{left:533px;bottom:299px;letter-spacing:-0.09px;}
#t2o_771{left:517px;bottom:284px;}
#t2p_771{left:533px;bottom:284px;letter-spacing:-0.13px;}
#t2q_771{left:733px;bottom:360px;letter-spacing:-0.12px;}
#t2r_771{left:733px;bottom:339px;letter-spacing:-0.12px;}
#t2s_771{left:733px;bottom:322px;letter-spacing:-0.12px;}
#t2t_771{left:733px;bottom:305px;letter-spacing:-0.11px;}
#t2u_771{left:76px;bottom:260px;letter-spacing:-0.12px;}
#t2v_771{left:76px;bottom:243px;letter-spacing:-0.13px;}
#t2w_771{left:272px;bottom:260px;}
#t2x_771{left:288px;bottom:260px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_771{left:288px;bottom:244px;letter-spacing:-0.15px;}
#t2z_771{left:272px;bottom:229px;}
#t30_771{left:288px;bottom:229px;letter-spacing:-0.11px;}
#t31_771{left:288px;bottom:214px;letter-spacing:-0.2px;}
#t32_771{left:272px;bottom:199px;}
#t33_771{left:288px;bottom:199px;letter-spacing:-0.1px;}
#t34_771{left:288px;bottom:183px;letter-spacing:-0.14px;}
#t35_771{left:517px;bottom:260px;}
#t36_771{left:533px;bottom:260px;letter-spacing:-0.11px;}
#t37_771{left:533px;bottom:244px;letter-spacing:-0.14px;}
#t38_771{left:517px;bottom:229px;}
#t39_771{left:533px;bottom:229px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t3a_771{left:533px;bottom:214px;letter-spacing:-0.18px;}
#t3b_771{left:733px;bottom:260px;letter-spacing:-0.12px;}

.s1_771{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_771{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_771{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_771{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s5_771{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_771{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_771{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_771{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_771{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts771" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg771Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg771" style="-webkit-user-select: none;"><object width="935" height="1210" data="771/771.svg" type="image/svg+xml" id="pdf771" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_771" class="t s1_771">Vol. 3B </span><span id="t2_771" class="t s1_771">20-57 </span>
<span id="t3_771" class="t s2_771">PERFORMANCE MONITORING </span>
<span id="t4_771" class="t s3_771">The specifics of non-architectural performance events can be found at: </span><span id="t5_771" class="t s4_771">https://perfmon-events.intel.com/ </span><span id="t6_771" class="t s3_771">. </span>
<span id="t7_771" class="t s5_771">20.3.8 </span><span id="t8_771" class="t s5_771">6th Generation, 7th Generation and 8th Generation Intel® Core™ Processor </span>
<span id="t9_771" class="t s5_771">Performance Monitoring Facility </span>
<span id="ta_771" class="t s3_771">The 6th generation Intel </span>
<span id="tb_771" class="t s6_771">® </span>
<span id="tc_771" class="t s3_771">Core™ processor is based on the Skylake microarchitecture. The 7th generation Intel </span>
<span id="td_771" class="t s6_771">® </span>
<span id="te_771" class="t s3_771">Core™ processor is based on the Kaby Lake microarchitecture. The 8th generation Intel </span>
<span id="tf_771" class="t s6_771">® </span>
<span id="tg_771" class="t s3_771">Core™ processors, 9th </span>
<span id="th_771" class="t s3_771">generation Intel </span>
<span id="ti_771" class="t s6_771">® </span>
<span id="tj_771" class="t s3_771">Core™ processors, and Intel </span>
<span id="tk_771" class="t s6_771">® </span>
<span id="tl_771" class="t s3_771">Xeon </span>
<span id="tm_771" class="t s6_771">® </span>
<span id="tn_771" class="t s3_771">E processors are based on the Coffee Lake microarchitec- </span>
<span id="to_771" class="t s3_771">ture. For these microarchitectures, the core PMU supports architectural performance monitoring capability with </span>
<span id="tp_771" class="t s3_771">version ID 4 (see Section 20.2.4) and a host of non-architectural monitoring capabilities. </span>
<span id="tq_771" class="t s3_771">Architectural performance monitoring version 4 capabilities are described in Section 20.2.4. </span>
<span id="tr_771" class="t s3_771">The core PMU’s capability is similar to those described in Section 20.6.3 through Section 20.3.4.5, with some differ- </span>
<span id="ts_771" class="t s3_771">ences and enhancements summarized in Table 20-33. Additionally, the core PMU provides some enhancement to </span>
<span id="tt_771" class="t s3_771">support performance monitoring when the target workload contains instruction streams using Intel </span>
<span id="tu_771" class="t s6_771">® </span>
<span id="tv_771" class="t s3_771">Transactional </span>
<span id="tw_771" class="t s3_771">Synchronization Extensions (TSX), see Section 20.3.6.5. For details of Intel TSX, see Chapter 16, “Programming </span>
<span id="tx_771" class="t s3_771">with Intel® Transactional Synchronization Extensions‚” of Intel </span>
<span id="ty_771" class="t s6_771">® </span>
<span id="tz_771" class="t s3_771">64 and IA-32 Architectures Software Developer’s </span>
<span id="t10_771" class="t s3_771">Manual, Volume 1. </span>
<span id="t11_771" class="t s3_771">Performance monitoring result may be affected by side-band activity on processors that support Intel SGX, details </span>
<span id="t12_771" class="t s3_771">are described in Chapter 40, “Enclave Code Debug and Profiling.” </span>
<span id="t13_771" class="t s7_771">Table 20-33. </span><span id="t14_771" class="t s7_771">Core PMU Comparison </span>
<span id="t15_771" class="t s8_771">Box </span><span id="t16_771" class="t s8_771">Skylake, Kaby Lake and Coffee Lake </span>
<span id="t17_771" class="t s8_771">Microarchitectures </span>
<span id="t18_771" class="t s8_771">Haswell and Broadwell </span>
<span id="t19_771" class="t s8_771">Microarchitectures </span>
<span id="t1a_771" class="t s8_771">Comment </span>
<span id="t1b_771" class="t s9_771"># of Fixed counters per thread </span><span id="t1c_771" class="t s9_771">3 </span><span id="t1d_771" class="t s9_771">3 </span><span id="t1e_771" class="t s9_771">Use CPUID to </span>
<span id="t1f_771" class="t s9_771">determine # of </span>
<span id="t1g_771" class="t s9_771">counters. See </span>
<span id="t1h_771" class="t s9_771">Section 20.2.1. </span>
<span id="t1i_771" class="t s9_771"># of general-purpose counters </span>
<span id="t1j_771" class="t s9_771">per core </span>
<span id="t1k_771" class="t s9_771">8 </span><span id="t1l_771" class="t s9_771">8 </span><span id="t1m_771" class="t s9_771">Use CPUID to </span>
<span id="t1n_771" class="t s9_771">determine # of </span>
<span id="t1o_771" class="t s9_771">counters. See </span>
<span id="t1p_771" class="t s9_771">Section 20.2.1. </span>
<span id="t1q_771" class="t s9_771">Counter width (R,W) </span><span id="t1r_771" class="t s9_771">R:48, W: 32/48 </span><span id="t1s_771" class="t s9_771">R:48, W: 32/48 </span><span id="t1t_771" class="t s9_771">See Section 20.2.2. </span>
<span id="t1u_771" class="t s9_771"># of programmable counters </span>
<span id="t1v_771" class="t s9_771">per thread </span>
<span id="t1w_771" class="t s9_771">4 or (8 if a core not shared by two </span>
<span id="t1x_771" class="t s9_771">threads) </span>
<span id="t1y_771" class="t s9_771">4 or (8 if a core not shared by two </span>
<span id="t1z_771" class="t s9_771">threads) </span>
<span id="t20_771" class="t s9_771">Use CPUID to </span>
<span id="t21_771" class="t s9_771">determine # of </span>
<span id="t22_771" class="t s9_771">counters. See </span>
<span id="t23_771" class="t s9_771">Section 20.2.1. </span>
<span id="t24_771" class="t s9_771">Architectural Perfmon version </span><span id="t25_771" class="t s9_771">4 </span><span id="t26_771" class="t s9_771">3 </span><span id="t27_771" class="t s9_771">See Section 20.2.4 </span>
<span id="t28_771" class="t s9_771">PMI Overhead Mitigation </span><span id="t29_771" class="t s9_771">• </span><span id="t2a_771" class="t s9_771">Freeze_Perfmon_on_PMI with </span>
<span id="t2b_771" class="t s9_771">streamlined semantics. </span>
<span id="t2c_771" class="t s9_771">• </span><span id="t2d_771" class="t s9_771">Freeze_LBR_on_PMI with </span>
<span id="t2e_771" class="t s9_771">streamlined semantics. </span>
<span id="t2f_771" class="t s9_771">• </span><span id="t2g_771" class="t s9_771">Freeze_while_SMM. </span>
<span id="t2h_771" class="t s9_771">• </span><span id="t2i_771" class="t s9_771">Freeze_Perfmon_on_PMI with </span>
<span id="t2j_771" class="t s9_771">legacy semantics. </span>
<span id="t2k_771" class="t s9_771">• </span><span id="t2l_771" class="t s9_771">Freeze_LBR_on_PMI with </span>
<span id="t2m_771" class="t s9_771">legacy semantics for branch </span>
<span id="t2n_771" class="t s9_771">profiling. </span>
<span id="t2o_771" class="t s9_771">• </span><span id="t2p_771" class="t s9_771">Freeze_while_SMM. </span>
<span id="t2q_771" class="t s9_771">See Section 18.4.7. </span>
<span id="t2r_771" class="t s9_771">Legacy semantics </span>
<span id="t2s_771" class="t s9_771">not supported with </span>
<span id="t2t_771" class="t s9_771">version 4 or higher. </span>
<span id="t2u_771" class="t s9_771">Counter and Buffer Overflow </span>
<span id="t2v_771" class="t s9_771">Status Management </span>
<span id="t2w_771" class="t s9_771">• </span><span id="t2x_771" class="t s9_771">Query via </span>
<span id="t2y_771" class="t s9_771">IA32_PERF_GLOBAL_STATUS </span>
<span id="t2z_771" class="t s9_771">• </span><span id="t30_771" class="t s9_771">Reset via </span>
<span id="t31_771" class="t s9_771">IA32_PERF_GLOBAL_STATUS_RESET </span>
<span id="t32_771" class="t s9_771">• </span><span id="t33_771" class="t s9_771">Set via </span>
<span id="t34_771" class="t s9_771">IA32_PERF_GLOBAL_STATUS_SET </span>
<span id="t35_771" class="t s9_771">• </span><span id="t36_771" class="t s9_771">Query via </span>
<span id="t37_771" class="t s9_771">IA32_PERF_GLOBAL_STATUS </span>
<span id="t38_771" class="t s9_771">• </span><span id="t39_771" class="t s9_771">Reset via </span>
<span id="t3a_771" class="t s9_771">IA32_PERF_GLOBAL_OVF_CTRL </span>
<span id="t3b_771" class="t s9_771">See Section 20.2.4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
