
stm32f446xx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000209c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  0800226c  0800226c  0001226c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022b8  080022b8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080022b8  080022b8  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080022b8  080022b8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022b8  080022b8  000122b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080022bc  080022bc  000122bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080022c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000007c  0800233c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  0800233c  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005501  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000da0  00000000  00000000  000255a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000260  00000000  00000000  00026348  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000001f8  00000000  00000000  000265a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003f04  00000000  00000000  000267a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00002f0e  00000000  00000000  0002a6a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000c9fb  00000000  00000000  0002d5b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00039fad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c30  00000000  00000000  0003a028  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002254 	.word	0x08002254

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08002254 	.word	0x08002254

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_frsub>:
 80002c0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__addsf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_fsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002cc <__addsf3>:
 80002cc:	0042      	lsls	r2, r0, #1
 80002ce:	bf1f      	itttt	ne
 80002d0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002d4:	ea92 0f03 	teqne	r2, r3
 80002d8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002dc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002e0:	d06a      	beq.n	80003b8 <__addsf3+0xec>
 80002e2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002e6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002ea:	bfc1      	itttt	gt
 80002ec:	18d2      	addgt	r2, r2, r3
 80002ee:	4041      	eorgt	r1, r0
 80002f0:	4048      	eorgt	r0, r1
 80002f2:	4041      	eorgt	r1, r0
 80002f4:	bfb8      	it	lt
 80002f6:	425b      	neglt	r3, r3
 80002f8:	2b19      	cmp	r3, #25
 80002fa:	bf88      	it	hi
 80002fc:	4770      	bxhi	lr
 80002fe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000302:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000306:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800030a:	bf18      	it	ne
 800030c:	4240      	negne	r0, r0
 800030e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000312:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000316:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800031a:	bf18      	it	ne
 800031c:	4249      	negne	r1, r1
 800031e:	ea92 0f03 	teq	r2, r3
 8000322:	d03f      	beq.n	80003a4 <__addsf3+0xd8>
 8000324:	f1a2 0201 	sub.w	r2, r2, #1
 8000328:	fa41 fc03 	asr.w	ip, r1, r3
 800032c:	eb10 000c 	adds.w	r0, r0, ip
 8000330:	f1c3 0320 	rsb	r3, r3, #32
 8000334:	fa01 f103 	lsl.w	r1, r1, r3
 8000338:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800033c:	d502      	bpl.n	8000344 <__addsf3+0x78>
 800033e:	4249      	negs	r1, r1
 8000340:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000344:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000348:	d313      	bcc.n	8000372 <__addsf3+0xa6>
 800034a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800034e:	d306      	bcc.n	800035e <__addsf3+0x92>
 8000350:	0840      	lsrs	r0, r0, #1
 8000352:	ea4f 0131 	mov.w	r1, r1, rrx
 8000356:	f102 0201 	add.w	r2, r2, #1
 800035a:	2afe      	cmp	r2, #254	; 0xfe
 800035c:	d251      	bcs.n	8000402 <__addsf3+0x136>
 800035e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000362:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000366:	bf08      	it	eq
 8000368:	f020 0001 	biceq.w	r0, r0, #1
 800036c:	ea40 0003 	orr.w	r0, r0, r3
 8000370:	4770      	bx	lr
 8000372:	0049      	lsls	r1, r1, #1
 8000374:	eb40 0000 	adc.w	r0, r0, r0
 8000378:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 800037c:	f1a2 0201 	sub.w	r2, r2, #1
 8000380:	d1ed      	bne.n	800035e <__addsf3+0x92>
 8000382:	fab0 fc80 	clz	ip, r0
 8000386:	f1ac 0c08 	sub.w	ip, ip, #8
 800038a:	ebb2 020c 	subs.w	r2, r2, ip
 800038e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000392:	bfaa      	itet	ge
 8000394:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000398:	4252      	neglt	r2, r2
 800039a:	4318      	orrge	r0, r3
 800039c:	bfbc      	itt	lt
 800039e:	40d0      	lsrlt	r0, r2
 80003a0:	4318      	orrlt	r0, r3
 80003a2:	4770      	bx	lr
 80003a4:	f092 0f00 	teq	r2, #0
 80003a8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003ac:	bf06      	itte	eq
 80003ae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003b2:	3201      	addeq	r2, #1
 80003b4:	3b01      	subne	r3, #1
 80003b6:	e7b5      	b.n	8000324 <__addsf3+0x58>
 80003b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003c0:	bf18      	it	ne
 80003c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003c6:	d021      	beq.n	800040c <__addsf3+0x140>
 80003c8:	ea92 0f03 	teq	r2, r3
 80003cc:	d004      	beq.n	80003d8 <__addsf3+0x10c>
 80003ce:	f092 0f00 	teq	r2, #0
 80003d2:	bf08      	it	eq
 80003d4:	4608      	moveq	r0, r1
 80003d6:	4770      	bx	lr
 80003d8:	ea90 0f01 	teq	r0, r1
 80003dc:	bf1c      	itt	ne
 80003de:	2000      	movne	r0, #0
 80003e0:	4770      	bxne	lr
 80003e2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003e6:	d104      	bne.n	80003f2 <__addsf3+0x126>
 80003e8:	0040      	lsls	r0, r0, #1
 80003ea:	bf28      	it	cs
 80003ec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003f0:	4770      	bx	lr
 80003f2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003f6:	bf3c      	itt	cc
 80003f8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003fc:	4770      	bxcc	lr
 80003fe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000402:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000406:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800040a:	4770      	bx	lr
 800040c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000410:	bf16      	itet	ne
 8000412:	4608      	movne	r0, r1
 8000414:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000418:	4601      	movne	r1, r0
 800041a:	0242      	lsls	r2, r0, #9
 800041c:	bf06      	itte	eq
 800041e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000422:	ea90 0f01 	teqeq	r0, r1
 8000426:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800042a:	4770      	bx	lr

0800042c <__aeabi_ui2f>:
 800042c:	f04f 0300 	mov.w	r3, #0
 8000430:	e004      	b.n	800043c <__aeabi_i2f+0x8>
 8000432:	bf00      	nop

08000434 <__aeabi_i2f>:
 8000434:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	ea5f 0c00 	movs.w	ip, r0
 8000440:	bf08      	it	eq
 8000442:	4770      	bxeq	lr
 8000444:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000448:	4601      	mov	r1, r0
 800044a:	f04f 0000 	mov.w	r0, #0
 800044e:	e01c      	b.n	800048a <__aeabi_l2f+0x2a>

08000450 <__aeabi_ul2f>:
 8000450:	ea50 0201 	orrs.w	r2, r0, r1
 8000454:	bf08      	it	eq
 8000456:	4770      	bxeq	lr
 8000458:	f04f 0300 	mov.w	r3, #0
 800045c:	e00a      	b.n	8000474 <__aeabi_l2f+0x14>
 800045e:	bf00      	nop

08000460 <__aeabi_l2f>:
 8000460:	ea50 0201 	orrs.w	r2, r0, r1
 8000464:	bf08      	it	eq
 8000466:	4770      	bxeq	lr
 8000468:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800046c:	d502      	bpl.n	8000474 <__aeabi_l2f+0x14>
 800046e:	4240      	negs	r0, r0
 8000470:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000474:	ea5f 0c01 	movs.w	ip, r1
 8000478:	bf02      	ittt	eq
 800047a:	4684      	moveq	ip, r0
 800047c:	4601      	moveq	r1, r0
 800047e:	2000      	moveq	r0, #0
 8000480:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000484:	bf08      	it	eq
 8000486:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800048a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800048e:	fabc f28c 	clz	r2, ip
 8000492:	3a08      	subs	r2, #8
 8000494:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000498:	db10      	blt.n	80004bc <__aeabi_l2f+0x5c>
 800049a:	fa01 fc02 	lsl.w	ip, r1, r2
 800049e:	4463      	add	r3, ip
 80004a0:	fa00 fc02 	lsl.w	ip, r0, r2
 80004a4:	f1c2 0220 	rsb	r2, r2, #32
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	fa20 f202 	lsr.w	r2, r0, r2
 80004b0:	eb43 0002 	adc.w	r0, r3, r2
 80004b4:	bf08      	it	eq
 80004b6:	f020 0001 	biceq.w	r0, r0, #1
 80004ba:	4770      	bx	lr
 80004bc:	f102 0220 	add.w	r2, r2, #32
 80004c0:	fa01 fc02 	lsl.w	ip, r1, r2
 80004c4:	f1c2 0220 	rsb	r2, r2, #32
 80004c8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004cc:	fa21 f202 	lsr.w	r2, r1, r2
 80004d0:	eb43 0002 	adc.w	r0, r3, r2
 80004d4:	bf08      	it	eq
 80004d6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004da:	4770      	bx	lr

080004dc <__aeabi_fmul>:
 80004dc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e4:	bf1e      	ittt	ne
 80004e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ea:	ea92 0f0c 	teqne	r2, ip
 80004ee:	ea93 0f0c 	teqne	r3, ip
 80004f2:	d06f      	beq.n	80005d4 <__aeabi_fmul+0xf8>
 80004f4:	441a      	add	r2, r3
 80004f6:	ea80 0c01 	eor.w	ip, r0, r1
 80004fa:	0240      	lsls	r0, r0, #9
 80004fc:	bf18      	it	ne
 80004fe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000502:	d01e      	beq.n	8000542 <__aeabi_fmul+0x66>
 8000504:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000508:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800050c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000510:	fba0 3101 	umull	r3, r1, r0, r1
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800051c:	bf3e      	ittt	cc
 800051e:	0049      	lslcc	r1, r1, #1
 8000520:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000524:	005b      	lslcc	r3, r3, #1
 8000526:	ea40 0001 	orr.w	r0, r0, r1
 800052a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800052e:	2afd      	cmp	r2, #253	; 0xfd
 8000530:	d81d      	bhi.n	800056e <__aeabi_fmul+0x92>
 8000532:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000536:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800053a:	bf08      	it	eq
 800053c:	f020 0001 	biceq.w	r0, r0, #1
 8000540:	4770      	bx	lr
 8000542:	f090 0f00 	teq	r0, #0
 8000546:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800054a:	bf08      	it	eq
 800054c:	0249      	lsleq	r1, r1, #9
 800054e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000552:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000556:	3a7f      	subs	r2, #127	; 0x7f
 8000558:	bfc2      	ittt	gt
 800055a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800055e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000562:	4770      	bxgt	lr
 8000564:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000568:	f04f 0300 	mov.w	r3, #0
 800056c:	3a01      	subs	r2, #1
 800056e:	dc5d      	bgt.n	800062c <__aeabi_fmul+0x150>
 8000570:	f112 0f19 	cmn.w	r2, #25
 8000574:	bfdc      	itt	le
 8000576:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800057a:	4770      	bxle	lr
 800057c:	f1c2 0200 	rsb	r2, r2, #0
 8000580:	0041      	lsls	r1, r0, #1
 8000582:	fa21 f102 	lsr.w	r1, r1, r2
 8000586:	f1c2 0220 	rsb	r2, r2, #32
 800058a:	fa00 fc02 	lsl.w	ip, r0, r2
 800058e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000592:	f140 0000 	adc.w	r0, r0, #0
 8000596:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800059a:	bf08      	it	eq
 800059c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80005a0:	4770      	bx	lr
 80005a2:	f092 0f00 	teq	r2, #0
 80005a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0040      	lsleq	r0, r0, #1
 80005ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005b2:	3a01      	subeq	r2, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fmul+0xce>
 80005b6:	ea40 000c 	orr.w	r0, r0, ip
 80005ba:	f093 0f00 	teq	r3, #0
 80005be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0049      	lsleq	r1, r1, #1
 80005c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005ca:	3b01      	subeq	r3, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fmul+0xe6>
 80005ce:	ea41 010c 	orr.w	r1, r1, ip
 80005d2:	e78f      	b.n	80004f4 <__aeabi_fmul+0x18>
 80005d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d8:	ea92 0f0c 	teq	r2, ip
 80005dc:	bf18      	it	ne
 80005de:	ea93 0f0c 	teqne	r3, ip
 80005e2:	d00a      	beq.n	80005fa <__aeabi_fmul+0x11e>
 80005e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005e8:	bf18      	it	ne
 80005ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005ee:	d1d8      	bne.n	80005a2 <__aeabi_fmul+0xc6>
 80005f0:	ea80 0001 	eor.w	r0, r0, r1
 80005f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005f8:	4770      	bx	lr
 80005fa:	f090 0f00 	teq	r0, #0
 80005fe:	bf17      	itett	ne
 8000600:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000604:	4608      	moveq	r0, r1
 8000606:	f091 0f00 	teqne	r1, #0
 800060a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800060e:	d014      	beq.n	800063a <__aeabi_fmul+0x15e>
 8000610:	ea92 0f0c 	teq	r2, ip
 8000614:	d101      	bne.n	800061a <__aeabi_fmul+0x13e>
 8000616:	0242      	lsls	r2, r0, #9
 8000618:	d10f      	bne.n	800063a <__aeabi_fmul+0x15e>
 800061a:	ea93 0f0c 	teq	r3, ip
 800061e:	d103      	bne.n	8000628 <__aeabi_fmul+0x14c>
 8000620:	024b      	lsls	r3, r1, #9
 8000622:	bf18      	it	ne
 8000624:	4608      	movne	r0, r1
 8000626:	d108      	bne.n	800063a <__aeabi_fmul+0x15e>
 8000628:	ea80 0001 	eor.w	r0, r0, r1
 800062c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000630:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000634:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000638:	4770      	bx	lr
 800063a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800063e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000642:	4770      	bx	lr

08000644 <__aeabi_fdiv>:
 8000644:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000648:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800064c:	bf1e      	ittt	ne
 800064e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000652:	ea92 0f0c 	teqne	r2, ip
 8000656:	ea93 0f0c 	teqne	r3, ip
 800065a:	d069      	beq.n	8000730 <__aeabi_fdiv+0xec>
 800065c:	eba2 0203 	sub.w	r2, r2, r3
 8000660:	ea80 0c01 	eor.w	ip, r0, r1
 8000664:	0249      	lsls	r1, r1, #9
 8000666:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800066a:	d037      	beq.n	80006dc <__aeabi_fdiv+0x98>
 800066c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000670:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000674:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000678:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800067c:	428b      	cmp	r3, r1
 800067e:	bf38      	it	cc
 8000680:	005b      	lslcc	r3, r3, #1
 8000682:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000686:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800068a:	428b      	cmp	r3, r1
 800068c:	bf24      	itt	cs
 800068e:	1a5b      	subcs	r3, r3, r1
 8000690:	ea40 000c 	orrcs.w	r0, r0, ip
 8000694:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000698:	bf24      	itt	cs
 800069a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800069e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80006a2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80006a6:	bf24      	itt	cs
 80006a8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80006ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80006b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80006b4:	bf24      	itt	cs
 80006b6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80006ba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80006be:	011b      	lsls	r3, r3, #4
 80006c0:	bf18      	it	ne
 80006c2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80006c6:	d1e0      	bne.n	800068a <__aeabi_fdiv+0x46>
 80006c8:	2afd      	cmp	r2, #253	; 0xfd
 80006ca:	f63f af50 	bhi.w	800056e <__aeabi_fmul+0x92>
 80006ce:	428b      	cmp	r3, r1
 80006d0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006d4:	bf08      	it	eq
 80006d6:	f020 0001 	biceq.w	r0, r0, #1
 80006da:	4770      	bx	lr
 80006dc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80006e0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80006e4:	327f      	adds	r2, #127	; 0x7f
 80006e6:	bfc2      	ittt	gt
 80006e8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80006ec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006f0:	4770      	bxgt	lr
 80006f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006f6:	f04f 0300 	mov.w	r3, #0
 80006fa:	3a01      	subs	r2, #1
 80006fc:	e737      	b.n	800056e <__aeabi_fmul+0x92>
 80006fe:	f092 0f00 	teq	r2, #0
 8000702:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000706:	bf02      	ittt	eq
 8000708:	0040      	lsleq	r0, r0, #1
 800070a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800070e:	3a01      	subeq	r2, #1
 8000710:	d0f9      	beq.n	8000706 <__aeabi_fdiv+0xc2>
 8000712:	ea40 000c 	orr.w	r0, r0, ip
 8000716:	f093 0f00 	teq	r3, #0
 800071a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800071e:	bf02      	ittt	eq
 8000720:	0049      	lsleq	r1, r1, #1
 8000722:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000726:	3b01      	subeq	r3, #1
 8000728:	d0f9      	beq.n	800071e <__aeabi_fdiv+0xda>
 800072a:	ea41 010c 	orr.w	r1, r1, ip
 800072e:	e795      	b.n	800065c <__aeabi_fdiv+0x18>
 8000730:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000734:	ea92 0f0c 	teq	r2, ip
 8000738:	d108      	bne.n	800074c <__aeabi_fdiv+0x108>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	f47f af7d 	bne.w	800063a <__aeabi_fmul+0x15e>
 8000740:	ea93 0f0c 	teq	r3, ip
 8000744:	f47f af70 	bne.w	8000628 <__aeabi_fmul+0x14c>
 8000748:	4608      	mov	r0, r1
 800074a:	e776      	b.n	800063a <__aeabi_fmul+0x15e>
 800074c:	ea93 0f0c 	teq	r3, ip
 8000750:	d104      	bne.n	800075c <__aeabi_fdiv+0x118>
 8000752:	024b      	lsls	r3, r1, #9
 8000754:	f43f af4c 	beq.w	80005f0 <__aeabi_fmul+0x114>
 8000758:	4608      	mov	r0, r1
 800075a:	e76e      	b.n	800063a <__aeabi_fmul+0x15e>
 800075c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000760:	bf18      	it	ne
 8000762:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000766:	d1ca      	bne.n	80006fe <__aeabi_fdiv+0xba>
 8000768:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800076c:	f47f af5c 	bne.w	8000628 <__aeabi_fmul+0x14c>
 8000770:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000774:	f47f af3c 	bne.w	80005f0 <__aeabi_fmul+0x114>
 8000778:	e75f      	b.n	800063a <__aeabi_fmul+0x15e>
 800077a:	bf00      	nop

0800077c <__aeabi_f2uiz>:
 800077c:	0042      	lsls	r2, r0, #1
 800077e:	d20e      	bcs.n	800079e <__aeabi_f2uiz+0x22>
 8000780:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000784:	d30b      	bcc.n	800079e <__aeabi_f2uiz+0x22>
 8000786:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800078a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800078e:	d409      	bmi.n	80007a4 <__aeabi_f2uiz+0x28>
 8000790:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000794:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000798:	fa23 f002 	lsr.w	r0, r3, r2
 800079c:	4770      	bx	lr
 800079e:	f04f 0000 	mov.w	r0, #0
 80007a2:	4770      	bx	lr
 80007a4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80007a8:	d101      	bne.n	80007ae <__aeabi_f2uiz+0x32>
 80007aa:	0242      	lsls	r2, r0, #9
 80007ac:	d102      	bne.n	80007b4 <__aeabi_f2uiz+0x38>
 80007ae:	f04f 30ff 	mov.w	r0, #4294967295
 80007b2:	4770      	bx	lr
 80007b4:	f04f 0000 	mov.w	r0, #0
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop

080007bc <ADC_PeriClockControl>:
 * Params: 		struct ADC_RegDef_t* *pADCx - ADC base address
 * 				uint8_t EnOrDi - Enable or disable value
 *
 */
void ADC_PeriClockControl(ADC_RegDef_t *pADCx, uint8_t EnOrDi)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
 80007c4:	460b      	mov	r3, r1
 80007c6:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80007c8:	78fb      	ldrb	r3, [r7, #3]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d120      	bne.n	8000810 <ADC_PeriClockControl+0x54>
	{
		if (pADCx == ADC1)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a22      	ldr	r2, [pc, #136]	; (800085c <ADC_PeriClockControl+0xa0>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <ADC_PeriClockControl+0x28>
		{
			ADC1_PCLK_EN();
 80007d6:	4b22      	ldr	r3, [pc, #136]	; (8000860 <ADC_PeriClockControl+0xa4>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007da:	4a21      	ldr	r2, [pc, #132]	; (8000860 <ADC_PeriClockControl+0xa4>)
 80007dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007e0:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pADCx == ADC3)
		{
			ADC3_PCLK_DI();
		}
	}
}
 80007e2:	e035      	b.n	8000850 <ADC_PeriClockControl+0x94>
		else if (pADCx == ADC2)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4a1f      	ldr	r2, [pc, #124]	; (8000864 <ADC_PeriClockControl+0xa8>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d106      	bne.n	80007fa <ADC_PeriClockControl+0x3e>
			ADC2_PCLK_EN();
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <ADC_PeriClockControl+0xa4>)
 80007ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f0:	4a1b      	ldr	r2, [pc, #108]	; (8000860 <ADC_PeriClockControl+0xa4>)
 80007f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007f6:	6453      	str	r3, [r2, #68]	; 0x44
}
 80007f8:	e02a      	b.n	8000850 <ADC_PeriClockControl+0x94>
		else if (pADCx == ADC3)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4a1a      	ldr	r2, [pc, #104]	; (8000868 <ADC_PeriClockControl+0xac>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d126      	bne.n	8000850 <ADC_PeriClockControl+0x94>
			ADC3_PCLK_EN();
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <ADC_PeriClockControl+0xa4>)
 8000804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000806:	4a16      	ldr	r2, [pc, #88]	; (8000860 <ADC_PeriClockControl+0xa4>)
 8000808:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800080c:	6453      	str	r3, [r2, #68]	; 0x44
}
 800080e:	e01f      	b.n	8000850 <ADC_PeriClockControl+0x94>
		if (pADCx == ADC1)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a12      	ldr	r2, [pc, #72]	; (800085c <ADC_PeriClockControl+0xa0>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d106      	bne.n	8000826 <ADC_PeriClockControl+0x6a>
			ADC1_PCLK_DI();
 8000818:	4b11      	ldr	r3, [pc, #68]	; (8000860 <ADC_PeriClockControl+0xa4>)
 800081a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081c:	4a10      	ldr	r2, [pc, #64]	; (8000860 <ADC_PeriClockControl+0xa4>)
 800081e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000822:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000824:	e014      	b.n	8000850 <ADC_PeriClockControl+0x94>
		else if (pADCx == ADC2)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4a0e      	ldr	r2, [pc, #56]	; (8000864 <ADC_PeriClockControl+0xa8>)
 800082a:	4293      	cmp	r3, r2
 800082c:	d106      	bne.n	800083c <ADC_PeriClockControl+0x80>
			ADC2_PCLK_DI();
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <ADC_PeriClockControl+0xa4>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	4a0b      	ldr	r2, [pc, #44]	; (8000860 <ADC_PeriClockControl+0xa4>)
 8000834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000838:	6453      	str	r3, [r2, #68]	; 0x44
}
 800083a:	e009      	b.n	8000850 <ADC_PeriClockControl+0x94>
		else if (pADCx == ADC3)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4a0a      	ldr	r2, [pc, #40]	; (8000868 <ADC_PeriClockControl+0xac>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d105      	bne.n	8000850 <ADC_PeriClockControl+0x94>
			ADC3_PCLK_DI();
 8000844:	4b06      	ldr	r3, [pc, #24]	; (8000860 <ADC_PeriClockControl+0xa4>)
 8000846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000848:	4a05      	ldr	r2, [pc, #20]	; (8000860 <ADC_PeriClockControl+0xa4>)
 800084a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800084e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40012000 	.word	0x40012000
 8000860:	40023800 	.word	0x40023800
 8000864:	40012100 	.word	0x40012100
 8000868:	40012200 	.word	0x40012200

0800086c <ADC_Init>:
 *
 * Params: 		struct ADC_Handle_t* *pADCx - ADC handle address
 *
 */
void ADC_Init(ADC_Handle_t *pADCxHandle)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	// 1. Enable clock signal to the ADC
	ADC_PeriClockControl(pADCxHandle->pADCx, ENABLE);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2101      	movs	r1, #1
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff ff9e 	bl	80007bc <ADC_PeriClockControl>

	// 2. Set the ADC clock prescaler
	ADC_COMM->CCR |= (uint32_t)(pADCxHandle->ADC_Config.ADC_PreSc << 16);
 8000880:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <ADC_Init+0x44>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	7952      	ldrb	r2, [r2, #5]
 8000888:	0412      	lsls	r2, r2, #16
 800088a:	4611      	mov	r1, r2
 800088c:	4a08      	ldr	r2, [pc, #32]	; (80008b0 <ADC_Init+0x44>)
 800088e:	430b      	orrs	r3, r1
 8000890:	6053      	str	r3, [r2, #4]

	// 3. Set ADC resolution
	pADCxHandle->pADCx->CR1 |= (uint32_t)(pADCxHandle->ADC_Config.ADC_Res << 24);
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	685a      	ldr	r2, [r3, #4]
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	791b      	ldrb	r3, [r3, #4]
 800089c:	061b      	lsls	r3, r3, #24
 800089e:	4619      	mov	r1, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	605a      	str	r2, [r3, #4]
}
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40012300 	.word	0x40012300

080008b4 <ADC_GetFlagStatus>:
 * Params: 		struct ADC_RegDef_t *pADCx - ADC base address
 * 				uint8_t ADC_FLAG - flag being checked
 *
 */
uint8_t ADC_GetFlagStatus(ADC_RegDef_t *pADCx, uint8_t ADC_FLAG)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
	return (pADCx->SR & ADC_FLAG);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	78fb      	ldrb	r3, [r7, #3]
 80008c8:	4013      	ands	r3, r2
 80008ca:	b2db      	uxtb	r3, r3
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr
	...

080008d8 <ADC_IRQConfig>:
 * Params: 		uint8_t IRQNumber - IRQ position being configured
 * 				uint8_t Value - Enabling or disabling interrupt (1 or 0)
 *
 */
void ADC_IRQConfig(uint8_t IRQNumber, uint8_t EnOrDi)
{
 80008d8:	b490      	push	{r4, r7}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	460a      	mov	r2, r1
 80008e2:	71fb      	strb	r3, [r7, #7]
 80008e4:	4613      	mov	r3, r2
 80008e6:	71bb      	strb	r3, [r7, #6]
	if (EnOrDi == ENABLE)
 80008e8:	79bb      	ldrb	r3, [r7, #6]
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d113      	bne.n	8000916 <ADC_IRQConfig+0x3e>
	{
		NVIC_ISER->ISER[IRQNumber / 32] |= (1 << (IRQNumber % 32));
 80008ee:	4a17      	ldr	r2, [pc, #92]	; (800094c <ADC_IRQConfig+0x74>)
 80008f0:	79fb      	ldrb	r3, [r7, #7]
 80008f2:	095b      	lsrs	r3, r3, #5
 80008f4:	b2d8      	uxtb	r0, r3
 80008f6:	4603      	mov	r3, r0
 80008f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fc:	79fa      	ldrb	r2, [r7, #7]
 80008fe:	f002 021f 	and.w	r2, r2, #31
 8000902:	2101      	movs	r1, #1
 8000904:	fa01 f202 	lsl.w	r2, r1, r2
 8000908:	4614      	mov	r4, r2
 800090a:	4a10      	ldr	r2, [pc, #64]	; (800094c <ADC_IRQConfig+0x74>)
 800090c:	4601      	mov	r1, r0
 800090e:	4323      	orrs	r3, r4
 8000910:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	else if (EnOrDi == DISABLE)
	{
		NVIC_ICER->ICER[IRQNumber / 32] |= (1 << (IRQNumber % 32));
	}
}
 8000914:	e015      	b.n	8000942 <ADC_IRQConfig+0x6a>
	else if (EnOrDi == DISABLE)
 8000916:	79bb      	ldrb	r3, [r7, #6]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d112      	bne.n	8000942 <ADC_IRQConfig+0x6a>
		NVIC_ICER->ICER[IRQNumber / 32] |= (1 << (IRQNumber % 32));
 800091c:	4a0c      	ldr	r2, [pc, #48]	; (8000950 <ADC_IRQConfig+0x78>)
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	095b      	lsrs	r3, r3, #5
 8000922:	b2d8      	uxtb	r0, r3
 8000924:	4603      	mov	r3, r0
 8000926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800092a:	79fa      	ldrb	r2, [r7, #7]
 800092c:	f002 021f 	and.w	r2, r2, #31
 8000930:	2101      	movs	r1, #1
 8000932:	fa01 f202 	lsl.w	r2, r1, r2
 8000936:	4614      	mov	r4, r2
 8000938:	4a05      	ldr	r2, [pc, #20]	; (8000950 <ADC_IRQConfig+0x78>)
 800093a:	4601      	mov	r1, r0
 800093c:	4323      	orrs	r3, r4
 800093e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bc90      	pop	{r4, r7}
 800094a:	4770      	bx	lr
 800094c:	e000e100 	.word	0xe000e100
 8000950:	e000e180 	.word	0xe000e180

08000954 <ADC_Read_Reg_IT>:
 * 				uint8_t ADC_SMP_CYC - Number of cycle to take reading
 * 				uint8_t ADC_DAQ_MODE - Take single reading or continuous mode
 *
 */
void ADC_Read_Reg_IT(ADC_Handle_t *pADCxHandle, uint8_t ADC_CHAN, uint8_t ADC_SMP_CYC, uint8_t ADC_DAQ_MODE)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	4608      	mov	r0, r1
 800095e:	4611      	mov	r1, r2
 8000960:	461a      	mov	r2, r3
 8000962:	4603      	mov	r3, r0
 8000964:	70fb      	strb	r3, [r7, #3]
 8000966:	460b      	mov	r3, r1
 8000968:	70bb      	strb	r3, [r7, #2]
 800096a:	4613      	mov	r3, r2
 800096c:	707b      	strb	r3, [r7, #1]
	// 1. Set the ADC On (Note: several steps b/w this and 'START' to allow stabilization time
	pADCxHandle->pADCx->CR2 |= (1 << 0);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	689a      	ldr	r2, [r3, #8]
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f042 0201 	orr.w	r2, r2, #1
 800097c:	609a      	str	r2, [r3, #8]

	// 2. Reset ADC continuous mode for single reading
	if (ADC_DAQ_MODE == ADC_SINGLE_READ)
 800097e:	787b      	ldrb	r3, [r7, #1]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d108      	bne.n	8000996 <ADC_Read_Reg_IT+0x42>
	{
		pADCxHandle->pADCx->CR2 &= ~(1 << 1);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	689a      	ldr	r2, [r3, #8]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f022 0202 	bic.w	r2, r2, #2
 8000992:	609a      	str	r2, [r3, #8]
 8000994:	e00a      	b.n	80009ac <ADC_Read_Reg_IT+0x58>
	}
	else if (ADC_DAQ_MODE == ADC_CONT_READ)
 8000996:	787b      	ldrb	r3, [r7, #1]
 8000998:	2b01      	cmp	r3, #1
 800099a:	d107      	bne.n	80009ac <ADC_Read_Reg_IT+0x58>
	{
		pADCxHandle->pADCx->CR2 |= (1 << 1);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	689a      	ldr	r2, [r3, #8]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f042 0202 	orr.w	r2, r2, #2
 80009aa:	609a      	str	r2, [r3, #8]
	}

	// 3. Set number of channels in sequence to 1
	pADCxHandle->pADCx->SQR[0] &= ~(0xF << 20);
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80009ba:	62da      	str	r2, [r3, #44]	; 0x2c

	// 4. Load the channel to be read
	pADCxHandle->pADCx->SQR[2] = (ADC_CHAN << 0);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	78fa      	ldrb	r2, [r7, #3]
 80009c2:	635a      	str	r2, [r3, #52]	; 0x34

	// 5. Number of sampling cycles
	uint8_t temp1 = 1 - ADC_CHAN / 10, temp2 = ADC_CHAN % 9;
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	4a24      	ldr	r2, [pc, #144]	; (8000a58 <ADC_Read_Reg_IT+0x104>)
 80009c8:	fba2 2303 	umull	r2, r3, r2, r3
 80009cc:	08db      	lsrs	r3, r3, #3
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	f1c3 0301 	rsb	r3, r3, #1
 80009d4:	73fb      	strb	r3, [r7, #15]
 80009d6:	78fa      	ldrb	r2, [r7, #3]
 80009d8:	4b20      	ldr	r3, [pc, #128]	; (8000a5c <ADC_Read_Reg_IT+0x108>)
 80009da:	fba3 1302 	umull	r1, r3, r3, r2
 80009de:	0859      	lsrs	r1, r3, #1
 80009e0:	460b      	mov	r3, r1
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	440b      	add	r3, r1
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	73bb      	strb	r3, [r7, #14]
	pADCxHandle->pADCx->SMPR[temp1] = (ADC_SMP_CYC << temp2);
 80009ea:	78ba      	ldrb	r2, [r7, #2]
 80009ec:	7bbb      	ldrb	r3, [r7, #14]
 80009ee:	fa02 f103 	lsl.w	r1, r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	3302      	adds	r3, #2
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	4413      	add	r3, r2
 80009fe:	6059      	str	r1, [r3, #4]

	// 6. Enable end of conversion interrupt
	pADCxHandle->pADCx->CR1 |= (1 << 5);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f042 0220 	orr.w	r2, r2, #32
 8000a0e:	605a      	str	r2, [r3, #4]
	ADC_IRQConfig(IRQ_POS_ADC, ENABLE);
 8000a10:	2101      	movs	r1, #1
 8000a12:	2012      	movs	r0, #18
 8000a14:	f7ff ff60 	bl	80008d8 <ADC_IRQConfig>

	// 7. Either set trigger or begin conversion
	if (pADCxHandle->ADC_Config.ADC_Trig_Pol == ADC_EXTEN_DI)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	799b      	ldrb	r3, [r3, #6]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d108      	bne.n	8000a32 <ADC_Read_Reg_IT+0xde>
	{
		// Start conversion of regular channels
		pADCxHandle->pADCx->CR2 |= (1 << 30);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	689a      	ldr	r2, [r3, #8]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000a2e:	609a      	str	r2, [r3, #8]
	else
	{
		// Configure external trigger and trigger source
		pADCxHandle->pADCx->CR2 |= (uint32_t)(pADCxHandle->ADC_Config.ADC_Trig_Pol << 28) | (uint32_t)(pADCxHandle->ADC_Config.ADC_Trig_Src << 24);
	}
}
 8000a30:	e00e      	b.n	8000a50 <ADC_Read_Reg_IT+0xfc>
		pADCxHandle->pADCx->CR2 |= (uint32_t)(pADCxHandle->ADC_Config.ADC_Trig_Pol << 28) | (uint32_t)(pADCxHandle->ADC_Config.ADC_Trig_Src << 24);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	6899      	ldr	r1, [r3, #8]
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	799b      	ldrb	r3, [r3, #6]
 8000a3c:	071b      	lsls	r3, r3, #28
 8000a3e:	461a      	mov	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	79db      	ldrb	r3, [r3, #7]
 8000a44:	061b      	lsls	r3, r3, #24
 8000a46:	431a      	orrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	430a      	orrs	r2, r1
 8000a4e:	609a      	str	r2, [r3, #8]
}
 8000a50:	bf00      	nop
 8000a52:	3710      	adds	r7, #16
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	cccccccd 	.word	0xcccccccd
 8000a5c:	38e38e39 	.word	0x38e38e39

08000a60 <ADC_EV_IRQHandling>:
 * Params: 		uint8_t IRQNumber - IRQ position being configured
 * 				uint8_t IRQPriority - Priority value (0 - 255)
 *
 */
void ADC_EV_IRQHandling(ADC_Handle_t *pADCxHandle)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	// 1. Is analog watchdog interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_AWD))
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff ff20 	bl	80008b4 <ADC_GetFlagStatus>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d007      	beq.n	8000a8a <ADC_EV_IRQHandling+0x2a>
	{
		pADCxHandle->pADCx->SR &= ~(1 << 5);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f022 0220 	bic.w	r2, r2, #32
 8000a88:	601a      	str	r2, [r3, #0]
	}

	// 2. Is end of conversion interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_EOC))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2102      	movs	r1, #2
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff0f 	bl	80008b4 <ADC_GetFlagStatus>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d002      	beq.n	8000aa2 <ADC_EV_IRQHandling+0x42>
	{
		ADC_Read_IT_Handle(pADCxHandle);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 f848 	bl	8000b32 <ADC_Read_IT_Handle>
	}

	// 3. Is injected channel end of conversion interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_JEOC))
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2104      	movs	r1, #4
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff03 	bl	80008b4 <ADC_GetFlagStatus>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d007      	beq.n	8000ac4 <ADC_EV_IRQHandling+0x64>
	{
		pADCxHandle->pADCx->SR &= ~(1 << 3);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f022 0208 	bic.w	r2, r2, #8
 8000ac2:	601a      	str	r2, [r3, #0]
	}

	// 4. Is injected channel start interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_JSTRT))
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2108      	movs	r1, #8
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff fef2 	bl	80008b4 <ADC_GetFlagStatus>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d007      	beq.n	8000ae6 <ADC_EV_IRQHandling+0x86>
	{
		pADCxHandle->pADCx->SR &= ~(1 << 2);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f022 0204 	bic.w	r2, r2, #4
 8000ae4:	601a      	str	r2, [r3, #0]
	}

	// 5. Is regular channel start interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_STRT))
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2110      	movs	r1, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f7ff fee1 	bl	80008b4 <ADC_GetFlagStatus>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d007      	beq.n	8000b08 <ADC_EV_IRQHandling+0xa8>
	{
		pADCxHandle->pADCx->SR &= ~(1 << 1);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f022 0202 	bic.w	r2, r2, #2
 8000b06:	601a      	str	r2, [r3, #0]
	}

	// 5. Is overrun interrupt?
	if (ADC_GetFlagStatus(pADCxHandle->pADCx, ADC_FLAG_OVR))
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2120      	movs	r1, #32
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fed0 	bl	80008b4 <ADC_GetFlagStatus>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d007      	beq.n	8000b2a <ADC_EV_IRQHandling+0xca>
	{
		pADCxHandle->pADCx->SR &= ~(1 << 0);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f022 0201 	bic.w	r2, r2, #1
 8000b28:	601a      	str	r2, [r3, #0]
	}
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <ADC_Read_IT_Handle>:

void ADC_Read_IT_Handle(ADC_Handle_t *pADCxHandle)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b082      	sub	sp, #8
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
	// 1. Read value from DR into buffer
	*(pADCxHandle->pDataBuffer) = pADCxHandle->pADCx->DR & 0xFFFF;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	b292      	uxth	r2, r2
 8000b46:	801a      	strh	r2, [r3, #0]

	// 2. Send callback
	ADC_ApplicationCallbackEvent(pADCxHandle, ADC_READ_CMPLT);
 8000b48:	2100      	movs	r1, #0
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f000 fed2 	bl	80018f4 <ADC_ApplicationCallbackEvent>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <GPIO_PortCode>:
 *
 * Params: 		struct GPIO_RegDef_t* - GPIO register base address
 *
 */
uint8_t GPIO_PortCode(GPIO_RegDef_t *pGPIOx)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	if (pGPIOx == GPIOA)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a1a      	ldr	r2, [pc, #104]	; (8000bcc <GPIO_PortCode+0x74>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d101      	bne.n	8000b6c <GPIO_PortCode+0x14>
	{
		return 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	e02a      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOB)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a18      	ldr	r2, [pc, #96]	; (8000bd0 <GPIO_PortCode+0x78>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d101      	bne.n	8000b78 <GPIO_PortCode+0x20>
	{
		return 1;
 8000b74:	2301      	movs	r3, #1
 8000b76:	e024      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOC)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a16      	ldr	r2, [pc, #88]	; (8000bd4 <GPIO_PortCode+0x7c>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d101      	bne.n	8000b84 <GPIO_PortCode+0x2c>
	{
		return 2;
 8000b80:	2302      	movs	r3, #2
 8000b82:	e01e      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOD)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a14      	ldr	r2, [pc, #80]	; (8000bd8 <GPIO_PortCode+0x80>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d101      	bne.n	8000b90 <GPIO_PortCode+0x38>
	{
		return 3;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e018      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOE)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <GPIO_PortCode+0x84>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d101      	bne.n	8000b9c <GPIO_PortCode+0x44>
	{
		return 4;
 8000b98:	2304      	movs	r3, #4
 8000b9a:	e012      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOF)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4a10      	ldr	r2, [pc, #64]	; (8000be0 <GPIO_PortCode+0x88>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d101      	bne.n	8000ba8 <GPIO_PortCode+0x50>
	{
		return 5;
 8000ba4:	2305      	movs	r3, #5
 8000ba6:	e00c      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOG)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a0e      	ldr	r2, [pc, #56]	; (8000be4 <GPIO_PortCode+0x8c>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d101      	bne.n	8000bb4 <GPIO_PortCode+0x5c>
	{
		return 6;
 8000bb0:	2306      	movs	r3, #6
 8000bb2:	e006      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}
	else if (pGPIOx == GPIOH)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a0c      	ldr	r2, [pc, #48]	; (8000be8 <GPIO_PortCode+0x90>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d101      	bne.n	8000bc0 <GPIO_PortCode+0x68>
	{
		return 7;
 8000bbc:	2307      	movs	r3, #7
 8000bbe:	e000      	b.n	8000bc2 <GPIO_PortCode+0x6a>
	}

	return 0;
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	40020000 	.word	0x40020000
 8000bd0:	40020400 	.word	0x40020400
 8000bd4:	40020800 	.word	0x40020800
 8000bd8:	40020c00 	.word	0x40020c00
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40021400 	.word	0x40021400
 8000be4:	40021800 	.word	0x40021800
 8000be8:	40021c00 	.word	0x40021c00

08000bec <GPIO_PeriClockControl>:
 * Params: 		struct GPIO_RegDef_t* - GPIO register base address
 * 				uint8_t - Enable or disable value
 *
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnOrDi)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 8000bf8:	78fb      	ldrb	r3, [r7, #3]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d157      	bne.n	8000cae <GPIO_PeriClockControl+0xc2>
	{
		if (pGPIOx == GPIOA)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a59      	ldr	r2, [pc, #356]	; (8000d68 <GPIO_PeriClockControl+0x17c>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d106      	bne.n	8000c14 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000c06:	4b59      	ldr	r3, [pc, #356]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a58      	ldr	r2, [pc, #352]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
	}
}
 8000c12:	e0a3      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a56      	ldr	r2, [pc, #344]	; (8000d70 <GPIO_PeriClockControl+0x184>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d106      	bne.n	8000c2a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000c1c:	4b53      	ldr	r3, [pc, #332]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c20:	4a52      	ldr	r2, [pc, #328]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c22:	f043 0302 	orr.w	r3, r3, #2
 8000c26:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c28:	e098      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4a51      	ldr	r2, [pc, #324]	; (8000d74 <GPIO_PeriClockControl+0x188>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d106      	bne.n	8000c40 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000c32:	4b4e      	ldr	r3, [pc, #312]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a4d      	ldr	r2, [pc, #308]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c38:	f043 0304 	orr.w	r3, r3, #4
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c3e:	e08d      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	4a4d      	ldr	r2, [pc, #308]	; (8000d78 <GPIO_PeriClockControl+0x18c>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d106      	bne.n	8000c56 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000c48:	4b48      	ldr	r3, [pc, #288]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4c:	4a47      	ldr	r2, [pc, #284]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c4e:	f043 0308 	orr.w	r3, r3, #8
 8000c52:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c54:	e082      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a48      	ldr	r2, [pc, #288]	; (8000d7c <GPIO_PeriClockControl+0x190>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d106      	bne.n	8000c6c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000c5e:	4b43      	ldr	r3, [pc, #268]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	4a42      	ldr	r2, [pc, #264]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c64:	f043 0310 	orr.w	r3, r3, #16
 8000c68:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c6a:	e077      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a44      	ldr	r2, [pc, #272]	; (8000d80 <GPIO_PeriClockControl+0x194>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d106      	bne.n	8000c82 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000c74:	4b3d      	ldr	r3, [pc, #244]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	4a3c      	ldr	r2, [pc, #240]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c7a:	f043 0320 	orr.w	r3, r3, #32
 8000c7e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c80:	e06c      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a3f      	ldr	r2, [pc, #252]	; (8000d84 <GPIO_PeriClockControl+0x198>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d106      	bne.n	8000c98 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000c8a:	4b38      	ldr	r3, [pc, #224]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a37      	ldr	r2, [pc, #220]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000c96:	e061      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a3b      	ldr	r2, [pc, #236]	; (8000d88 <GPIO_PeriClockControl+0x19c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d15d      	bne.n	8000d5c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000ca0:	4b32      	ldr	r3, [pc, #200]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca4:	4a31      	ldr	r2, [pc, #196]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000caa:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000cac:	e056      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		if (pGPIOx == GPIOA)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a2d      	ldr	r2, [pc, #180]	; (8000d68 <GPIO_PeriClockControl+0x17c>)
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d106      	bne.n	8000cc4 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a2c      	ldr	r2, [pc, #176]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cbc:	f023 0301 	bic.w	r3, r3, #1
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000cc2:	e04b      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a2a      	ldr	r2, [pc, #168]	; (8000d70 <GPIO_PeriClockControl+0x184>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d106      	bne.n	8000cda <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 8000ccc:	4b27      	ldr	r3, [pc, #156]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd0:	4a26      	ldr	r2, [pc, #152]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cd2:	f023 0302 	bic.w	r3, r3, #2
 8000cd6:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000cd8:	e040      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4a25      	ldr	r2, [pc, #148]	; (8000d74 <GPIO_PeriClockControl+0x188>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d106      	bne.n	8000cf0 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 8000ce2:	4b22      	ldr	r3, [pc, #136]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a21      	ldr	r2, [pc, #132]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000ce8:	f023 0304 	bic.w	r3, r3, #4
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000cee:	e035      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a21      	ldr	r2, [pc, #132]	; (8000d78 <GPIO_PeriClockControl+0x18c>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d106      	bne.n	8000d06 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000cf8:	4b1c      	ldr	r3, [pc, #112]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfc:	4a1b      	ldr	r2, [pc, #108]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000cfe:	f023 0308 	bic.w	r3, r3, #8
 8000d02:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d04:	e02a      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a1c      	ldr	r2, [pc, #112]	; (8000d7c <GPIO_PeriClockControl+0x190>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d106      	bne.n	8000d1c <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000d0e:	4b17      	ldr	r3, [pc, #92]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	4a16      	ldr	r2, [pc, #88]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d14:	f023 0310 	bic.w	r3, r3, #16
 8000d18:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d1a:	e01f      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a18      	ldr	r2, [pc, #96]	; (8000d80 <GPIO_PeriClockControl+0x194>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d106      	bne.n	8000d32 <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d28:	4a10      	ldr	r2, [pc, #64]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d2a:	f023 0320 	bic.w	r3, r3, #32
 8000d2e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d30:	e014      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	4a13      	ldr	r2, [pc, #76]	; (8000d84 <GPIO_PeriClockControl+0x198>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d106      	bne.n	8000d48 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	4a0b      	ldr	r2, [pc, #44]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d44:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d46:	e009      	b.n	8000d5c <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <GPIO_PeriClockControl+0x19c>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d105      	bne.n	8000d5c <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d54:	4a05      	ldr	r2, [pc, #20]	; (8000d6c <GPIO_PeriClockControl+0x180>)
 8000d56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d5a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40020000 	.word	0x40020000
 8000d6c:	40023800 	.word	0x40023800
 8000d70:	40020400 	.word	0x40020400
 8000d74:	40020800 	.word	0x40020800
 8000d78:	40020c00 	.word	0x40020c00
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40021400 	.word	0x40021400
 8000d84:	40021800 	.word	0x40021800
 8000d88:	40021c00 	.word	0x40021c00

08000d8c <GPIO_Init>:
 * Params:		struct GPIO_Handle_t*
 *
 *
 */
void GPIO_Init(GPIO_Handle_t *pGPIOxHandle)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	// Enable clock to GPIO port
	GPIO_PeriClockControl(pGPIOxHandle->pGPIOx, ENABLE);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	2101      	movs	r1, #1
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff ff26 	bl	8000bec <GPIO_PeriClockControl>

	uint32_t temp = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]

	// 1. Set GPIO pin mode
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	795b      	ldrb	r3, [r3, #5]
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	d822      	bhi.n	8000df2 <GPIO_Init+0x66>
	{
		temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	795b      	ldrb	r3, [r3, #5]
 8000db0:	461a      	mov	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	791b      	ldrb	r3, [r3, #4]
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbc:	617b      	str	r3, [r7, #20]
		pGPIOxHandle->pGPIOx->MODER &= ~((0x3) << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	791b      	ldrb	r3, [r3, #4]
 8000dc8:	005b      	lsls	r3, r3, #1
 8000dca:	2103      	movs	r1, #3
 8000dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	400a      	ands	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
		pGPIOxHandle->pGPIOx->MODER |= temp;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	6819      	ldr	r1, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	697a      	ldr	r2, [r7, #20]
 8000de8:	430a      	orrs	r2, r1
 8000dea:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	e07c      	b.n	8000eec <GPIO_Init+0x160>
	}
	else {
		//For setting to interrupt mode...

		// Enable clock to SYSCFG (needed to set IRQ in EXTI)
		SYSCFG_PCLK_EN();
 8000df2:	4b8e      	ldr	r3, [pc, #568]	; (800102c <GPIO_Init+0x2a0>)
 8000df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df6:	4a8d      	ldr	r2, [pc, #564]	; (800102c <GPIO_Init+0x2a0>)
 8000df8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dfc:	6453      	str	r3, [r2, #68]	; 0x44

		// 1. Set rising/falling edge trigger(s)
		if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_IT_MODE_RT)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	795b      	ldrb	r3, [r3, #5]
 8000e02:	2b04      	cmp	r3, #4
 8000e04:	d117      	bne.n	8000e36 <GPIO_Init+0xaa>
		{
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e06:	4b8a      	ldr	r3, [pc, #552]	; (8001030 <GPIO_Init+0x2a4>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	7912      	ldrb	r2, [r2, #4]
 8000e0e:	4611      	mov	r1, r2
 8000e10:	2201      	movs	r2, #1
 8000e12:	408a      	lsls	r2, r1
 8000e14:	4611      	mov	r1, r2
 8000e16:	4a86      	ldr	r2, [pc, #536]	; (8001030 <GPIO_Init+0x2a4>)
 8000e18:	430b      	orrs	r3, r1
 8000e1a:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e1c:	4b84      	ldr	r3, [pc, #528]	; (8001030 <GPIO_Init+0x2a4>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	7912      	ldrb	r2, [r2, #4]
 8000e24:	4611      	mov	r1, r2
 8000e26:	2201      	movs	r2, #1
 8000e28:	408a      	lsls	r2, r1
 8000e2a:	43d2      	mvns	r2, r2
 8000e2c:	4611      	mov	r1, r2
 8000e2e:	4a80      	ldr	r2, [pc, #512]	; (8001030 <GPIO_Init+0x2a4>)
 8000e30:	400b      	ands	r3, r1
 8000e32:	60d3      	str	r3, [r2, #12]
 8000e34:	e035      	b.n	8000ea2 <GPIO_Init+0x116>
		}
		else if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_IT_MODE_FT)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	795b      	ldrb	r3, [r3, #5]
 8000e3a:	2b05      	cmp	r3, #5
 8000e3c:	d117      	bne.n	8000e6e <GPIO_Init+0xe2>
		{
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e3e:	4b7c      	ldr	r3, [pc, #496]	; (8001030 <GPIO_Init+0x2a4>)
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	7912      	ldrb	r2, [r2, #4]
 8000e46:	4611      	mov	r1, r2
 8000e48:	2201      	movs	r2, #1
 8000e4a:	408a      	lsls	r2, r1
 8000e4c:	4611      	mov	r1, r2
 8000e4e:	4a78      	ldr	r2, [pc, #480]	; (8001030 <GPIO_Init+0x2a4>)
 8000e50:	430b      	orrs	r3, r1
 8000e52:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e54:	4b76      	ldr	r3, [pc, #472]	; (8001030 <GPIO_Init+0x2a4>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	7912      	ldrb	r2, [r2, #4]
 8000e5c:	4611      	mov	r1, r2
 8000e5e:	2201      	movs	r2, #1
 8000e60:	408a      	lsls	r2, r1
 8000e62:	43d2      	mvns	r2, r2
 8000e64:	4611      	mov	r1, r2
 8000e66:	4a72      	ldr	r2, [pc, #456]	; (8001030 <GPIO_Init+0x2a4>)
 8000e68:	400b      	ands	r3, r1
 8000e6a:	6093      	str	r3, [r2, #8]
 8000e6c:	e019      	b.n	8000ea2 <GPIO_Init+0x116>
		}
		else if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_IT_MODE_RFT)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	795b      	ldrb	r3, [r3, #5]
 8000e72:	2b06      	cmp	r3, #6
 8000e74:	d115      	bne.n	8000ea2 <GPIO_Init+0x116>
		{
			EXTI->RTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e76:	4b6e      	ldr	r3, [pc, #440]	; (8001030 <GPIO_Init+0x2a4>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	7912      	ldrb	r2, [r2, #4]
 8000e7e:	4611      	mov	r1, r2
 8000e80:	2201      	movs	r2, #1
 8000e82:	408a      	lsls	r2, r1
 8000e84:	4611      	mov	r1, r2
 8000e86:	4a6a      	ldr	r2, [pc, #424]	; (8001030 <GPIO_Init+0x2a4>)
 8000e88:	430b      	orrs	r3, r1
 8000e8a:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000e8c:	4b68      	ldr	r3, [pc, #416]	; (8001030 <GPIO_Init+0x2a4>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	7912      	ldrb	r2, [r2, #4]
 8000e94:	4611      	mov	r1, r2
 8000e96:	2201      	movs	r2, #1
 8000e98:	408a      	lsls	r2, r1
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	4a64      	ldr	r2, [pc, #400]	; (8001030 <GPIO_Init+0x2a4>)
 8000e9e:	430b      	orrs	r3, r1
 8000ea0:	60d3      	str	r3, [r2, #12]
		}

		// 2. Configure GPIO port selection in SYSCFG
		uint8_t temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	791b      	ldrb	r3, [r3, #4]
 8000ea6:	089b      	lsrs	r3, r3, #2
 8000ea8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	791b      	ldrb	r3, [r3, #4]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	74bb      	strb	r3, [r7, #18]
		uint8_t portCode = GPIO_PortCode(pGPIOxHandle->pGPIOx);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fe4d 	bl	8000b58 <GPIO_PortCode>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	747b      	strb	r3, [r7, #17]
		SYSCFG->EXTICR[temp1] = portCode << (temp2 * 4);
 8000ec2:	7c7a      	ldrb	r2, [r7, #17]
 8000ec4:	7cbb      	ldrb	r3, [r7, #18]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	fa02 f103 	lsl.w	r1, r2, r3
 8000ecc:	4a59      	ldr	r2, [pc, #356]	; (8001034 <GPIO_Init+0x2a8>)
 8000ece:	7cfb      	ldrb	r3, [r7, #19]
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// 3. Enable EXTI interrupt using interrupt register masking
		EXTI->IMR |= (1 << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000ed6:	4b56      	ldr	r3, [pc, #344]	; (8001030 <GPIO_Init+0x2a4>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	7912      	ldrb	r2, [r2, #4]
 8000ede:	4611      	mov	r1, r2
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	408a      	lsls	r2, r1
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4a52      	ldr	r2, [pc, #328]	; (8001030 <GPIO_Init+0x2a4>)
 8000ee8:	430b      	orrs	r3, r1
 8000eea:	6013      	str	r3, [r2, #0]
	}

	// 2. Set pin speed
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	799b      	ldrb	r3, [r3, #6]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	791b      	ldrb	r3, [r3, #4]
 8000ef6:	005b      	lsls	r3, r3, #1
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->OSPEEDR &= ~((0x3) << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	689a      	ldr	r2, [r3, #8]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	791b      	ldrb	r3, [r3, #4]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	2103      	movs	r1, #3
 8000f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	4619      	mov	r1, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	400a      	ands	r2, r1
 8000f1a:	609a      	str	r2, [r3, #8]
	pGPIOxHandle->pGPIOx->OSPEEDR |= temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	6899      	ldr	r1, [r3, #8]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	430a      	orrs	r2, r1
 8000f2a:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]

	// 3. Set pin pull-up or pull-down mode
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_PuPdCtrl << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	79db      	ldrb	r3, [r3, #7]
 8000f34:	461a      	mov	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	791b      	ldrb	r3, [r3, #4]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->PUPDR &= ~((0x3) << (2 * pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	791b      	ldrb	r3, [r3, #4]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2103      	movs	r1, #3
 8000f50:	fa01 f303 	lsl.w	r3, r1, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	4619      	mov	r1, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	400a      	ands	r2, r1
 8000f5e:	60da      	str	r2, [r3, #12]
	pGPIOxHandle->pGPIOx->PUPDR |= temp;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	68d9      	ldr	r1, [r3, #12]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]

	// 4. Configure pin output type (push-pull or open drain)
	temp = (pGPIOxHandle->GPIO_PinConfig.GPIO_OpType << pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	7a1b      	ldrb	r3, [r3, #8]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	791b      	ldrb	r3, [r3, #4]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	617b      	str	r3, [r7, #20]
	pGPIOxHandle->pGPIOx->OTYPER &= ~((0x1) <<  pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	791b      	ldrb	r3, [r3, #4]
 8000f8e:	4619      	mov	r1, r3
 8000f90:	2301      	movs	r3, #1
 8000f92:	408b      	lsls	r3, r1
 8000f94:	43db      	mvns	r3, r3
 8000f96:	4619      	mov	r1, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	400a      	ands	r2, r1
 8000f9e:	605a      	str	r2, [r3, #4]
	pGPIOxHandle->pGPIOx->OTYPER |= temp;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	6859      	ldr	r1, [r3, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	430a      	orrs	r2, r1
 8000fae:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]

	// 5. Configure alternate mode function
	if (pGPIOxHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_AF)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	795b      	ldrb	r3, [r3, #5]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d132      	bne.n	8001022 <GPIO_Init+0x296>
	{
		uint32_t temp1, temp2;
		temp1 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	791b      	ldrb	r3, [r3, #4]
 8000fc0:	08db      	lsrs	r3, r3, #3
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOxHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	791b      	ldrb	r3, [r3, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	60bb      	str	r3, [r7, #8]

		pGPIOxHandle->pGPIOx->AFR[temp1] &= ~((0xF) << (4 * temp2));
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	68fa      	ldr	r2, [r7, #12]
 8000fd6:	3208      	adds	r2, #8
 8000fd8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	210f      	movs	r1, #15
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	4619      	mov	r1, r3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4011      	ands	r1, r2
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOxHandle->pGPIOx->AFR[temp1] |= (pGPIOxHandle->GPIO_PinConfig.GPIO_AfMode << (4 * temp2));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	68fa      	ldr	r2, [r7, #12]
 8000ffe:	3208      	adds	r2, #8
 8001000:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	7a5b      	ldrb	r3, [r3, #9]
 8001008:	4619      	mov	r1, r3
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	fa01 f303 	lsl.w	r3, r1, r3
 8001012:	4619      	mov	r1, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4311      	orrs	r1, r2
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	3208      	adds	r2, #8
 800101e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40023800 	.word	0x40023800
 8001030:	40013c00 	.word	0x40013c00
 8001034:	40013800 	.word	0x40013800

08001038 <RCC_GetPPLCLK>:
 *
 * Return: 		uint32_t PPLClk - accelerated clock speed (Hz)
 *
 */
uint32_t RCC_GetPPLCLK(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
	//TODO
	return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr
	...

08001048 <RCC_GetAPB1CLK>:
 *
 * Return: 		uint32_t Apb1Clk - clock speed to I2C peripherals (Hz)
 *
 */
uint32_t RCC_GetAPB1CLK(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
	// 1. Get system clock source (internal, external, PLL)
	uint8_t clkSrc = ((RCC->CFGR >> 2) & 0x3);
 800104e:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <RCC_GetAPB1CLK+0x9c>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	089b      	lsrs	r3, r3, #2
 8001054:	b2db      	uxtb	r3, r3
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	727b      	strb	r3, [r7, #9]

	uint32_t sysClk, Apb1Clk;

	if (clkSrc == 0)
 800105c:	7a7b      	ldrb	r3, [r7, #9]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d102      	bne.n	8001068 <RCC_GetAPB1CLK+0x20>
	{
		// Internal oscillator
		sysClk = 16000000;
 8001062:	4b21      	ldr	r3, [pc, #132]	; (80010e8 <RCC_GetAPB1CLK+0xa0>)
 8001064:	60fb      	str	r3, [r7, #12]
 8001066:	e00d      	b.n	8001084 <RCC_GetAPB1CLK+0x3c>
	}
	else if (clkSrc == 1)
 8001068:	7a7b      	ldrb	r3, [r7, #9]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d102      	bne.n	8001074 <RCC_GetAPB1CLK+0x2c>
	{
		// External on-board oscillator
		sysClk = 8000000;
 800106e:	4b1f      	ldr	r3, [pc, #124]	; (80010ec <RCC_GetAPB1CLK+0xa4>)
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	e007      	b.n	8001084 <RCC_GetAPB1CLK+0x3c>
	}
	else if (clkSrc == 2)
 8001074:	7a7b      	ldrb	r3, [r7, #9]
 8001076:	2b02      	cmp	r3, #2
 8001078:	d104      	bne.n	8001084 <RCC_GetAPB1CLK+0x3c>
	{
		Apb1Clk = RCC_GetPPLCLK();
 800107a:	f7ff ffdd 	bl	8001038 <RCC_GetPPLCLK>
 800107e:	6078      	str	r0, [r7, #4]
		return Apb1Clk;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	e02b      	b.n	80010dc <RCC_GetAPB1CLK+0x94>
	}

	// 2. Get the AHB prescaler value
	uint8_t temp = (RCC->CFGR >> 4) & 0xF;
 8001084:	4b17      	ldr	r3, [pc, #92]	; (80010e4 <RCC_GetAPB1CLK+0x9c>)
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	091b      	lsrs	r3, r3, #4
 800108a:	b2db      	uxtb	r3, r3
 800108c:	f003 030f 	and.w	r3, r3, #15
 8001090:	70fb      	strb	r3, [r7, #3]
	uint8_t ahbPre = 1, ppre1Pre = 1;
 8001092:	2301      	movs	r3, #1
 8001094:	72fb      	strb	r3, [r7, #11]
 8001096:	2301      	movs	r3, #1
 8001098:	72bb      	strb	r3, [r7, #10]

	if (temp >= 8)
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	2b07      	cmp	r3, #7
 800109e:	d905      	bls.n	80010ac <RCC_GetAPB1CLK+0x64>
	{
		ahbPre = AHB_Prescaler[temp - 8];
 80010a0:	78fb      	ldrb	r3, [r7, #3]
 80010a2:	3b08      	subs	r3, #8
 80010a4:	4a12      	ldr	r2, [pc, #72]	; (80010f0 <RCC_GetAPB1CLK+0xa8>)
 80010a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010aa:	72fb      	strb	r3, [r7, #11]
	}

	// 3. Get the APB1 prescaler value
	temp = (RCC->CFGR >> 10) & 0x7;
 80010ac:	4b0d      	ldr	r3, [pc, #52]	; (80010e4 <RCC_GetAPB1CLK+0x9c>)
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	0a9b      	lsrs	r3, r3, #10
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	f003 0307 	and.w	r3, r3, #7
 80010b8:	70fb      	strb	r3, [r7, #3]
	if (temp >= 4)
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	2b03      	cmp	r3, #3
 80010be:	d904      	bls.n	80010ca <RCC_GetAPB1CLK+0x82>
	{
		ppre1Pre = PPRE1_Prescaler[temp - 4];
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	3b04      	subs	r3, #4
 80010c4:	4a0b      	ldr	r2, [pc, #44]	; (80010f4 <RCC_GetAPB1CLK+0xac>)
 80010c6:	5cd3      	ldrb	r3, [r2, r3]
 80010c8:	72bb      	strb	r3, [r7, #10]
	}

	// 4. Calculate the clock speed to I2C
	Apb1Clk = (sysClk / ahbPre) / ppre1Pre;
 80010ca:	7afb      	ldrb	r3, [r7, #11]
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80010d2:	7abb      	ldrb	r3, [r7, #10]
 80010d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010d8:	607b      	str	r3, [r7, #4]

	return Apb1Clk;
 80010da:	687b      	ldr	r3, [r7, #4]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40023800 	.word	0x40023800
 80010e8:	00f42400 	.word	0x00f42400
 80010ec:	007a1200 	.word	0x007a1200
 80010f0:	20000000 	.word	0x20000000
 80010f4:	20000010 	.word	0x20000010

080010f8 <RCC_GetAPB2CLK>:
 *
 * Return: 		uint32_t Apb2Clk - clock speed to APB2 (Hz)
 *
 */
uint32_t RCC_GetAPB2CLK(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
	// 1. Get system clock source (internal, external, PLL)
	uint8_t clkSrc = ((RCC->CFGR >> 2) & 0x3);
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <RCC_GetAPB2CLK+0x9c>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	089b      	lsrs	r3, r3, #2
 8001104:	b2db      	uxtb	r3, r3
 8001106:	f003 0303 	and.w	r3, r3, #3
 800110a:	727b      	strb	r3, [r7, #9]

	uint32_t sysClk, Apb2Clk;

	if (clkSrc == 0)
 800110c:	7a7b      	ldrb	r3, [r7, #9]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d102      	bne.n	8001118 <RCC_GetAPB2CLK+0x20>
	{
		// Internal oscillator
		sysClk = 16000000;
 8001112:	4b21      	ldr	r3, [pc, #132]	; (8001198 <RCC_GetAPB2CLK+0xa0>)
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	e00d      	b.n	8001134 <RCC_GetAPB2CLK+0x3c>
	}
	else if (clkSrc == 1)
 8001118:	7a7b      	ldrb	r3, [r7, #9]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d102      	bne.n	8001124 <RCC_GetAPB2CLK+0x2c>
	{
		// External on-board oscillator
		sysClk = 8000000;
 800111e:	4b1f      	ldr	r3, [pc, #124]	; (800119c <RCC_GetAPB2CLK+0xa4>)
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	e007      	b.n	8001134 <RCC_GetAPB2CLK+0x3c>
	}
	else if (clkSrc == 2)
 8001124:	7a7b      	ldrb	r3, [r7, #9]
 8001126:	2b02      	cmp	r3, #2
 8001128:	d104      	bne.n	8001134 <RCC_GetAPB2CLK+0x3c>
	{
		Apb2Clk = RCC_GetPPLCLK();
 800112a:	f7ff ff85 	bl	8001038 <RCC_GetPPLCLK>
 800112e:	6078      	str	r0, [r7, #4]
		return Apb2Clk;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	e02b      	b.n	800118c <RCC_GetAPB2CLK+0x94>
	}

	// 2. Get the AHB prescaler value
	uint8_t temp = (RCC->CFGR >> 4) & 0xF;
 8001134:	4b17      	ldr	r3, [pc, #92]	; (8001194 <RCC_GetAPB2CLK+0x9c>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	091b      	lsrs	r3, r3, #4
 800113a:	b2db      	uxtb	r3, r3
 800113c:	f003 030f 	and.w	r3, r3, #15
 8001140:	70fb      	strb	r3, [r7, #3]
	uint8_t ahbPre = 1, ppre2Pre = 1;
 8001142:	2301      	movs	r3, #1
 8001144:	72fb      	strb	r3, [r7, #11]
 8001146:	2301      	movs	r3, #1
 8001148:	72bb      	strb	r3, [r7, #10]

	if (temp >= 8)
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	2b07      	cmp	r3, #7
 800114e:	d905      	bls.n	800115c <RCC_GetAPB2CLK+0x64>
	{
		ahbPre = AHB_Prescaler[temp - 8];
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	3b08      	subs	r3, #8
 8001154:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <RCC_GetAPB2CLK+0xa8>)
 8001156:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800115a:	72fb      	strb	r3, [r7, #11]
	}

	// 3. Get the APB2 prescaler value
	temp = (RCC->CFGR >> 13) & 0x7;
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <RCC_GetAPB2CLK+0x9c>)
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	0b5b      	lsrs	r3, r3, #13
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f003 0307 	and.w	r3, r3, #7
 8001168:	70fb      	strb	r3, [r7, #3]
	if (temp >= 4)
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	2b03      	cmp	r3, #3
 800116e:	d904      	bls.n	800117a <RCC_GetAPB2CLK+0x82>
	{
		ppre2Pre = PPRE2_Prescaler[temp - 4];
 8001170:	78fb      	ldrb	r3, [r7, #3]
 8001172:	3b04      	subs	r3, #4
 8001174:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <RCC_GetAPB2CLK+0xac>)
 8001176:	5cd3      	ldrb	r3, [r2, r3]
 8001178:	72bb      	strb	r3, [r7, #10]
	}

	// 4. Calculate the clock speed to I2C
	Apb2Clk = (sysClk / ahbPre) / ppre2Pre;
 800117a:	7afb      	ldrb	r3, [r7, #11]
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001182:	7abb      	ldrb	r3, [r7, #10]
 8001184:	fbb2 f3f3 	udiv	r3, r2, r3
 8001188:	607b      	str	r3, [r7, #4]

	return Apb2Clk;
 800118a:	687b      	ldr	r3, [r7, #4]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	40023800 	.word	0x40023800
 8001198:	00f42400 	.word	0x00f42400
 800119c:	007a1200 	.word	0x007a1200
 80011a0:	20000000 	.word	0x20000000
 80011a4:	20000014 	.word	0x20000014

080011a8 <USART_PeriClockControl>:
 * Params: 		struct USART_RegDef_t* *pUSARTx - USART/UART base address
 * 				uint8_t - Enable or disable value
 *
 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d141      	bne.n	800123e <USART_PeriClockControl+0x96>
	{
		if (pUSARTx == USART1)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a43      	ldr	r2, [pc, #268]	; (80012cc <USART_PeriClockControl+0x124>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d106      	bne.n	80011d0 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 80011c2:	4b43      	ldr	r3, [pc, #268]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a42      	ldr	r2, [pc, #264]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011c8:	f043 0310 	orr.w	r3, r3, #16
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pUSARTx == USART6)
		{
			USART6_PCLK_DI();
		}
	}
}
 80011ce:	e077      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART2)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a40      	ldr	r2, [pc, #256]	; (80012d4 <USART_PeriClockControl+0x12c>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d106      	bne.n	80011e6 <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 80011d8:	4b3d      	ldr	r3, [pc, #244]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011dc:	4a3c      	ldr	r2, [pc, #240]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80011e4:	e06c      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART3)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a3b      	ldr	r2, [pc, #236]	; (80012d8 <USART_PeriClockControl+0x130>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d106      	bne.n	80011fc <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 80011ee:	4b38      	ldr	r3, [pc, #224]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	4a37      	ldr	r2, [pc, #220]	; (80012d0 <USART_PeriClockControl+0x128>)
 80011f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011f8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80011fa:	e061      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == UART4)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	4a37      	ldr	r2, [pc, #220]	; (80012dc <USART_PeriClockControl+0x134>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d106      	bne.n	8001212 <USART_PeriClockControl+0x6a>
			UART4_PCLK_EN();
 8001204:	4b32      	ldr	r3, [pc, #200]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001208:	4a31      	ldr	r2, [pc, #196]	; (80012d0 <USART_PeriClockControl+0x128>)
 800120a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800120e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001210:	e056      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == UART5)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a32      	ldr	r2, [pc, #200]	; (80012e0 <USART_PeriClockControl+0x138>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d106      	bne.n	8001228 <USART_PeriClockControl+0x80>
			UART5_PCLK_EN();
 800121a:	4b2d      	ldr	r3, [pc, #180]	; (80012d0 <USART_PeriClockControl+0x128>)
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	4a2c      	ldr	r2, [pc, #176]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001220:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001224:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001226:	e04b      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART6)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a2e      	ldr	r2, [pc, #184]	; (80012e4 <USART_PeriClockControl+0x13c>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d147      	bne.n	80012c0 <USART_PeriClockControl+0x118>
			USART6_PCLK_EN();
 8001230:	4b27      	ldr	r3, [pc, #156]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001234:	4a26      	ldr	r2, [pc, #152]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800123c:	e040      	b.n	80012c0 <USART_PeriClockControl+0x118>
		if (pUSARTx == USART1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a22      	ldr	r2, [pc, #136]	; (80012cc <USART_PeriClockControl+0x124>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d106      	bne.n	8001254 <USART_PeriClockControl+0xac>
			USART1_PCLK_DI();
 8001246:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	4a21      	ldr	r2, [pc, #132]	; (80012d0 <USART_PeriClockControl+0x128>)
 800124c:	f023 0310 	bic.w	r3, r3, #16
 8001250:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001252:	e035      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART2)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a1f      	ldr	r2, [pc, #124]	; (80012d4 <USART_PeriClockControl+0x12c>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d106      	bne.n	800126a <USART_PeriClockControl+0xc2>
			USART2_PCLK_DI();
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <USART_PeriClockControl+0x128>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	4a1b      	ldr	r2, [pc, #108]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001262:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001266:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001268:	e02a      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART3)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a1a      	ldr	r2, [pc, #104]	; (80012d8 <USART_PeriClockControl+0x130>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d106      	bne.n	8001280 <USART_PeriClockControl+0xd8>
			USART3_PCLK_DI();
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	4a16      	ldr	r2, [pc, #88]	; (80012d0 <USART_PeriClockControl+0x128>)
 8001278:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800127c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800127e:	e01f      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == UART4)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a16      	ldr	r2, [pc, #88]	; (80012dc <USART_PeriClockControl+0x134>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d106      	bne.n	8001296 <USART_PeriClockControl+0xee>
			UART4_PCLK_DI();
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <USART_PeriClockControl+0x128>)
 800128a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128c:	4a10      	ldr	r2, [pc, #64]	; (80012d0 <USART_PeriClockControl+0x128>)
 800128e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001292:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001294:	e014      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == UART5)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a11      	ldr	r2, [pc, #68]	; (80012e0 <USART_PeriClockControl+0x138>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d106      	bne.n	80012ac <USART_PeriClockControl+0x104>
			UART5_PCLK_DI();
 800129e:	4b0c      	ldr	r3, [pc, #48]	; (80012d0 <USART_PeriClockControl+0x128>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a2:	4a0b      	ldr	r2, [pc, #44]	; (80012d0 <USART_PeriClockControl+0x128>)
 80012a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80012a8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80012aa:	e009      	b.n	80012c0 <USART_PeriClockControl+0x118>
		else if (pUSARTx == USART6)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a0d      	ldr	r2, [pc, #52]	; (80012e4 <USART_PeriClockControl+0x13c>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d105      	bne.n	80012c0 <USART_PeriClockControl+0x118>
			USART6_PCLK_DI();
 80012b4:	4b06      	ldr	r3, [pc, #24]	; (80012d0 <USART_PeriClockControl+0x128>)
 80012b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b8:	4a05      	ldr	r2, [pc, #20]	; (80012d0 <USART_PeriClockControl+0x128>)
 80012ba:	f023 0320 	bic.w	r3, r3, #32
 80012be:	6453      	str	r3, [r2, #68]	; 0x44
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40011000 	.word	0x40011000
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40004400 	.word	0x40004400
 80012d8:	40004800 	.word	0x40004800
 80012dc:	40004c00 	.word	0x40004c00
 80012e0:	40005000 	.word	0x40005000
 80012e4:	40011400 	.word	0x40011400

080012e8 <USART_PeripheralControl>:
 * Params: 		struct USART_RegDef_t *pUSARTx - USART/UART base address
 * 				uint8_t EnOrDi - Enable or disable communication (0 or 1)
 *
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE)
 80012f4:	78fb      	ldrb	r3, [r7, #3]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d106      	bne.n	8001308 <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	68db      	ldr	r3, [r3, #12]
 80012fe:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	60da      	str	r2, [r3, #12]
	}
	else
	{
		pUSARTx->CR1 |= ~(1 << 13);
	}
}
 8001306:	e005      	b.n	8001314 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 |= ~(1 << 13);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	f463 5200 	orn	r2, r3, #8192	; 0x2000
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	60da      	str	r2, [r3, #12]
}
 8001314:	bf00      	nop
 8001316:	370c      	adds	r7, #12
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr

0800131e <USART_GetFlagStatus>:
 * Params: 		struct USART_RegDef_t *pUSARTx - USART base address
 * 				uint8_t USART_FLAG - flag being checked
 *
 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t USART_FLAG)
{
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	460b      	mov	r3, r1
 8001328:	70fb      	strb	r3, [r7, #3]
	return (pUSARTx->SR & USART_FLAG);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	b2da      	uxtb	r2, r3
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	4013      	ands	r3, r2
 8001334:	b2db      	uxtb	r3, r3
}
 8001336:	4618      	mov	r0, r3
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <USART_ClearFlag>:
 * Params: 		struct USART_RegDef_t *pUSARTx - USART base address
 * 				uint8_t USART_FLAG - flag being cleared
 *
 */
void USART_ClearFlag(USART_RegDef_t *pUSARTx, uint8_t USART_FLAG)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
	int dummyRead, dummyWrite = 0xFF;
 800134c:	23ff      	movs	r3, #255	; 0xff
 800134e:	60fb      	str	r3, [r7, #12]

	if (USART_FLAG == USART_FLAG_PE)
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d111      	bne.n	800137a <USART_ClearFlag+0x3a>
	{
		// Clear PE by waiting for RXNE, reading from SR, writing to DR
		while (!USART_GetFlagStatus(pUSARTx, USART_FLAG_RXNE));
 8001356:	bf00      	nop
 8001358:	2120      	movs	r1, #32
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff ffdf 	bl	800131e <USART_GetFlagStatus>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f8      	beq.n	8001358 <USART_ClearFlag+0x18>
		dummyRead = pUSARTx->SR;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	60bb      	str	r3, [r7, #8]
		pUSARTx->DR |= dummyWrite;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685a      	ldr	r2, [r3, #4]
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	431a      	orrs	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	605a      	str	r2, [r3, #4]
		// Clear CTS by writing to 0
		pUSARTx->SR &= ~(1 << 9);
	}

	(void)dummyRead;
}
 8001378:	e044      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_FE)
 800137a:	78fb      	ldrb	r3, [r7, #3]
 800137c:	2b02      	cmp	r3, #2
 800137e:	d106      	bne.n	800138e <USART_ClearFlag+0x4e>
		dummyRead = pUSARTx->SR;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	60bb      	str	r3, [r7, #8]
		dummyRead = pUSARTx->DR;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	60bb      	str	r3, [r7, #8]
}
 800138c:	e03a      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_NF)
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	2b04      	cmp	r3, #4
 8001392:	d106      	bne.n	80013a2 <USART_ClearFlag+0x62>
		dummyRead = pUSARTx->SR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60bb      	str	r3, [r7, #8]
		dummyRead = pUSARTx->DR;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	60bb      	str	r3, [r7, #8]
}
 80013a0:	e030      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_ORE)
 80013a2:	78fb      	ldrb	r3, [r7, #3]
 80013a4:	2b08      	cmp	r3, #8
 80013a6:	d106      	bne.n	80013b6 <USART_ClearFlag+0x76>
		dummyRead = pUSARTx->SR;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	60bb      	str	r3, [r7, #8]
		dummyRead = pUSARTx->DR;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	60bb      	str	r3, [r7, #8]
}
 80013b4:	e026      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_IDLE)
 80013b6:	78fb      	ldrb	r3, [r7, #3]
 80013b8:	2b10      	cmp	r3, #16
 80013ba:	d106      	bne.n	80013ca <USART_ClearFlag+0x8a>
		dummyRead = pUSARTx->SR;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	60bb      	str	r3, [r7, #8]
		dummyRead = pUSARTx->DR;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	60bb      	str	r3, [r7, #8]
}
 80013c8:	e01c      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_RXNE)
 80013ca:	78fb      	ldrb	r3, [r7, #3]
 80013cc:	2b20      	cmp	r3, #32
 80013ce:	d103      	bne.n	80013d8 <USART_ClearFlag+0x98>
		dummyRead = pUSARTx->DR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	60bb      	str	r3, [r7, #8]
}
 80013d6:	e015      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_TC)
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	2b40      	cmp	r3, #64	; 0x40
 80013dc:	d109      	bne.n	80013f2 <USART_ClearFlag+0xb2>
		dummyRead = pUSARTx->SR;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	60bb      	str	r3, [r7, #8]
		pUSARTx->DR |= dummyWrite;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	605a      	str	r2, [r3, #4]
}
 80013f0:	e008      	b.n	8001404 <USART_ClearFlag+0xc4>
	else if (USART_FLAG == USART_FLAG_TXE)
 80013f2:	78fb      	ldrb	r3, [r7, #3]
 80013f4:	2b80      	cmp	r3, #128	; 0x80
 80013f6:	d105      	bne.n	8001404 <USART_ClearFlag+0xc4>
		pUSARTx->DR |= dummyWrite;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	605a      	str	r2, [r3, #4]
}
 8001404:	bf00      	nop
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <USART_SetBaudRate>:
 * Params: 		struct USART_RegDef_t *pUSARTx - USART base address
 * 				uint16_t USART_BaudRate - Baud rate to be set (bps)
 *
 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t USART_BaudRate)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b087      	sub	sp, #28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
	uint32_t ApbClk;

	// 1. Get the peripheral clock to USART/UART
	if (pUSARTx == USART1 || pUSARTx == USART6)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a49      	ldr	r2, [pc, #292]	; (8001540 <USART_SetBaudRate+0x134>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d003      	beq.n	8001426 <USART_SetBaudRate+0x1a>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a48      	ldr	r2, [pc, #288]	; (8001544 <USART_SetBaudRate+0x138>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d103      	bne.n	800142e <USART_SetBaudRate+0x22>
	{
		ApbClk = RCC_GetAPB2CLK();
 8001426:	f7ff fe67 	bl	80010f8 <RCC_GetAPB2CLK>
 800142a:	6178      	str	r0, [r7, #20]
 800142c:	e002      	b.n	8001434 <USART_SetBaudRate+0x28>
	}
	else
	{
		ApbClk = RCC_GetAPB1CLK();
 800142e:	f7ff fe0b 	bl	8001048 <RCC_GetAPB1CLK>
 8001432:	6178      	str	r0, [r7, #20]
	}

	// 2. Calculate USARTDIV
	uint8_t over8 = (pUSARTx->CR1 & (1 << 15)) ? 1 : 0;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800143c:	2b00      	cmp	r3, #0
 800143e:	bf14      	ite	ne
 8001440:	2301      	movne	r3, #1
 8001442:	2300      	moveq	r3, #0
 8001444:	b2db      	uxtb	r3, r3
 8001446:	73fb      	strb	r3, [r7, #15]
	float usartDiv = (ApbClk  * 100) / ((8 * (2 - over8)) * USART_BaudRate);   // Multiply hundred to get 2 decimal places
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	2264      	movs	r2, #100	; 0x64
 800144c:	fb02 f203 	mul.w	r2, r2, r3
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	f1c3 0302 	rsb	r3, r3, #2
 8001456:	4619      	mov	r1, r3
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	fb03 f301 	mul.w	r3, r3, r1
 800145e:	00db      	lsls	r3, r3, #3
 8001460:	fbb2 f3f3 	udiv	r3, r2, r3
 8001464:	4618      	mov	r0, r3
 8001466:	f7fe ffe1 	bl	800042c <__aeabi_ui2f>
 800146a:	4603      	mov	r3, r0
 800146c:	60bb      	str	r3, [r7, #8]

	// 3. Calculate mantissa and fraction (See USART 25.4.4 in datasheet for formulas)
	uint16_t mantissa = usartDiv / 100;
 800146e:	4936      	ldr	r1, [pc, #216]	; (8001548 <USART_SetBaudRate+0x13c>)
 8001470:	68b8      	ldr	r0, [r7, #8]
 8001472:	f7ff f8e7 	bl	8000644 <__aeabi_fdiv>
 8001476:	4603      	mov	r3, r0
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f97f 	bl	800077c <__aeabi_f2uiz>
 800147e:	4603      	mov	r3, r0
 8001480:	827b      	strh	r3, [r7, #18]
	uint16_t fraction = (usartDiv - mantissa * 100) * (8 * (2 - over8));
 8001482:	8a7b      	ldrh	r3, [r7, #18]
 8001484:	2264      	movs	r2, #100	; 0x64
 8001486:	fb02 f303 	mul.w	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f7fe ffd2 	bl	8000434 <__aeabi_i2f>
 8001490:	4603      	mov	r3, r0
 8001492:	4619      	mov	r1, r3
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f7fe ff17 	bl	80002c8 <__aeabi_fsub>
 800149a:	4603      	mov	r3, r0
 800149c:	461c      	mov	r4, r3
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	f1c3 0302 	rsb	r3, r3, #2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7fe ffc4 	bl	8000434 <__aeabi_i2f>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4619      	mov	r1, r3
 80014b0:	4620      	mov	r0, r4
 80014b2:	f7ff f813 	bl	80004dc <__aeabi_fmul>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff f95f 	bl	800077c <__aeabi_f2uiz>
 80014be:	4603      	mov	r3, r0
 80014c0:	823b      	strh	r3, [r7, #16]

	// Round fraction
	fraction = (fraction + 50) / 100;
 80014c2:	8a3b      	ldrh	r3, [r7, #16]
 80014c4:	3332      	adds	r3, #50	; 0x32
 80014c6:	4a21      	ldr	r2, [pc, #132]	; (800154c <USART_SetBaudRate+0x140>)
 80014c8:	fb82 1203 	smull	r1, r2, r2, r3
 80014cc:	1152      	asrs	r2, r2, #5
 80014ce:	17db      	asrs	r3, r3, #31
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	823b      	strh	r3, [r7, #16]

	// 4. Carry over
	if (over8)
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d017      	beq.n	800150a <USART_SetBaudRate+0xfe>
	{
		// Fraction register is 3 bits
		if (fraction > 7)
 80014da:	8a3b      	ldrh	r3, [r7, #16]
 80014dc:	2b07      	cmp	r3, #7
 80014de:	d904      	bls.n	80014ea <USART_SetBaudRate+0xde>
		{
			mantissa++;
 80014e0:	8a7b      	ldrh	r3, [r7, #18]
 80014e2:	3301      	adds	r3, #1
 80014e4:	827b      	strh	r3, [r7, #18]
			fraction = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	823b      	strh	r3, [r7, #16]
		}

		pUSARTx->BRR |= (mantissa << 4);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	8a7a      	ldrh	r2, [r7, #18]
 80014f0:	0112      	lsls	r2, r2, #4
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	609a      	str	r2, [r3, #8]
		pUSARTx->BRR |= ((fraction & 0x07) << 0);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	8a3b      	ldrh	r3, [r7, #16]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	609a      	str	r2, [r3, #8]
		}

		pUSARTx->BRR |= (mantissa << 4);
		pUSARTx->BRR |= ((fraction & 0x0F) << 0);
	}
}
 8001508:	e016      	b.n	8001538 <USART_SetBaudRate+0x12c>
		if (fraction > 15)
 800150a:	8a3b      	ldrh	r3, [r7, #16]
 800150c:	2b0f      	cmp	r3, #15
 800150e:	d904      	bls.n	800151a <USART_SetBaudRate+0x10e>
			mantissa++;
 8001510:	8a7b      	ldrh	r3, [r7, #18]
 8001512:	3301      	adds	r3, #1
 8001514:	827b      	strh	r3, [r7, #18]
			fraction = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	823b      	strh	r3, [r7, #16]
		pUSARTx->BRR |= (mantissa << 4);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	8a7a      	ldrh	r2, [r7, #18]
 8001520:	0112      	lsls	r2, r2, #4
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	609a      	str	r2, [r3, #8]
		pUSARTx->BRR |= ((fraction & 0x0F) << 0);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689a      	ldr	r2, [r3, #8]
 800152c:	8a3b      	ldrh	r3, [r7, #16]
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	431a      	orrs	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	609a      	str	r2, [r3, #8]
}
 8001538:	bf00      	nop
 800153a:	371c      	adds	r7, #28
 800153c:	46bd      	mov	sp, r7
 800153e:	bd90      	pop	{r4, r7, pc}
 8001540:	40011000 	.word	0x40011000
 8001544:	40011400 	.word	0x40011400
 8001548:	42c80000 	.word	0x42c80000
 800154c:	51eb851f 	.word	0x51eb851f

08001550 <USART_Init>:
 *
 * Params: 		struct USART_Handle_t *pUSARTxHandle - USART peripheral handle
 *
 */
void USART_Init(USART_Handle_t *pUSARTxHandle)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	// 1. Give clock signal to USART/UART bus
	USART_PeriClockControl(pUSARTxHandle->pUSARTx, ENABLE);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2101      	movs	r1, #1
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fe22 	bl	80011a8 <USART_PeriClockControl>

	// 2. Enable USART/UART peripheral
	USART_PeripheralControl(pUSARTxHandle->pUSARTx, ENABLE);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2101      	movs	r1, #1
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff febc 	bl	80012e8 <USART_PeripheralControl>

	// 3. Set the data length
	if (pUSARTxHandle->USART_Config.USART_WordLen == USART_9BIT_DATA)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7b5b      	ldrb	r3, [r3, #13]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d107      	bne.n	8001588 <USART_Init+0x38>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 12);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	68da      	ldr	r2, [r3, #12]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001586:	60da      	str	r2, [r3, #12]
	}

	// 4. Parity setup
	if (pUSARTxHandle->USART_Config.USART_ParitySet != USART_PARITY_DISABLE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7b9b      	ldrb	r3, [r3, #14]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d020      	beq.n	80015d2 <USART_Init+0x82>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 10);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800159e:	60da      	str	r2, [r3, #12]

		if (pUSARTxHandle->USART_Config.USART_ParitySet == USART_EVEN_PARITY)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	7b9b      	ldrb	r3, [r3, #14]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d108      	bne.n	80015ba <USART_Init+0x6a>
		{
			pUSARTxHandle->pUSARTx->CR1 &= ~(1 << 9);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	68da      	ldr	r2, [r3, #12]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	e00b      	b.n	80015d2 <USART_Init+0x82>
		}
		else if (pUSARTxHandle->USART_Config.USART_ParitySet == USART_ODD_PARITY)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	7b9b      	ldrb	r3, [r3, #14]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d107      	bne.n	80015d2 <USART_Init+0x82>
		{
			pUSARTxHandle->pUSARTx->CR1 |= (1 << 9);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015d0:	60da      	str	r2, [r3, #12]
		}
	}

	// 5. Set number of stop bits
	pUSARTxHandle->pUSARTx->CR2 &= ~(0x3 << 12);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	691a      	ldr	r2, [r3, #16]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80015e0:	611a      	str	r2, [r3, #16]

	if (pUSARTxHandle->USART_Config.USART_StopBits == USART_HALF_STOP)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	7b1b      	ldrb	r3, [r3, #12]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d108      	bne.n	80015fc <USART_Init+0xac>
	{
		pUSARTxHandle->pUSARTx->CR2 |= (1 << 12);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	691a      	ldr	r2, [r3, #16]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80015f8:	611a      	str	r2, [r3, #16]
 80015fa:	e018      	b.n	800162e <USART_Init+0xde>
	}
	else if (pUSARTxHandle->USART_Config.USART_StopBits == USART_2_STOP)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	7b1b      	ldrb	r3, [r3, #12]
 8001600:	2b03      	cmp	r3, #3
 8001602:	d108      	bne.n	8001616 <USART_Init+0xc6>
	{
		pUSARTxHandle->pUSARTx->CR2 |= (0x2 << 12);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	691a      	ldr	r2, [r3, #16]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001612:	611a      	str	r2, [r3, #16]
 8001614:	e00b      	b.n	800162e <USART_Init+0xde>
	}
	else if (pUSARTxHandle->USART_Config.USART_StopBits == USART_1ANDHALF_STOP)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d107      	bne.n	800162e <USART_Init+0xde>
	{
		pUSARTxHandle->pUSARTx->CR2 |= (0x3 << 12);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	691a      	ldr	r2, [r3, #16]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800162c:	611a      	str	r2, [r3, #16]
	}

	// 6. Set over sampling mode
	if (pUSARTxHandle->USART_Config.USART_Oversampling == USART_OVERSMPL_8)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7c1b      	ldrb	r3, [r3, #16]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d108      	bne.n	8001648 <USART_Init+0xf8>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 15);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001644:	60da      	str	r2, [r3, #12]
 8001646:	e007      	b.n	8001658 <USART_Init+0x108>
	}
	else
	{
		pUSARTxHandle->pUSARTx->CR1 &= ~(1 << 15);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001656:	60da      	str	r2, [r3, #12]
	}

	// 7. Set baud rate
	USART_SetBaudRate(pUSARTxHandle->pUSARTx, pUSARTxHandle->USART_Config.USART_BaudRate);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	4619      	mov	r1, r3
 8001662:	4610      	mov	r0, r2
 8001664:	f7ff fed2 	bl	800140c <USART_SetBaudRate>

	// 8. Set Tx/Rx mode
	if (pUSARTxHandle->USART_Config.USART_Mode == USART_RX_ONLY)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	791b      	ldrb	r3, [r3, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d108      	bne.n	8001682 <USART_Init+0x132>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 2);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f042 0204 	orr.w	r2, r2, #4
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	e018      	b.n	80016b4 <USART_Init+0x164>
	}
	else if (pUSARTxHandle->USART_Config.USART_Mode == USART_TX_ONLY)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	791b      	ldrb	r3, [r3, #4]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d108      	bne.n	800169c <USART_Init+0x14c>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 3);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f042 0208 	orr.w	r2, r2, #8
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	e00b      	b.n	80016b4 <USART_Init+0x164>
	}
	else if (pUSARTxHandle->USART_Config.USART_Mode == USART_RX_TX)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	791b      	ldrb	r3, [r3, #4]
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d107      	bne.n	80016b4 <USART_Init+0x164>
	{
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 3) | (1 << 2);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	68da      	ldr	r2, [r3, #12]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 020c 	orr.w	r2, r2, #12
 80016b2:	60da      	str	r2, [r3, #12]
	}

	// 9. Hardware flow control setup
	pUSARTxHandle->pUSARTx->CR2 &= ~(0x3 << 8);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	691a      	ldr	r2, [r3, #16]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80016c2:	611a      	str	r2, [r3, #16]

	if (pUSARTxHandle->USART_Config.USART_HWFlowCtrl == USART_RTS_ON)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	7bdb      	ldrb	r3, [r3, #15]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d108      	bne.n	80016de <USART_Init+0x18e>
	{
		pUSARTxHandle->pUSARTx->CR3 |= (1 << 8);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	695a      	ldr	r2, [r3, #20]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80016da:	615a      	str	r2, [r3, #20]
	}
	else if (pUSARTxHandle->USART_Config.USART_HWFlowCtrl == USART_RTS_CTS_ON)
	{
		pUSARTxHandle->pUSARTx->CR3 |= (0x3 << 8);
	}
}
 80016dc:	e018      	b.n	8001710 <USART_Init+0x1c0>
	else if (pUSARTxHandle->USART_Config.USART_HWFlowCtrl == USART_CTS_ON)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	7bdb      	ldrb	r3, [r3, #15]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d108      	bne.n	80016f8 <USART_Init+0x1a8>
		pUSARTxHandle->pUSARTx->CR3 |= (1 << 9);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016f4:	615a      	str	r2, [r3, #20]
}
 80016f6:	e00b      	b.n	8001710 <USART_Init+0x1c0>
	else if (pUSARTxHandle->USART_Config.USART_HWFlowCtrl == USART_RTS_CTS_ON)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	7bdb      	ldrb	r3, [r3, #15]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d107      	bne.n	8001710 <USART_Init+0x1c0>
		pUSARTxHandle->pUSARTx->CR3 |= (0x3 << 8);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	695a      	ldr	r2, [r3, #20]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800170e:	615a      	str	r2, [r3, #20]
}
 8001710:	bf00      	nop
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <USART_Write>:
 * 				uint8_t* pTxBuffer - pointer to location of data to send
 * 				uint32_t len - number of 8-bit data packets to be sent
 *
 */
void USART_Write(USART_Handle_t *pUSARTxHandle, uint8_t *pTxBuffer, uint8_t len)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	60b9      	str	r1, [r7, #8]
 8001722:	4613      	mov	r3, r2
 8001724:	71fb      	strb	r3, [r7, #7]
	while (len > 0)
 8001726:	e030      	b.n	800178a <USART_Write+0x72>
	{
		// 1. Send start with TE
		pUSARTxHandle->pUSARTx->CR1 |= (1 << 3);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0208 	orr.w	r2, r2, #8
 8001736:	60da      	str	r2, [r3, #12]

		// 2. Wait for TXE flag
		while(!USART_GetFlagStatus(pUSARTxHandle->pUSARTx, USART_FLAG_TXE));
 8001738:	bf00      	nop
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2180      	movs	r1, #128	; 0x80
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fdec 	bl	800131e <USART_GetFlagStatus>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0f6      	beq.n	800173a <USART_Write+0x22>

		// 3. Write data (how many bits depends on word length and parity)
		if (pUSARTxHandle->USART_Config.USART_WordLen == USART_9BIT_DATA)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	7b5b      	ldrb	r3, [r3, #13]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d10f      	bne.n	8001774 <USART_Write+0x5c>
		{
			// Send 9 bits of data
			pUSARTxHandle->pUSARTx->DR = (uint16_t)(*pTxBuffer) & (0x01FF);
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	781a      	ldrb	r2, [r3, #0]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]

			// If parity disabled, 9 bits of useful data sent - increment data buffer accordingly
			if (pUSARTxHandle->USART_Config.USART_ParitySet == USART_PARITY_DISABLE)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	7b9b      	ldrb	r3, [r3, #14]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10b      	bne.n	800177e <USART_Write+0x66>
			{
				pTxBuffer++;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3301      	adds	r3, #1
 800176a:	60bb      	str	r3, [r7, #8]
				len--;
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	3b01      	subs	r3, #1
 8001770:	71fb      	strb	r3, [r7, #7]
 8001772:	e004      	b.n	800177e <USART_Write+0x66>
			}
		}
		else
		{
			pUSARTxHandle->pUSARTx->DR = *pTxBuffer;
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	781a      	ldrb	r2, [r3, #0]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
		}

		pTxBuffer++;
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	3301      	adds	r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
		len--;
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	3b01      	subs	r3, #1
 8001788:	71fb      	strb	r3, [r7, #7]
	while (len > 0)
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1cb      	bne.n	8001728 <USART_Write+0x10>
	}

	// 4. Wait for TC flag to indicate transmission complete
	while(!USART_GetFlagStatus(pUSARTxHandle->pUSARTx, USART_FLAG_TC));
 8001790:	bf00      	nop
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2140      	movs	r1, #64	; 0x40
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fdc0 	bl	800131e <USART_GetFlagStatus>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0f6      	beq.n	8001792 <USART_Write+0x7a>

	// 5. Clear the TC bit
	USART_ClearFlag(pUSARTxHandle->pUSARTx, USART_FLAG_TC);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2140      	movs	r1, #64	; 0x40
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fdc8 	bl	8001340 <USART_ClearFlag>

	// 6. End transmission by clearing TE
	pUSARTxHandle->pUSARTx->CR1 &= ~(1 << 3);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68da      	ldr	r2, [r3, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 0208 	bic.w	r2, r2, #8
 80017be:	60da      	str	r2, [r3, #12]
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <GPIO_AI_Init>:
/* Handle for USART2 transmitter to PC */
USART_Handle_t Usart_Handle;


/* Initialize the GPIO Pin for ADC input */
void GPIO_AI_Init() {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
	// Initialization of LED driving GPIO
	GPIO_Handle_t GpioAI;

	GpioAI.pGPIOx = GPIOA;
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <GPIO_AI_Init+0x30>)
 80017d0:	607b      	str	r3, [r7, #4]

	GpioAI.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	723b      	strb	r3, [r7, #8]
	GpioAI.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ANALOG;
 80017d6:	2303      	movs	r3, #3
 80017d8:	727b      	strb	r3, [r7, #9]
	GpioAI.GPIO_PinConfig.GPIO_OpType = GPIO_OTYPE_PUPL;
 80017da:	2300      	movs	r3, #0
 80017dc:	733b      	strb	r3, [r7, #12]
	GpioAI.GPIO_PinConfig.GPIO_PinSpeed = GPIO_HIGH_SPEED;
 80017de:	2303      	movs	r3, #3
 80017e0:	72bb      	strb	r3, [r7, #10]
	GpioAI.GPIO_PinConfig.GPIO_PuPdCtrl = GPIO_PUPD_NONE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GpioAI);
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff facf 	bl	8000d8c <GPIO_Init>
}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40020000 	.word	0x40020000

080017fc <GPIO_USART_Config>:

/*
 * Set GPIO pins PA2 and PA3 as USART2 functions
 */
void GPIO_USART_Config()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
	GPIO_Handle_t Gpio_usartHandle;
	Gpio_usartHandle.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_AF;
 8001802:	2302      	movs	r3, #2
 8001804:	727b      	strb	r3, [r7, #9]
	Gpio_usartHandle.GPIO_PinConfig.GPIO_PuPdCtrl = GPIO_PUPD_PU;
 8001806:	2301      	movs	r3, #1
 8001808:	72fb      	strb	r3, [r7, #11]
	Gpio_usartHandle.GPIO_PinConfig.GPIO_OpType = GPIO_OTYPE_PUPL;
 800180a:	2300      	movs	r3, #0
 800180c:	733b      	strb	r3, [r7, #12]
	Gpio_usartHandle.GPIO_PinConfig.GPIO_PinSpeed = GPIO_HIGH_SPEED;
 800180e:	2303      	movs	r3, #3
 8001810:	72bb      	strb	r3, [r7, #10]
	Gpio_usartHandle.GPIO_PinConfig.GPIO_AfMode = GPIO_AF_7;
 8001812:	2307      	movs	r3, #7
 8001814:	737b      	strb	r3, [r7, #13]
	Gpio_usartHandle.pGPIOx = GPIOA;
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <GPIO_USART_Config+0x40>)
 8001818:	607b      	str	r3, [r7, #4]

	// Set PA2 as USART2 Tx
	Gpio_usartHandle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_2;
 800181a:	2302      	movs	r3, #2
 800181c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&Gpio_usartHandle);
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fab3 	bl	8000d8c <GPIO_Init>

	// Set PA3 as USART2 Rx
	Gpio_usartHandle.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_3;
 8001826:	2303      	movs	r3, #3
 8001828:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&Gpio_usartHandle);
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff faad 	bl	8000d8c <GPIO_Init>
}
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40020000 	.word	0x40020000

08001840 <USART2_Config>:

/*
 * Configure USART2 in Tx mode only
 */
void USART2_Config()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
	Usart_Handle.USART_Config.USART_Mode = USART_TX_ONLY;
 8001844:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <USART2_Config+0x40>)
 8001846:	2201      	movs	r2, #1
 8001848:	711a      	strb	r2, [r3, #4]
	Usart_Handle.USART_Config.USART_BaudRate = USART_BAUD_9600;
 800184a:	4b0d      	ldr	r3, [pc, #52]	; (8001880 <USART2_Config+0x40>)
 800184c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001850:	609a      	str	r2, [r3, #8]
	Usart_Handle.USART_Config.USART_ParitySet = USART_PARITY_DISABLE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <USART2_Config+0x40>)
 8001854:	2200      	movs	r2, #0
 8001856:	739a      	strb	r2, [r3, #14]
	Usart_Handle.USART_Config.USART_StopBits = USART_1_STOP;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <USART2_Config+0x40>)
 800185a:	2201      	movs	r2, #1
 800185c:	731a      	strb	r2, [r3, #12]
	Usart_Handle.USART_Config.USART_WordLen = USART_8BIT_DATA;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <USART2_Config+0x40>)
 8001860:	2200      	movs	r2, #0
 8001862:	735a      	strb	r2, [r3, #13]
	Usart_Handle.USART_Config.USART_Oversampling = USART_OVERSMPL_8;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <USART2_Config+0x40>)
 8001866:	2201      	movs	r2, #1
 8001868:	741a      	strb	r2, [r3, #16]
	Usart_Handle.USART_Config.USART_HWFlowCtrl = USART_HWCTRL_NONE;
 800186a:	4b05      	ldr	r3, [pc, #20]	; (8001880 <USART2_Config+0x40>)
 800186c:	2200      	movs	r2, #0
 800186e:	73da      	strb	r2, [r3, #15]
	Usart_Handle.pUSARTx = USART2;
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <USART2_Config+0x40>)
 8001872:	4a04      	ldr	r2, [pc, #16]	; (8001884 <USART2_Config+0x44>)
 8001874:	601a      	str	r2, [r3, #0]

	USART_Init(&Usart_Handle);
 8001876:	4802      	ldr	r0, [pc, #8]	; (8001880 <USART2_Config+0x40>)
 8001878:	f7ff fe6a 	bl	8001550 <USART_Init>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}
 8001880:	200000b0 	.word	0x200000b0
 8001884:	40004400 	.word	0x40004400

08001888 <ADC1_In_Init>:


/* Initialize ADC1 for 12-bit readings */
void ADC1_In_Init() {
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	Adc_Input.pADCx = ADC1;
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <ADC1_In_Init+0x20>)
 800188e:	4a07      	ldr	r2, [pc, #28]	; (80018ac <ADC1_In_Init+0x24>)
 8001890:	601a      	str	r2, [r3, #0]

	Adc_Input.ADC_Config.ADC_Res = ADC_RES_12BIT;
 8001892:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <ADC1_In_Init+0x20>)
 8001894:	2200      	movs	r2, #0
 8001896:	711a      	strb	r2, [r3, #4]
	Adc_Input.ADC_Config.ADC_PreSc = ADC_PCLK_DIV2;
 8001898:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <ADC1_In_Init+0x20>)
 800189a:	2200      	movs	r2, #0
 800189c:	715a      	strb	r2, [r3, #5]

	ADC_Init(&Adc_Input);
 800189e:	4802      	ldr	r0, [pc, #8]	; (80018a8 <ADC1_In_Init+0x20>)
 80018a0:	f7fe ffe4 	bl	800086c <ADC_Init>
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	200000a4 	.word	0x200000a4
 80018ac:	40012000 	.word	0x40012000

080018b0 <ADC_IRQHandler>:

/* Call implemented ADC IRQ handler */
void ADC_IRQHandler() {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
	ADC_EV_IRQHandling(&Adc_Input);
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <ADC_IRQHandler+0x10>)
 80018b6:	f7ff f8d3 	bl	8000a60 <ADC_EV_IRQHandling>
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200000a4 	.word	0x200000a4

080018c4 <main>:

int main(void) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	/* Initialize GPIO PA0 as AI */
	GPIO_AI_Init();
 80018c8:	f7ff ff7e 	bl	80017c8 <GPIO_AI_Init>

	/* Configure GPIO to USART2 and initialize USART2 Tx */
	GPIO_USART_Config();
 80018cc:	f7ff ff96 	bl	80017fc <GPIO_USART_Config>
	USART2_Config();
 80018d0:	f7ff ffb6 	bl	8001840 <USART2_Config>

	/* Initialize ADC1 */
	ADC1_In_Init();
 80018d4:	f7ff ffd8 	bl	8001888 <ADC1_In_Init>

	/* Set data buffer */
	Adc_Input.pDataBuffer = &value;
 80018d8:	4b04      	ldr	r3, [pc, #16]	; (80018ec <main+0x28>)
 80018da:	4a05      	ldr	r2, [pc, #20]	; (80018f0 <main+0x2c>)
 80018dc:	609a      	str	r2, [r3, #8]

	/* Begin continuous read from ADC */
	ADC_Read_Reg_IT(&Adc_Input, ADC_IN0, ADC_SMP_3CYC, ADC_CONT_READ);
 80018de:	2301      	movs	r3, #1
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	4801      	ldr	r0, [pc, #4]	; (80018ec <main+0x28>)
 80018e6:	f7ff f835 	bl	8000954 <ADC_Read_Reg_IT>


	while(1) {
 80018ea:	e7fe      	b.n	80018ea <main+0x26>
 80018ec:	200000a4 	.word	0x200000a4
 80018f0:	200000d8 	.word	0x200000d8

080018f4 <ADC_ApplicationCallbackEvent>:

	return 0;
}

void ADC_ApplicationCallbackEvent(ADC_Handle_t *pADCxHandle, uint8_t event)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b090      	sub	sp, #64	; 0x40
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
	if (event == ADC_READ_CMPLT)
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d115      	bne.n	8001932 <ADC_ApplicationCallbackEvent+0x3e>
	{
		char output[50];
		sprintf(output, "ADC output is: [%i]\r\n", value);
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <ADC_ApplicationCallbackEvent+0x48>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	f107 030c 	add.w	r3, r7, #12
 8001910:	490b      	ldr	r1, [pc, #44]	; (8001940 <ADC_ApplicationCallbackEvent+0x4c>)
 8001912:	4618      	mov	r0, r3
 8001914:	f000 f898 	bl	8001a48 <siprintf>
		USART_Write(&Usart_Handle, (uint8_t*)output, strlen(output));
 8001918:	f107 030c 	add.w	r3, r7, #12
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fc77 	bl	8000210 <strlen>
 8001922:	4603      	mov	r3, r0
 8001924:	b2da      	uxtb	r2, r3
 8001926:	f107 030c 	add.w	r3, r7, #12
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	; (8001944 <ADC_ApplicationCallbackEvent+0x50>)
 800192e:	f7ff fef3 	bl	8001718 <USART_Write>
	}
}
 8001932:	bf00      	nop
 8001934:	3740      	adds	r7, #64	; 0x40
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200000d8 	.word	0x200000d8
 8001940:	0800226c 	.word	0x0800226c
 8001944:	200000b0 	.word	0x200000b0

08001948 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001950:	4b11      	ldr	r3, [pc, #68]	; (8001998 <_sbrk+0x50>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d102      	bne.n	800195e <_sbrk+0x16>
		heap_end = &end;
 8001958:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <_sbrk+0x50>)
 800195a:	4a10      	ldr	r2, [pc, #64]	; (800199c <_sbrk+0x54>)
 800195c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800195e:	4b0e      	ldr	r3, [pc, #56]	; (8001998 <_sbrk+0x50>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <_sbrk+0x50>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4413      	add	r3, r2
 800196c:	466a      	mov	r2, sp
 800196e:	4293      	cmp	r3, r2
 8001970:	d907      	bls.n	8001982 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001972:	f000 f83f 	bl	80019f4 <__errno>
 8001976:	4602      	mov	r2, r0
 8001978:	230c      	movs	r3, #12
 800197a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800197c:	f04f 33ff 	mov.w	r3, #4294967295
 8001980:	e006      	b.n	8001990 <_sbrk+0x48>
	}

	heap_end += incr;
 8001982:	4b05      	ldr	r3, [pc, #20]	; (8001998 <_sbrk+0x50>)
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4413      	add	r3, r2
 800198a:	4a03      	ldr	r2, [pc, #12]	; (8001998 <_sbrk+0x50>)
 800198c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800198e:	68fb      	ldr	r3, [r7, #12]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000098 	.word	0x20000098
 800199c:	200000e0 	.word	0x200000e0

080019a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019a0:	480d      	ldr	r0, [pc, #52]	; (80019d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a4:	480d      	ldr	r0, [pc, #52]	; (80019dc <LoopForever+0x6>)
  ldr r1, =_edata
 80019a6:	490e      	ldr	r1, [pc, #56]	; (80019e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a8:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <LoopForever+0xe>)
  movs r3, #0
 80019aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ac:	e002      	b.n	80019b4 <LoopCopyDataInit>

080019ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019b2:	3304      	adds	r3, #4

080019b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b8:	d3f9      	bcc.n	80019ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ba:	4a0b      	ldr	r2, [pc, #44]	; (80019e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019bc:	4c0b      	ldr	r4, [pc, #44]	; (80019ec <LoopForever+0x16>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c0:	e001      	b.n	80019c6 <LoopFillZerobss>

080019c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c4:	3204      	adds	r2, #4

080019c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c8:	d3fb      	bcc.n	80019c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80019ca:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80019ce:	f000 f817 	bl	8001a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019d2:	f7ff ff77 	bl	80018c4 <main>

080019d6 <LoopForever>:

LoopForever:
    b LoopForever
 80019d6:	e7fe      	b.n	80019d6 <LoopForever>
  ldr   r0, =_estack
 80019d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80019e4:	080022c0 	.word	0x080022c0
  ldr r2, =_sbss
 80019e8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80019ec:	200000e0 	.word	0x200000e0

080019f0 <BusFault_Handler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f0:	e7fe      	b.n	80019f0 <BusFault_Handler>
	...

080019f4 <__errno>:
 80019f4:	4b01      	ldr	r3, [pc, #4]	; (80019fc <__errno+0x8>)
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	20000018 	.word	0x20000018

08001a00 <__libc_init_array>:
 8001a00:	b570      	push	{r4, r5, r6, lr}
 8001a02:	4e0d      	ldr	r6, [pc, #52]	; (8001a38 <__libc_init_array+0x38>)
 8001a04:	4c0d      	ldr	r4, [pc, #52]	; (8001a3c <__libc_init_array+0x3c>)
 8001a06:	1ba4      	subs	r4, r4, r6
 8001a08:	10a4      	asrs	r4, r4, #2
 8001a0a:	2500      	movs	r5, #0
 8001a0c:	42a5      	cmp	r5, r4
 8001a0e:	d109      	bne.n	8001a24 <__libc_init_array+0x24>
 8001a10:	4e0b      	ldr	r6, [pc, #44]	; (8001a40 <__libc_init_array+0x40>)
 8001a12:	4c0c      	ldr	r4, [pc, #48]	; (8001a44 <__libc_init_array+0x44>)
 8001a14:	f000 fc1e 	bl	8002254 <_init>
 8001a18:	1ba4      	subs	r4, r4, r6
 8001a1a:	10a4      	asrs	r4, r4, #2
 8001a1c:	2500      	movs	r5, #0
 8001a1e:	42a5      	cmp	r5, r4
 8001a20:	d105      	bne.n	8001a2e <__libc_init_array+0x2e>
 8001a22:	bd70      	pop	{r4, r5, r6, pc}
 8001a24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a28:	4798      	blx	r3
 8001a2a:	3501      	adds	r5, #1
 8001a2c:	e7ee      	b.n	8001a0c <__libc_init_array+0xc>
 8001a2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a32:	4798      	blx	r3
 8001a34:	3501      	adds	r5, #1
 8001a36:	e7f2      	b.n	8001a1e <__libc_init_array+0x1e>
 8001a38:	080022b8 	.word	0x080022b8
 8001a3c:	080022b8 	.word	0x080022b8
 8001a40:	080022b8 	.word	0x080022b8
 8001a44:	080022bc 	.word	0x080022bc

08001a48 <siprintf>:
 8001a48:	b40e      	push	{r1, r2, r3}
 8001a4a:	b500      	push	{lr}
 8001a4c:	b09c      	sub	sp, #112	; 0x70
 8001a4e:	ab1d      	add	r3, sp, #116	; 0x74
 8001a50:	9002      	str	r0, [sp, #8]
 8001a52:	9006      	str	r0, [sp, #24]
 8001a54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001a58:	4809      	ldr	r0, [pc, #36]	; (8001a80 <siprintf+0x38>)
 8001a5a:	9107      	str	r1, [sp, #28]
 8001a5c:	9104      	str	r1, [sp, #16]
 8001a5e:	4909      	ldr	r1, [pc, #36]	; (8001a84 <siprintf+0x3c>)
 8001a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8001a64:	9105      	str	r1, [sp, #20]
 8001a66:	6800      	ldr	r0, [r0, #0]
 8001a68:	9301      	str	r3, [sp, #4]
 8001a6a:	a902      	add	r1, sp, #8
 8001a6c:	f000 f866 	bl	8001b3c <_svfiprintf_r>
 8001a70:	9b02      	ldr	r3, [sp, #8]
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
 8001a76:	b01c      	add	sp, #112	; 0x70
 8001a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8001a7c:	b003      	add	sp, #12
 8001a7e:	4770      	bx	lr
 8001a80:	20000018 	.word	0x20000018
 8001a84:	ffff0208 	.word	0xffff0208

08001a88 <__ssputs_r>:
 8001a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a8c:	688e      	ldr	r6, [r1, #8]
 8001a8e:	429e      	cmp	r6, r3
 8001a90:	4682      	mov	sl, r0
 8001a92:	460c      	mov	r4, r1
 8001a94:	4690      	mov	r8, r2
 8001a96:	4699      	mov	r9, r3
 8001a98:	d837      	bhi.n	8001b0a <__ssputs_r+0x82>
 8001a9a:	898a      	ldrh	r2, [r1, #12]
 8001a9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001aa0:	d031      	beq.n	8001b06 <__ssputs_r+0x7e>
 8001aa2:	6825      	ldr	r5, [r4, #0]
 8001aa4:	6909      	ldr	r1, [r1, #16]
 8001aa6:	1a6f      	subs	r7, r5, r1
 8001aa8:	6965      	ldr	r5, [r4, #20]
 8001aaa:	2302      	movs	r3, #2
 8001aac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ab0:	fb95 f5f3 	sdiv	r5, r5, r3
 8001ab4:	f109 0301 	add.w	r3, r9, #1
 8001ab8:	443b      	add	r3, r7
 8001aba:	429d      	cmp	r5, r3
 8001abc:	bf38      	it	cc
 8001abe:	461d      	movcc	r5, r3
 8001ac0:	0553      	lsls	r3, r2, #21
 8001ac2:	d530      	bpl.n	8001b26 <__ssputs_r+0x9e>
 8001ac4:	4629      	mov	r1, r5
 8001ac6:	f000 fb2b 	bl	8002120 <_malloc_r>
 8001aca:	4606      	mov	r6, r0
 8001acc:	b950      	cbnz	r0, 8001ae4 <__ssputs_r+0x5c>
 8001ace:	230c      	movs	r3, #12
 8001ad0:	f8ca 3000 	str.w	r3, [sl]
 8001ad4:	89a3      	ldrh	r3, [r4, #12]
 8001ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ada:	81a3      	strh	r3, [r4, #12]
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ae4:	463a      	mov	r2, r7
 8001ae6:	6921      	ldr	r1, [r4, #16]
 8001ae8:	f000 faa8 	bl	800203c <memcpy>
 8001aec:	89a3      	ldrh	r3, [r4, #12]
 8001aee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001af6:	81a3      	strh	r3, [r4, #12]
 8001af8:	6126      	str	r6, [r4, #16]
 8001afa:	6165      	str	r5, [r4, #20]
 8001afc:	443e      	add	r6, r7
 8001afe:	1bed      	subs	r5, r5, r7
 8001b00:	6026      	str	r6, [r4, #0]
 8001b02:	60a5      	str	r5, [r4, #8]
 8001b04:	464e      	mov	r6, r9
 8001b06:	454e      	cmp	r6, r9
 8001b08:	d900      	bls.n	8001b0c <__ssputs_r+0x84>
 8001b0a:	464e      	mov	r6, r9
 8001b0c:	4632      	mov	r2, r6
 8001b0e:	4641      	mov	r1, r8
 8001b10:	6820      	ldr	r0, [r4, #0]
 8001b12:	f000 fa9e 	bl	8002052 <memmove>
 8001b16:	68a3      	ldr	r3, [r4, #8]
 8001b18:	1b9b      	subs	r3, r3, r6
 8001b1a:	60a3      	str	r3, [r4, #8]
 8001b1c:	6823      	ldr	r3, [r4, #0]
 8001b1e:	441e      	add	r6, r3
 8001b20:	6026      	str	r6, [r4, #0]
 8001b22:	2000      	movs	r0, #0
 8001b24:	e7dc      	b.n	8001ae0 <__ssputs_r+0x58>
 8001b26:	462a      	mov	r2, r5
 8001b28:	f000 fb54 	bl	80021d4 <_realloc_r>
 8001b2c:	4606      	mov	r6, r0
 8001b2e:	2800      	cmp	r0, #0
 8001b30:	d1e2      	bne.n	8001af8 <__ssputs_r+0x70>
 8001b32:	6921      	ldr	r1, [r4, #16]
 8001b34:	4650      	mov	r0, sl
 8001b36:	f000 faa5 	bl	8002084 <_free_r>
 8001b3a:	e7c8      	b.n	8001ace <__ssputs_r+0x46>

08001b3c <_svfiprintf_r>:
 8001b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b40:	461d      	mov	r5, r3
 8001b42:	898b      	ldrh	r3, [r1, #12]
 8001b44:	061f      	lsls	r7, r3, #24
 8001b46:	b09d      	sub	sp, #116	; 0x74
 8001b48:	4680      	mov	r8, r0
 8001b4a:	460c      	mov	r4, r1
 8001b4c:	4616      	mov	r6, r2
 8001b4e:	d50f      	bpl.n	8001b70 <_svfiprintf_r+0x34>
 8001b50:	690b      	ldr	r3, [r1, #16]
 8001b52:	b96b      	cbnz	r3, 8001b70 <_svfiprintf_r+0x34>
 8001b54:	2140      	movs	r1, #64	; 0x40
 8001b56:	f000 fae3 	bl	8002120 <_malloc_r>
 8001b5a:	6020      	str	r0, [r4, #0]
 8001b5c:	6120      	str	r0, [r4, #16]
 8001b5e:	b928      	cbnz	r0, 8001b6c <_svfiprintf_r+0x30>
 8001b60:	230c      	movs	r3, #12
 8001b62:	f8c8 3000 	str.w	r3, [r8]
 8001b66:	f04f 30ff 	mov.w	r0, #4294967295
 8001b6a:	e0c8      	b.n	8001cfe <_svfiprintf_r+0x1c2>
 8001b6c:	2340      	movs	r3, #64	; 0x40
 8001b6e:	6163      	str	r3, [r4, #20]
 8001b70:	2300      	movs	r3, #0
 8001b72:	9309      	str	r3, [sp, #36]	; 0x24
 8001b74:	2320      	movs	r3, #32
 8001b76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001b7a:	2330      	movs	r3, #48	; 0x30
 8001b7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001b80:	9503      	str	r5, [sp, #12]
 8001b82:	f04f 0b01 	mov.w	fp, #1
 8001b86:	4637      	mov	r7, r6
 8001b88:	463d      	mov	r5, r7
 8001b8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001b8e:	b10b      	cbz	r3, 8001b94 <_svfiprintf_r+0x58>
 8001b90:	2b25      	cmp	r3, #37	; 0x25
 8001b92:	d13e      	bne.n	8001c12 <_svfiprintf_r+0xd6>
 8001b94:	ebb7 0a06 	subs.w	sl, r7, r6
 8001b98:	d00b      	beq.n	8001bb2 <_svfiprintf_r+0x76>
 8001b9a:	4653      	mov	r3, sl
 8001b9c:	4632      	mov	r2, r6
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	4640      	mov	r0, r8
 8001ba2:	f7ff ff71 	bl	8001a88 <__ssputs_r>
 8001ba6:	3001      	adds	r0, #1
 8001ba8:	f000 80a4 	beq.w	8001cf4 <_svfiprintf_r+0x1b8>
 8001bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001bae:	4453      	add	r3, sl
 8001bb0:	9309      	str	r3, [sp, #36]	; 0x24
 8001bb2:	783b      	ldrb	r3, [r7, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 809d 	beq.w	8001cf4 <_svfiprintf_r+0x1b8>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001bc4:	9304      	str	r3, [sp, #16]
 8001bc6:	9307      	str	r3, [sp, #28]
 8001bc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001bcc:	931a      	str	r3, [sp, #104]	; 0x68
 8001bce:	462f      	mov	r7, r5
 8001bd0:	2205      	movs	r2, #5
 8001bd2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001bd6:	4850      	ldr	r0, [pc, #320]	; (8001d18 <_svfiprintf_r+0x1dc>)
 8001bd8:	f7fe fb22 	bl	8000220 <memchr>
 8001bdc:	9b04      	ldr	r3, [sp, #16]
 8001bde:	b9d0      	cbnz	r0, 8001c16 <_svfiprintf_r+0xda>
 8001be0:	06d9      	lsls	r1, r3, #27
 8001be2:	bf44      	itt	mi
 8001be4:	2220      	movmi	r2, #32
 8001be6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001bea:	071a      	lsls	r2, r3, #28
 8001bec:	bf44      	itt	mi
 8001bee:	222b      	movmi	r2, #43	; 0x2b
 8001bf0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001bf4:	782a      	ldrb	r2, [r5, #0]
 8001bf6:	2a2a      	cmp	r2, #42	; 0x2a
 8001bf8:	d015      	beq.n	8001c26 <_svfiprintf_r+0xea>
 8001bfa:	9a07      	ldr	r2, [sp, #28]
 8001bfc:	462f      	mov	r7, r5
 8001bfe:	2000      	movs	r0, #0
 8001c00:	250a      	movs	r5, #10
 8001c02:	4639      	mov	r1, r7
 8001c04:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001c08:	3b30      	subs	r3, #48	; 0x30
 8001c0a:	2b09      	cmp	r3, #9
 8001c0c:	d94d      	bls.n	8001caa <_svfiprintf_r+0x16e>
 8001c0e:	b1b8      	cbz	r0, 8001c40 <_svfiprintf_r+0x104>
 8001c10:	e00f      	b.n	8001c32 <_svfiprintf_r+0xf6>
 8001c12:	462f      	mov	r7, r5
 8001c14:	e7b8      	b.n	8001b88 <_svfiprintf_r+0x4c>
 8001c16:	4a40      	ldr	r2, [pc, #256]	; (8001d18 <_svfiprintf_r+0x1dc>)
 8001c18:	1a80      	subs	r0, r0, r2
 8001c1a:	fa0b f000 	lsl.w	r0, fp, r0
 8001c1e:	4318      	orrs	r0, r3
 8001c20:	9004      	str	r0, [sp, #16]
 8001c22:	463d      	mov	r5, r7
 8001c24:	e7d3      	b.n	8001bce <_svfiprintf_r+0x92>
 8001c26:	9a03      	ldr	r2, [sp, #12]
 8001c28:	1d11      	adds	r1, r2, #4
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	9103      	str	r1, [sp, #12]
 8001c2e:	2a00      	cmp	r2, #0
 8001c30:	db01      	blt.n	8001c36 <_svfiprintf_r+0xfa>
 8001c32:	9207      	str	r2, [sp, #28]
 8001c34:	e004      	b.n	8001c40 <_svfiprintf_r+0x104>
 8001c36:	4252      	negs	r2, r2
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	9207      	str	r2, [sp, #28]
 8001c3e:	9304      	str	r3, [sp, #16]
 8001c40:	783b      	ldrb	r3, [r7, #0]
 8001c42:	2b2e      	cmp	r3, #46	; 0x2e
 8001c44:	d10c      	bne.n	8001c60 <_svfiprintf_r+0x124>
 8001c46:	787b      	ldrb	r3, [r7, #1]
 8001c48:	2b2a      	cmp	r3, #42	; 0x2a
 8001c4a:	d133      	bne.n	8001cb4 <_svfiprintf_r+0x178>
 8001c4c:	9b03      	ldr	r3, [sp, #12]
 8001c4e:	1d1a      	adds	r2, r3, #4
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	9203      	str	r2, [sp, #12]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	bfb8      	it	lt
 8001c58:	f04f 33ff 	movlt.w	r3, #4294967295
 8001c5c:	3702      	adds	r7, #2
 8001c5e:	9305      	str	r3, [sp, #20]
 8001c60:	4d2e      	ldr	r5, [pc, #184]	; (8001d1c <_svfiprintf_r+0x1e0>)
 8001c62:	7839      	ldrb	r1, [r7, #0]
 8001c64:	2203      	movs	r2, #3
 8001c66:	4628      	mov	r0, r5
 8001c68:	f7fe fada 	bl	8000220 <memchr>
 8001c6c:	b138      	cbz	r0, 8001c7e <_svfiprintf_r+0x142>
 8001c6e:	2340      	movs	r3, #64	; 0x40
 8001c70:	1b40      	subs	r0, r0, r5
 8001c72:	fa03 f000 	lsl.w	r0, r3, r0
 8001c76:	9b04      	ldr	r3, [sp, #16]
 8001c78:	4303      	orrs	r3, r0
 8001c7a:	3701      	adds	r7, #1
 8001c7c:	9304      	str	r3, [sp, #16]
 8001c7e:	7839      	ldrb	r1, [r7, #0]
 8001c80:	4827      	ldr	r0, [pc, #156]	; (8001d20 <_svfiprintf_r+0x1e4>)
 8001c82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001c86:	2206      	movs	r2, #6
 8001c88:	1c7e      	adds	r6, r7, #1
 8001c8a:	f7fe fac9 	bl	8000220 <memchr>
 8001c8e:	2800      	cmp	r0, #0
 8001c90:	d038      	beq.n	8001d04 <_svfiprintf_r+0x1c8>
 8001c92:	4b24      	ldr	r3, [pc, #144]	; (8001d24 <_svfiprintf_r+0x1e8>)
 8001c94:	bb13      	cbnz	r3, 8001cdc <_svfiprintf_r+0x1a0>
 8001c96:	9b03      	ldr	r3, [sp, #12]
 8001c98:	3307      	adds	r3, #7
 8001c9a:	f023 0307 	bic.w	r3, r3, #7
 8001c9e:	3308      	adds	r3, #8
 8001ca0:	9303      	str	r3, [sp, #12]
 8001ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001ca4:	444b      	add	r3, r9
 8001ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8001ca8:	e76d      	b.n	8001b86 <_svfiprintf_r+0x4a>
 8001caa:	fb05 3202 	mla	r2, r5, r2, r3
 8001cae:	2001      	movs	r0, #1
 8001cb0:	460f      	mov	r7, r1
 8001cb2:	e7a6      	b.n	8001c02 <_svfiprintf_r+0xc6>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	3701      	adds	r7, #1
 8001cb8:	9305      	str	r3, [sp, #20]
 8001cba:	4619      	mov	r1, r3
 8001cbc:	250a      	movs	r5, #10
 8001cbe:	4638      	mov	r0, r7
 8001cc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001cc4:	3a30      	subs	r2, #48	; 0x30
 8001cc6:	2a09      	cmp	r2, #9
 8001cc8:	d903      	bls.n	8001cd2 <_svfiprintf_r+0x196>
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0c8      	beq.n	8001c60 <_svfiprintf_r+0x124>
 8001cce:	9105      	str	r1, [sp, #20]
 8001cd0:	e7c6      	b.n	8001c60 <_svfiprintf_r+0x124>
 8001cd2:	fb05 2101 	mla	r1, r5, r1, r2
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	4607      	mov	r7, r0
 8001cda:	e7f0      	b.n	8001cbe <_svfiprintf_r+0x182>
 8001cdc:	ab03      	add	r3, sp, #12
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <_svfiprintf_r+0x1ec>)
 8001ce4:	a904      	add	r1, sp, #16
 8001ce6:	4640      	mov	r0, r8
 8001ce8:	f3af 8000 	nop.w
 8001cec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001cf0:	4681      	mov	r9, r0
 8001cf2:	d1d6      	bne.n	8001ca2 <_svfiprintf_r+0x166>
 8001cf4:	89a3      	ldrh	r3, [r4, #12]
 8001cf6:	065b      	lsls	r3, r3, #25
 8001cf8:	f53f af35 	bmi.w	8001b66 <_svfiprintf_r+0x2a>
 8001cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001cfe:	b01d      	add	sp, #116	; 0x74
 8001d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d04:	ab03      	add	r3, sp, #12
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	4622      	mov	r2, r4
 8001d0a:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <_svfiprintf_r+0x1ec>)
 8001d0c:	a904      	add	r1, sp, #16
 8001d0e:	4640      	mov	r0, r8
 8001d10:	f000 f882 	bl	8001e18 <_printf_i>
 8001d14:	e7ea      	b.n	8001cec <_svfiprintf_r+0x1b0>
 8001d16:	bf00      	nop
 8001d18:	08002282 	.word	0x08002282
 8001d1c:	08002288 	.word	0x08002288
 8001d20:	0800228c 	.word	0x0800228c
 8001d24:	00000000 	.word	0x00000000
 8001d28:	08001a89 	.word	0x08001a89

08001d2c <_printf_common>:
 8001d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d30:	4691      	mov	r9, r2
 8001d32:	461f      	mov	r7, r3
 8001d34:	688a      	ldr	r2, [r1, #8]
 8001d36:	690b      	ldr	r3, [r1, #16]
 8001d38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bfb8      	it	lt
 8001d40:	4613      	movlt	r3, r2
 8001d42:	f8c9 3000 	str.w	r3, [r9]
 8001d46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001d4a:	4606      	mov	r6, r0
 8001d4c:	460c      	mov	r4, r1
 8001d4e:	b112      	cbz	r2, 8001d56 <_printf_common+0x2a>
 8001d50:	3301      	adds	r3, #1
 8001d52:	f8c9 3000 	str.w	r3, [r9]
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	0699      	lsls	r1, r3, #26
 8001d5a:	bf42      	ittt	mi
 8001d5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001d60:	3302      	addmi	r3, #2
 8001d62:	f8c9 3000 	strmi.w	r3, [r9]
 8001d66:	6825      	ldr	r5, [r4, #0]
 8001d68:	f015 0506 	ands.w	r5, r5, #6
 8001d6c:	d107      	bne.n	8001d7e <_printf_common+0x52>
 8001d6e:	f104 0a19 	add.w	sl, r4, #25
 8001d72:	68e3      	ldr	r3, [r4, #12]
 8001d74:	f8d9 2000 	ldr.w	r2, [r9]
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	42ab      	cmp	r3, r5
 8001d7c:	dc28      	bgt.n	8001dd0 <_printf_common+0xa4>
 8001d7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001d82:	6822      	ldr	r2, [r4, #0]
 8001d84:	3300      	adds	r3, #0
 8001d86:	bf18      	it	ne
 8001d88:	2301      	movne	r3, #1
 8001d8a:	0692      	lsls	r2, r2, #26
 8001d8c:	d42d      	bmi.n	8001dea <_printf_common+0xbe>
 8001d8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001d92:	4639      	mov	r1, r7
 8001d94:	4630      	mov	r0, r6
 8001d96:	47c0      	blx	r8
 8001d98:	3001      	adds	r0, #1
 8001d9a:	d020      	beq.n	8001dde <_printf_common+0xb2>
 8001d9c:	6823      	ldr	r3, [r4, #0]
 8001d9e:	68e5      	ldr	r5, [r4, #12]
 8001da0:	f8d9 2000 	ldr.w	r2, [r9]
 8001da4:	f003 0306 	and.w	r3, r3, #6
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	bf08      	it	eq
 8001dac:	1aad      	subeq	r5, r5, r2
 8001dae:	68a3      	ldr	r3, [r4, #8]
 8001db0:	6922      	ldr	r2, [r4, #16]
 8001db2:	bf0c      	ite	eq
 8001db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001db8:	2500      	movne	r5, #0
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	bfc4      	itt	gt
 8001dbe:	1a9b      	subgt	r3, r3, r2
 8001dc0:	18ed      	addgt	r5, r5, r3
 8001dc2:	f04f 0900 	mov.w	r9, #0
 8001dc6:	341a      	adds	r4, #26
 8001dc8:	454d      	cmp	r5, r9
 8001dca:	d11a      	bne.n	8001e02 <_printf_common+0xd6>
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e008      	b.n	8001de2 <_printf_common+0xb6>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	4652      	mov	r2, sl
 8001dd4:	4639      	mov	r1, r7
 8001dd6:	4630      	mov	r0, r6
 8001dd8:	47c0      	blx	r8
 8001dda:	3001      	adds	r0, #1
 8001ddc:	d103      	bne.n	8001de6 <_printf_common+0xba>
 8001dde:	f04f 30ff 	mov.w	r0, #4294967295
 8001de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001de6:	3501      	adds	r5, #1
 8001de8:	e7c3      	b.n	8001d72 <_printf_common+0x46>
 8001dea:	18e1      	adds	r1, r4, r3
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	2030      	movs	r0, #48	; 0x30
 8001df0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001df4:	4422      	add	r2, r4
 8001df6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001dfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001dfe:	3302      	adds	r3, #2
 8001e00:	e7c5      	b.n	8001d8e <_printf_common+0x62>
 8001e02:	2301      	movs	r3, #1
 8001e04:	4622      	mov	r2, r4
 8001e06:	4639      	mov	r1, r7
 8001e08:	4630      	mov	r0, r6
 8001e0a:	47c0      	blx	r8
 8001e0c:	3001      	adds	r0, #1
 8001e0e:	d0e6      	beq.n	8001dde <_printf_common+0xb2>
 8001e10:	f109 0901 	add.w	r9, r9, #1
 8001e14:	e7d8      	b.n	8001dc8 <_printf_common+0x9c>
	...

08001e18 <_printf_i>:
 8001e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e1c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001e20:	460c      	mov	r4, r1
 8001e22:	7e09      	ldrb	r1, [r1, #24]
 8001e24:	b085      	sub	sp, #20
 8001e26:	296e      	cmp	r1, #110	; 0x6e
 8001e28:	4617      	mov	r7, r2
 8001e2a:	4606      	mov	r6, r0
 8001e2c:	4698      	mov	r8, r3
 8001e2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001e30:	f000 80b3 	beq.w	8001f9a <_printf_i+0x182>
 8001e34:	d822      	bhi.n	8001e7c <_printf_i+0x64>
 8001e36:	2963      	cmp	r1, #99	; 0x63
 8001e38:	d036      	beq.n	8001ea8 <_printf_i+0x90>
 8001e3a:	d80a      	bhi.n	8001e52 <_printf_i+0x3a>
 8001e3c:	2900      	cmp	r1, #0
 8001e3e:	f000 80b9 	beq.w	8001fb4 <_printf_i+0x19c>
 8001e42:	2958      	cmp	r1, #88	; 0x58
 8001e44:	f000 8083 	beq.w	8001f4e <_printf_i+0x136>
 8001e48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001e4c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001e50:	e032      	b.n	8001eb8 <_printf_i+0xa0>
 8001e52:	2964      	cmp	r1, #100	; 0x64
 8001e54:	d001      	beq.n	8001e5a <_printf_i+0x42>
 8001e56:	2969      	cmp	r1, #105	; 0x69
 8001e58:	d1f6      	bne.n	8001e48 <_printf_i+0x30>
 8001e5a:	6820      	ldr	r0, [r4, #0]
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	0605      	lsls	r5, r0, #24
 8001e60:	f103 0104 	add.w	r1, r3, #4
 8001e64:	d52a      	bpl.n	8001ebc <_printf_i+0xa4>
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6011      	str	r1, [r2, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da03      	bge.n	8001e76 <_printf_i+0x5e>
 8001e6e:	222d      	movs	r2, #45	; 0x2d
 8001e70:	425b      	negs	r3, r3
 8001e72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001e76:	486f      	ldr	r0, [pc, #444]	; (8002034 <_printf_i+0x21c>)
 8001e78:	220a      	movs	r2, #10
 8001e7a:	e039      	b.n	8001ef0 <_printf_i+0xd8>
 8001e7c:	2973      	cmp	r1, #115	; 0x73
 8001e7e:	f000 809d 	beq.w	8001fbc <_printf_i+0x1a4>
 8001e82:	d808      	bhi.n	8001e96 <_printf_i+0x7e>
 8001e84:	296f      	cmp	r1, #111	; 0x6f
 8001e86:	d020      	beq.n	8001eca <_printf_i+0xb2>
 8001e88:	2970      	cmp	r1, #112	; 0x70
 8001e8a:	d1dd      	bne.n	8001e48 <_printf_i+0x30>
 8001e8c:	6823      	ldr	r3, [r4, #0]
 8001e8e:	f043 0320 	orr.w	r3, r3, #32
 8001e92:	6023      	str	r3, [r4, #0]
 8001e94:	e003      	b.n	8001e9e <_printf_i+0x86>
 8001e96:	2975      	cmp	r1, #117	; 0x75
 8001e98:	d017      	beq.n	8001eca <_printf_i+0xb2>
 8001e9a:	2978      	cmp	r1, #120	; 0x78
 8001e9c:	d1d4      	bne.n	8001e48 <_printf_i+0x30>
 8001e9e:	2378      	movs	r3, #120	; 0x78
 8001ea0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001ea4:	4864      	ldr	r0, [pc, #400]	; (8002038 <_printf_i+0x220>)
 8001ea6:	e055      	b.n	8001f54 <_printf_i+0x13c>
 8001ea8:	6813      	ldr	r3, [r2, #0]
 8001eaa:	1d19      	adds	r1, r3, #4
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6011      	str	r1, [r2, #0]
 8001eb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001eb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e08c      	b.n	8001fd6 <_printf_i+0x1be>
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	6011      	str	r1, [r2, #0]
 8001ec0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001ec4:	bf18      	it	ne
 8001ec6:	b21b      	sxthne	r3, r3
 8001ec8:	e7cf      	b.n	8001e6a <_printf_i+0x52>
 8001eca:	6813      	ldr	r3, [r2, #0]
 8001ecc:	6825      	ldr	r5, [r4, #0]
 8001ece:	1d18      	adds	r0, r3, #4
 8001ed0:	6010      	str	r0, [r2, #0]
 8001ed2:	0628      	lsls	r0, r5, #24
 8001ed4:	d501      	bpl.n	8001eda <_printf_i+0xc2>
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	e002      	b.n	8001ee0 <_printf_i+0xc8>
 8001eda:	0668      	lsls	r0, r5, #25
 8001edc:	d5fb      	bpl.n	8001ed6 <_printf_i+0xbe>
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	4854      	ldr	r0, [pc, #336]	; (8002034 <_printf_i+0x21c>)
 8001ee2:	296f      	cmp	r1, #111	; 0x6f
 8001ee4:	bf14      	ite	ne
 8001ee6:	220a      	movne	r2, #10
 8001ee8:	2208      	moveq	r2, #8
 8001eea:	2100      	movs	r1, #0
 8001eec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001ef0:	6865      	ldr	r5, [r4, #4]
 8001ef2:	60a5      	str	r5, [r4, #8]
 8001ef4:	2d00      	cmp	r5, #0
 8001ef6:	f2c0 8095 	blt.w	8002024 <_printf_i+0x20c>
 8001efa:	6821      	ldr	r1, [r4, #0]
 8001efc:	f021 0104 	bic.w	r1, r1, #4
 8001f00:	6021      	str	r1, [r4, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d13d      	bne.n	8001f82 <_printf_i+0x16a>
 8001f06:	2d00      	cmp	r5, #0
 8001f08:	f040 808e 	bne.w	8002028 <_printf_i+0x210>
 8001f0c:	4665      	mov	r5, ip
 8001f0e:	2a08      	cmp	r2, #8
 8001f10:	d10b      	bne.n	8001f2a <_printf_i+0x112>
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	07db      	lsls	r3, r3, #31
 8001f16:	d508      	bpl.n	8001f2a <_printf_i+0x112>
 8001f18:	6923      	ldr	r3, [r4, #16]
 8001f1a:	6862      	ldr	r2, [r4, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	bfde      	ittt	le
 8001f20:	2330      	movle	r3, #48	; 0x30
 8001f22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001f26:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001f2a:	ebac 0305 	sub.w	r3, ip, r5
 8001f2e:	6123      	str	r3, [r4, #16]
 8001f30:	f8cd 8000 	str.w	r8, [sp]
 8001f34:	463b      	mov	r3, r7
 8001f36:	aa03      	add	r2, sp, #12
 8001f38:	4621      	mov	r1, r4
 8001f3a:	4630      	mov	r0, r6
 8001f3c:	f7ff fef6 	bl	8001d2c <_printf_common>
 8001f40:	3001      	adds	r0, #1
 8001f42:	d14d      	bne.n	8001fe0 <_printf_i+0x1c8>
 8001f44:	f04f 30ff 	mov.w	r0, #4294967295
 8001f48:	b005      	add	sp, #20
 8001f4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f4e:	4839      	ldr	r0, [pc, #228]	; (8002034 <_printf_i+0x21c>)
 8001f50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001f54:	6813      	ldr	r3, [r2, #0]
 8001f56:	6821      	ldr	r1, [r4, #0]
 8001f58:	1d1d      	adds	r5, r3, #4
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6015      	str	r5, [r2, #0]
 8001f5e:	060a      	lsls	r2, r1, #24
 8001f60:	d50b      	bpl.n	8001f7a <_printf_i+0x162>
 8001f62:	07ca      	lsls	r2, r1, #31
 8001f64:	bf44      	itt	mi
 8001f66:	f041 0120 	orrmi.w	r1, r1, #32
 8001f6a:	6021      	strmi	r1, [r4, #0]
 8001f6c:	b91b      	cbnz	r3, 8001f76 <_printf_i+0x15e>
 8001f6e:	6822      	ldr	r2, [r4, #0]
 8001f70:	f022 0220 	bic.w	r2, r2, #32
 8001f74:	6022      	str	r2, [r4, #0]
 8001f76:	2210      	movs	r2, #16
 8001f78:	e7b7      	b.n	8001eea <_printf_i+0xd2>
 8001f7a:	064d      	lsls	r5, r1, #25
 8001f7c:	bf48      	it	mi
 8001f7e:	b29b      	uxthmi	r3, r3
 8001f80:	e7ef      	b.n	8001f62 <_printf_i+0x14a>
 8001f82:	4665      	mov	r5, ip
 8001f84:	fbb3 f1f2 	udiv	r1, r3, r2
 8001f88:	fb02 3311 	mls	r3, r2, r1, r3
 8001f8c:	5cc3      	ldrb	r3, [r0, r3]
 8001f8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001f92:	460b      	mov	r3, r1
 8001f94:	2900      	cmp	r1, #0
 8001f96:	d1f5      	bne.n	8001f84 <_printf_i+0x16c>
 8001f98:	e7b9      	b.n	8001f0e <_printf_i+0xf6>
 8001f9a:	6813      	ldr	r3, [r2, #0]
 8001f9c:	6825      	ldr	r5, [r4, #0]
 8001f9e:	6961      	ldr	r1, [r4, #20]
 8001fa0:	1d18      	adds	r0, r3, #4
 8001fa2:	6010      	str	r0, [r2, #0]
 8001fa4:	0628      	lsls	r0, r5, #24
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	d501      	bpl.n	8001fae <_printf_i+0x196>
 8001faa:	6019      	str	r1, [r3, #0]
 8001fac:	e002      	b.n	8001fb4 <_printf_i+0x19c>
 8001fae:	066a      	lsls	r2, r5, #25
 8001fb0:	d5fb      	bpl.n	8001faa <_printf_i+0x192>
 8001fb2:	8019      	strh	r1, [r3, #0]
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	6123      	str	r3, [r4, #16]
 8001fb8:	4665      	mov	r5, ip
 8001fba:	e7b9      	b.n	8001f30 <_printf_i+0x118>
 8001fbc:	6813      	ldr	r3, [r2, #0]
 8001fbe:	1d19      	adds	r1, r3, #4
 8001fc0:	6011      	str	r1, [r2, #0]
 8001fc2:	681d      	ldr	r5, [r3, #0]
 8001fc4:	6862      	ldr	r2, [r4, #4]
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	4628      	mov	r0, r5
 8001fca:	f7fe f929 	bl	8000220 <memchr>
 8001fce:	b108      	cbz	r0, 8001fd4 <_printf_i+0x1bc>
 8001fd0:	1b40      	subs	r0, r0, r5
 8001fd2:	6060      	str	r0, [r4, #4]
 8001fd4:	6863      	ldr	r3, [r4, #4]
 8001fd6:	6123      	str	r3, [r4, #16]
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001fde:	e7a7      	b.n	8001f30 <_printf_i+0x118>
 8001fe0:	6923      	ldr	r3, [r4, #16]
 8001fe2:	462a      	mov	r2, r5
 8001fe4:	4639      	mov	r1, r7
 8001fe6:	4630      	mov	r0, r6
 8001fe8:	47c0      	blx	r8
 8001fea:	3001      	adds	r0, #1
 8001fec:	d0aa      	beq.n	8001f44 <_printf_i+0x12c>
 8001fee:	6823      	ldr	r3, [r4, #0]
 8001ff0:	079b      	lsls	r3, r3, #30
 8001ff2:	d413      	bmi.n	800201c <_printf_i+0x204>
 8001ff4:	68e0      	ldr	r0, [r4, #12]
 8001ff6:	9b03      	ldr	r3, [sp, #12]
 8001ff8:	4298      	cmp	r0, r3
 8001ffa:	bfb8      	it	lt
 8001ffc:	4618      	movlt	r0, r3
 8001ffe:	e7a3      	b.n	8001f48 <_printf_i+0x130>
 8002000:	2301      	movs	r3, #1
 8002002:	464a      	mov	r2, r9
 8002004:	4639      	mov	r1, r7
 8002006:	4630      	mov	r0, r6
 8002008:	47c0      	blx	r8
 800200a:	3001      	adds	r0, #1
 800200c:	d09a      	beq.n	8001f44 <_printf_i+0x12c>
 800200e:	3501      	adds	r5, #1
 8002010:	68e3      	ldr	r3, [r4, #12]
 8002012:	9a03      	ldr	r2, [sp, #12]
 8002014:	1a9b      	subs	r3, r3, r2
 8002016:	42ab      	cmp	r3, r5
 8002018:	dcf2      	bgt.n	8002000 <_printf_i+0x1e8>
 800201a:	e7eb      	b.n	8001ff4 <_printf_i+0x1dc>
 800201c:	2500      	movs	r5, #0
 800201e:	f104 0919 	add.w	r9, r4, #25
 8002022:	e7f5      	b.n	8002010 <_printf_i+0x1f8>
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1ac      	bne.n	8001f82 <_printf_i+0x16a>
 8002028:	7803      	ldrb	r3, [r0, #0]
 800202a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800202e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002032:	e76c      	b.n	8001f0e <_printf_i+0xf6>
 8002034:	08002293 	.word	0x08002293
 8002038:	080022a4 	.word	0x080022a4

0800203c <memcpy>:
 800203c:	b510      	push	{r4, lr}
 800203e:	1e43      	subs	r3, r0, #1
 8002040:	440a      	add	r2, r1
 8002042:	4291      	cmp	r1, r2
 8002044:	d100      	bne.n	8002048 <memcpy+0xc>
 8002046:	bd10      	pop	{r4, pc}
 8002048:	f811 4b01 	ldrb.w	r4, [r1], #1
 800204c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002050:	e7f7      	b.n	8002042 <memcpy+0x6>

08002052 <memmove>:
 8002052:	4288      	cmp	r0, r1
 8002054:	b510      	push	{r4, lr}
 8002056:	eb01 0302 	add.w	r3, r1, r2
 800205a:	d807      	bhi.n	800206c <memmove+0x1a>
 800205c:	1e42      	subs	r2, r0, #1
 800205e:	4299      	cmp	r1, r3
 8002060:	d00a      	beq.n	8002078 <memmove+0x26>
 8002062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002066:	f802 4f01 	strb.w	r4, [r2, #1]!
 800206a:	e7f8      	b.n	800205e <memmove+0xc>
 800206c:	4283      	cmp	r3, r0
 800206e:	d9f5      	bls.n	800205c <memmove+0xa>
 8002070:	1881      	adds	r1, r0, r2
 8002072:	1ad2      	subs	r2, r2, r3
 8002074:	42d3      	cmn	r3, r2
 8002076:	d100      	bne.n	800207a <memmove+0x28>
 8002078:	bd10      	pop	{r4, pc}
 800207a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800207e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002082:	e7f7      	b.n	8002074 <memmove+0x22>

08002084 <_free_r>:
 8002084:	b538      	push	{r3, r4, r5, lr}
 8002086:	4605      	mov	r5, r0
 8002088:	2900      	cmp	r1, #0
 800208a:	d045      	beq.n	8002118 <_free_r+0x94>
 800208c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002090:	1f0c      	subs	r4, r1, #4
 8002092:	2b00      	cmp	r3, #0
 8002094:	bfb8      	it	lt
 8002096:	18e4      	addlt	r4, r4, r3
 8002098:	f000 f8d2 	bl	8002240 <__malloc_lock>
 800209c:	4a1f      	ldr	r2, [pc, #124]	; (800211c <_free_r+0x98>)
 800209e:	6813      	ldr	r3, [r2, #0]
 80020a0:	4610      	mov	r0, r2
 80020a2:	b933      	cbnz	r3, 80020b2 <_free_r+0x2e>
 80020a4:	6063      	str	r3, [r4, #4]
 80020a6:	6014      	str	r4, [r2, #0]
 80020a8:	4628      	mov	r0, r5
 80020aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020ae:	f000 b8c8 	b.w	8002242 <__malloc_unlock>
 80020b2:	42a3      	cmp	r3, r4
 80020b4:	d90c      	bls.n	80020d0 <_free_r+0x4c>
 80020b6:	6821      	ldr	r1, [r4, #0]
 80020b8:	1862      	adds	r2, r4, r1
 80020ba:	4293      	cmp	r3, r2
 80020bc:	bf04      	itt	eq
 80020be:	681a      	ldreq	r2, [r3, #0]
 80020c0:	685b      	ldreq	r3, [r3, #4]
 80020c2:	6063      	str	r3, [r4, #4]
 80020c4:	bf04      	itt	eq
 80020c6:	1852      	addeq	r2, r2, r1
 80020c8:	6022      	streq	r2, [r4, #0]
 80020ca:	6004      	str	r4, [r0, #0]
 80020cc:	e7ec      	b.n	80020a8 <_free_r+0x24>
 80020ce:	4613      	mov	r3, r2
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	b10a      	cbz	r2, 80020d8 <_free_r+0x54>
 80020d4:	42a2      	cmp	r2, r4
 80020d6:	d9fa      	bls.n	80020ce <_free_r+0x4a>
 80020d8:	6819      	ldr	r1, [r3, #0]
 80020da:	1858      	adds	r0, r3, r1
 80020dc:	42a0      	cmp	r0, r4
 80020de:	d10b      	bne.n	80020f8 <_free_r+0x74>
 80020e0:	6820      	ldr	r0, [r4, #0]
 80020e2:	4401      	add	r1, r0
 80020e4:	1858      	adds	r0, r3, r1
 80020e6:	4282      	cmp	r2, r0
 80020e8:	6019      	str	r1, [r3, #0]
 80020ea:	d1dd      	bne.n	80020a8 <_free_r+0x24>
 80020ec:	6810      	ldr	r0, [r2, #0]
 80020ee:	6852      	ldr	r2, [r2, #4]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	4401      	add	r1, r0
 80020f4:	6019      	str	r1, [r3, #0]
 80020f6:	e7d7      	b.n	80020a8 <_free_r+0x24>
 80020f8:	d902      	bls.n	8002100 <_free_r+0x7c>
 80020fa:	230c      	movs	r3, #12
 80020fc:	602b      	str	r3, [r5, #0]
 80020fe:	e7d3      	b.n	80020a8 <_free_r+0x24>
 8002100:	6820      	ldr	r0, [r4, #0]
 8002102:	1821      	adds	r1, r4, r0
 8002104:	428a      	cmp	r2, r1
 8002106:	bf04      	itt	eq
 8002108:	6811      	ldreq	r1, [r2, #0]
 800210a:	6852      	ldreq	r2, [r2, #4]
 800210c:	6062      	str	r2, [r4, #4]
 800210e:	bf04      	itt	eq
 8002110:	1809      	addeq	r1, r1, r0
 8002112:	6021      	streq	r1, [r4, #0]
 8002114:	605c      	str	r4, [r3, #4]
 8002116:	e7c7      	b.n	80020a8 <_free_r+0x24>
 8002118:	bd38      	pop	{r3, r4, r5, pc}
 800211a:	bf00      	nop
 800211c:	2000009c 	.word	0x2000009c

08002120 <_malloc_r>:
 8002120:	b570      	push	{r4, r5, r6, lr}
 8002122:	1ccd      	adds	r5, r1, #3
 8002124:	f025 0503 	bic.w	r5, r5, #3
 8002128:	3508      	adds	r5, #8
 800212a:	2d0c      	cmp	r5, #12
 800212c:	bf38      	it	cc
 800212e:	250c      	movcc	r5, #12
 8002130:	2d00      	cmp	r5, #0
 8002132:	4606      	mov	r6, r0
 8002134:	db01      	blt.n	800213a <_malloc_r+0x1a>
 8002136:	42a9      	cmp	r1, r5
 8002138:	d903      	bls.n	8002142 <_malloc_r+0x22>
 800213a:	230c      	movs	r3, #12
 800213c:	6033      	str	r3, [r6, #0]
 800213e:	2000      	movs	r0, #0
 8002140:	bd70      	pop	{r4, r5, r6, pc}
 8002142:	f000 f87d 	bl	8002240 <__malloc_lock>
 8002146:	4a21      	ldr	r2, [pc, #132]	; (80021cc <_malloc_r+0xac>)
 8002148:	6814      	ldr	r4, [r2, #0]
 800214a:	4621      	mov	r1, r4
 800214c:	b991      	cbnz	r1, 8002174 <_malloc_r+0x54>
 800214e:	4c20      	ldr	r4, [pc, #128]	; (80021d0 <_malloc_r+0xb0>)
 8002150:	6823      	ldr	r3, [r4, #0]
 8002152:	b91b      	cbnz	r3, 800215c <_malloc_r+0x3c>
 8002154:	4630      	mov	r0, r6
 8002156:	f000 f863 	bl	8002220 <_sbrk_r>
 800215a:	6020      	str	r0, [r4, #0]
 800215c:	4629      	mov	r1, r5
 800215e:	4630      	mov	r0, r6
 8002160:	f000 f85e 	bl	8002220 <_sbrk_r>
 8002164:	1c43      	adds	r3, r0, #1
 8002166:	d124      	bne.n	80021b2 <_malloc_r+0x92>
 8002168:	230c      	movs	r3, #12
 800216a:	6033      	str	r3, [r6, #0]
 800216c:	4630      	mov	r0, r6
 800216e:	f000 f868 	bl	8002242 <__malloc_unlock>
 8002172:	e7e4      	b.n	800213e <_malloc_r+0x1e>
 8002174:	680b      	ldr	r3, [r1, #0]
 8002176:	1b5b      	subs	r3, r3, r5
 8002178:	d418      	bmi.n	80021ac <_malloc_r+0x8c>
 800217a:	2b0b      	cmp	r3, #11
 800217c:	d90f      	bls.n	800219e <_malloc_r+0x7e>
 800217e:	600b      	str	r3, [r1, #0]
 8002180:	50cd      	str	r5, [r1, r3]
 8002182:	18cc      	adds	r4, r1, r3
 8002184:	4630      	mov	r0, r6
 8002186:	f000 f85c 	bl	8002242 <__malloc_unlock>
 800218a:	f104 000b 	add.w	r0, r4, #11
 800218e:	1d23      	adds	r3, r4, #4
 8002190:	f020 0007 	bic.w	r0, r0, #7
 8002194:	1ac3      	subs	r3, r0, r3
 8002196:	d0d3      	beq.n	8002140 <_malloc_r+0x20>
 8002198:	425a      	negs	r2, r3
 800219a:	50e2      	str	r2, [r4, r3]
 800219c:	e7d0      	b.n	8002140 <_malloc_r+0x20>
 800219e:	428c      	cmp	r4, r1
 80021a0:	684b      	ldr	r3, [r1, #4]
 80021a2:	bf16      	itet	ne
 80021a4:	6063      	strne	r3, [r4, #4]
 80021a6:	6013      	streq	r3, [r2, #0]
 80021a8:	460c      	movne	r4, r1
 80021aa:	e7eb      	b.n	8002184 <_malloc_r+0x64>
 80021ac:	460c      	mov	r4, r1
 80021ae:	6849      	ldr	r1, [r1, #4]
 80021b0:	e7cc      	b.n	800214c <_malloc_r+0x2c>
 80021b2:	1cc4      	adds	r4, r0, #3
 80021b4:	f024 0403 	bic.w	r4, r4, #3
 80021b8:	42a0      	cmp	r0, r4
 80021ba:	d005      	beq.n	80021c8 <_malloc_r+0xa8>
 80021bc:	1a21      	subs	r1, r4, r0
 80021be:	4630      	mov	r0, r6
 80021c0:	f000 f82e 	bl	8002220 <_sbrk_r>
 80021c4:	3001      	adds	r0, #1
 80021c6:	d0cf      	beq.n	8002168 <_malloc_r+0x48>
 80021c8:	6025      	str	r5, [r4, #0]
 80021ca:	e7db      	b.n	8002184 <_malloc_r+0x64>
 80021cc:	2000009c 	.word	0x2000009c
 80021d0:	200000a0 	.word	0x200000a0

080021d4 <_realloc_r>:
 80021d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021d6:	4607      	mov	r7, r0
 80021d8:	4614      	mov	r4, r2
 80021da:	460e      	mov	r6, r1
 80021dc:	b921      	cbnz	r1, 80021e8 <_realloc_r+0x14>
 80021de:	4611      	mov	r1, r2
 80021e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80021e4:	f7ff bf9c 	b.w	8002120 <_malloc_r>
 80021e8:	b922      	cbnz	r2, 80021f4 <_realloc_r+0x20>
 80021ea:	f7ff ff4b 	bl	8002084 <_free_r>
 80021ee:	4625      	mov	r5, r4
 80021f0:	4628      	mov	r0, r5
 80021f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021f4:	f000 f826 	bl	8002244 <_malloc_usable_size_r>
 80021f8:	42a0      	cmp	r0, r4
 80021fa:	d20f      	bcs.n	800221c <_realloc_r+0x48>
 80021fc:	4621      	mov	r1, r4
 80021fe:	4638      	mov	r0, r7
 8002200:	f7ff ff8e 	bl	8002120 <_malloc_r>
 8002204:	4605      	mov	r5, r0
 8002206:	2800      	cmp	r0, #0
 8002208:	d0f2      	beq.n	80021f0 <_realloc_r+0x1c>
 800220a:	4631      	mov	r1, r6
 800220c:	4622      	mov	r2, r4
 800220e:	f7ff ff15 	bl	800203c <memcpy>
 8002212:	4631      	mov	r1, r6
 8002214:	4638      	mov	r0, r7
 8002216:	f7ff ff35 	bl	8002084 <_free_r>
 800221a:	e7e9      	b.n	80021f0 <_realloc_r+0x1c>
 800221c:	4635      	mov	r5, r6
 800221e:	e7e7      	b.n	80021f0 <_realloc_r+0x1c>

08002220 <_sbrk_r>:
 8002220:	b538      	push	{r3, r4, r5, lr}
 8002222:	4c06      	ldr	r4, [pc, #24]	; (800223c <_sbrk_r+0x1c>)
 8002224:	2300      	movs	r3, #0
 8002226:	4605      	mov	r5, r0
 8002228:	4608      	mov	r0, r1
 800222a:	6023      	str	r3, [r4, #0]
 800222c:	f7ff fb8c 	bl	8001948 <_sbrk>
 8002230:	1c43      	adds	r3, r0, #1
 8002232:	d102      	bne.n	800223a <_sbrk_r+0x1a>
 8002234:	6823      	ldr	r3, [r4, #0]
 8002236:	b103      	cbz	r3, 800223a <_sbrk_r+0x1a>
 8002238:	602b      	str	r3, [r5, #0]
 800223a:	bd38      	pop	{r3, r4, r5, pc}
 800223c:	200000dc 	.word	0x200000dc

08002240 <__malloc_lock>:
 8002240:	4770      	bx	lr

08002242 <__malloc_unlock>:
 8002242:	4770      	bx	lr

08002244 <_malloc_usable_size_r>:
 8002244:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002248:	1f18      	subs	r0, r3, #4
 800224a:	2b00      	cmp	r3, #0
 800224c:	bfbc      	itt	lt
 800224e:	580b      	ldrlt	r3, [r1, r0]
 8002250:	18c0      	addlt	r0, r0, r3
 8002252:	4770      	bx	lr

08002254 <_init>:
 8002254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002256:	bf00      	nop
 8002258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800225a:	bc08      	pop	{r3}
 800225c:	469e      	mov	lr, r3
 800225e:	4770      	bx	lr

08002260 <_fini>:
 8002260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002262:	bf00      	nop
 8002264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002266:	bc08      	pop	{r3}
 8002268:	469e      	mov	lr, r3
 800226a:	4770      	bx	lr
