// Seed: 1927205128
module module_0;
  assign module_2.type_45 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8 = id_4, id_9, id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri id_3,
    output tri id_4,
    output uwire id_5,
    output wire id_6,
    input wor id_7,
    output supply1 id_8,
    output wire id_9,
    input uwire id_10,
    output wor id_11,
    input uwire id_12,
    input wand id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    input wand id_17,
    input supply1 id_18,
    output wire id_19,
    input tri1 id_20,
    output supply1 id_21,
    input wor id_22,
    input wor id_23,
    output uwire id_24,
    input tri0 id_25,
    input supply1 id_26,
    input tri id_27,
    input wor id_28,
    output supply0 id_29,
    input supply0 id_30
    , id_35,
    input supply0 id_31,
    input tri0 id_32,
    input tri0 id_33
);
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_25,
      id_26,
      id_27,
      id_28,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_35,
      id_7
  );
  module_0 modCall_1 ();
endmodule
