Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/NinjaReflex beta6/NinjaReflex/test2_isim_beh.exe -prj E:/NinjaReflex beta6/NinjaReflex/test2_beh.prj work.test2 work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/timer_1ms.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/m_gen_sec.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/m_gen_min.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/m_gen_hour.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/pbdebounce.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/judge_5s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/judge_4s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/judge_3s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/display_LED_win.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/display_LED_fail.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/display32bits.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/display.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/counter_5s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/counter_4s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/counter_3s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/counter_1s.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/clock_24h.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/top.v\" into library work
Analyzing Verilog file \"E:/NinjaReflex beta6/NinjaReflex/test2.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 58840 KB
Fuse CPU Usage: 155 ms
Compiling module timer_1ms
Compiling module pbdebounce
Compiling module counter_5s
Compiling module counter_4s
Compiling module counter_3s
Compiling module counter_1s
Compiling module judge_5s
Compiling module judge_4s
Compiling module judge_3s
Compiling module display
Compiling module m_gen_sec
Compiling module m_gen_min
Compiling module m_gen_hour
Compiling module clock_24h
Compiling module display32bits
Compiling module display_LED_win
Compiling module display_LED_fail
Compiling module top
Compiling module test2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable E:/NinjaReflex beta6/NinjaReflex/test2_isim_beh.exe
Fuse Memory Usage: 64348 KB
Fuse CPU Usage: 327 ms
