
Interconnect_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011638  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08011820  08011820  00021820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .progmem.data 00000d69  08011c84  08011c84  00021c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080129f0  080129f0  000229f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080129f4  080129f4  000229f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  080129f8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000480  20000018  08012a0c  00030018  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000498  08012a0c  00030498  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030014  2**0
                  CONTENTS, READONLY
 10 .debug_info   000180ab  00000000  00000000  0003003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002cba  00000000  00000000  000480e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000268  00000000  00000000  0004ada8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000680c  00000000  00000000  0004b010  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004ae8  00000000  00000000  0005181c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00056304  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000040b8  00000000  00000000  00056380  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000020  00000000  00000000  0005a438  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000018 	.word	0x20000018
 8000204:	00000000 	.word	0x00000000
 8000208:	08011808 	.word	0x08011808

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000001c 	.word	0x2000001c
 8000224:	08011808 	.word	0x08011808

08000228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800022c:	4a08      	ldr	r2, [pc, #32]	; (8000250 <HAL_Init+0x28>)
 800022e:	4b08      	ldr	r3, [pc, #32]	; (8000250 <HAL_Init+0x28>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f043 0310 	orr.w	r3, r3, #16
 8000236:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000238:	2003      	movs	r0, #3
 800023a:	f003 fe6f 	bl	8003f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f832 	bl	80002a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000244:	f010 fa8c 	bl	8010760 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000248:	2300      	movs	r3, #0
}
 800024a:	4618      	mov	r0, r3
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	40022000 	.word	0x40022000

08000254 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <HAL_DeInit+0x38>)
 800025a:	f04f 32ff 	mov.w	r2, #4294967295
 800025e:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <HAL_DeInit+0x38>)
 8000262:	2200      	movs	r2, #0
 8000264:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 8000266:	4b09      	ldr	r3, [pc, #36]	; (800028c <HAL_DeInit+0x38>)
 8000268:	f04f 32ff 	mov.w	r2, #4294967295
 800026c:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 800026e:	4b07      	ldr	r3, [pc, #28]	; (800028c <HAL_DeInit+0x38>)
 8000270:	2200      	movs	r2, #0
 8000272:	60da      	str	r2, [r3, #12]

#if defined(STM32F105xC) || defined(STM32F107xC)
  __HAL_RCC_AHB_FORCE_RESET();
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <HAL_DeInit+0x38>)
 8000276:	f04f 32ff 	mov.w	r2, #4294967295
 800027a:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_RCC_AHB_RELEASE_RESET();
 800027c:	4b03      	ldr	r3, [pc, #12]	; (800028c <HAL_DeInit+0x38>)
 800027e:	2200      	movs	r2, #0
 8000280:	629a      	str	r2, [r3, #40]	; 0x28
#endif
  
  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000282:	f000 f80b 	bl	800029c <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000286:	2300      	movs	r3, #0
}
 8000288:	4618      	mov	r0, r3
 800028a:	bd80      	pop	{r7, pc}
 800028c:	40021000 	.word	0x40021000
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000294:	bf00      	nop
 8000296:	46bd      	mov	sp, r7
 8000298:	bc80      	pop	{r7}
 800029a:	4770      	bx	lr

0800029c <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80002a0:	bf00      	nop
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr

080002a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b082      	sub	sp, #8
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <HAL_InitTick+0x30>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a09      	ldr	r2, [pc, #36]	; (80002dc <HAL_InitTick+0x34>)
 80002b6:	fba2 2303 	umull	r2, r3, r2, r3
 80002ba:	099b      	lsrs	r3, r3, #6
 80002bc:	4618      	mov	r0, r3
 80002be:	f003 fe76 	bl	8003fae <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80002c2:	2200      	movs	r2, #0
 80002c4:	6879      	ldr	r1, [r7, #4]
 80002c6:	f04f 30ff 	mov.w	r0, #4294967295
 80002ca:	f003 fe32 	bl	8003f32 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80002ce:	2300      	movs	r3, #0
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	20000010 	.word	0x20000010
 80002dc:	10624dd3 	.word	0x10624dd3

080002e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  uwTick++;
 80002e4:	4b04      	ldr	r3, [pc, #16]	; (80002f8 <HAL_IncTick+0x18>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	3301      	adds	r3, #1
 80002ea:	4a03      	ldr	r2, [pc, #12]	; (80002f8 <HAL_IncTick+0x18>)
 80002ec:	6013      	str	r3, [r2, #0]
}
 80002ee:	bf00      	nop
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	2000009c 	.word	0x2000009c

080002fc <HAL_GetTick>:
  * @note  This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000300:	4b02      	ldr	r3, [pc, #8]	; (800030c <HAL_GetTick+0x10>)
 8000302:	681b      	ldr	r3, [r3, #0]
}
 8000304:	4618      	mov	r0, r3
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	2000009c 	.word	0x2000009c

08000310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000318:	f7ff fff0 	bl	80002fc <HAL_GetTick>
 800031c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000328:	d002      	beq.n	8000330 <HAL_Delay+0x20>
  {
     wait++;
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	3301      	adds	r3, #1
 800032e:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000330:	bf00      	nop
 8000332:	f7ff ffe3 	bl	80002fc <HAL_GetTick>
 8000336:	4602      	mov	r2, r0
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	1ad2      	subs	r2, r2, r3
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	429a      	cmp	r2, r3
 8000340:	d3f7      	bcc.n	8000332 <HAL_Delay+0x22>
  {
  }
}
 8000342:	bf00      	nop
 8000344:	3710      	adds	r7, #16
 8000346:	46bd      	mov	sp, r7
 8000348:	bd80      	pop	{r7, pc}

0800034a <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800034e:	4a05      	ldr	r2, [pc, #20]	; (8000364 <HAL_SuspendTick+0x1a>)
 8000350:	4b04      	ldr	r3, [pc, #16]	; (8000364 <HAL_SuspendTick+0x1a>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	f023 0302 	bic.w	r3, r3, #2
 8000358:	6013      	str	r3, [r2, #0]
}
 800035a:	bf00      	nop
 800035c:	46bd      	mov	sp, r7
 800035e:	bc80      	pop	{r7}
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e010 	.word	0xe000e010

08000368 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800036c:	4a04      	ldr	r2, [pc, #16]	; (8000380 <HAL_ResumeTick+0x18>)
 800036e:	4b04      	ldr	r3, [pc, #16]	; (8000380 <HAL_ResumeTick+0x18>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f043 0302 	orr.w	r3, r3, #2
 8000376:	6013      	str	r3, [r2, #0]
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr
 8000380:	e000e010 	.word	0xe000e010

08000384 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
 return __STM32F1xx_HAL_VERSION;
 8000388:	4b02      	ldr	r3, [pc, #8]	; (8000394 <HAL_GetHalVersion+0x10>)
}
 800038a:	4618      	mov	r0, r3
 800038c:	46bd      	mov	sp, r7
 800038e:	bc80      	pop	{r7}
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	01010100 	.word	0x01010100

08000398 <HAL_GetREVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 800039c:	4b03      	ldr	r3, [pc, #12]	; (80003ac <HAL_GetREVID+0x14>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	0c1b      	lsrs	r3, r3, #16
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	46bd      	mov	sp, r7
 80003a6:	bc80      	pop	{r7}
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	e0042000 	.word	0xe0042000

080003b0 <HAL_GetDEVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80003b4:	4b03      	ldr	r3, [pc, #12]	; (80003c4 <HAL_GetDEVID+0x14>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80003bc:	4618      	mov	r0, r3
 80003be:	46bd      	mov	sp, r7
 80003c0:	bc80      	pop	{r7}
 80003c2:	4770      	bx	lr
 80003c4:	e0042000 	.word	0xe0042000

080003c8 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80003cc:	4a04      	ldr	r2, [pc, #16]	; (80003e0 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 80003ce:	4b04      	ldr	r3, [pc, #16]	; (80003e0 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	f043 0301 	orr.w	r3, r3, #1
 80003d6:	6053      	str	r3, [r2, #4]
}
 80003d8:	bf00      	nop
 80003da:	46bd      	mov	sp, r7
 80003dc:	bc80      	pop	{r7}
 80003de:	4770      	bx	lr
 80003e0:	e0042000 	.word	0xe0042000

080003e4 <HAL_DBGMCU_DisableDBGSleepMode>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80003e8:	4a04      	ldr	r2, [pc, #16]	; (80003fc <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 80003ea:	4b04      	ldr	r3, [pc, #16]	; (80003fc <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 80003ec:	685b      	ldr	r3, [r3, #4]
 80003ee:	f023 0301 	bic.w	r3, r3, #1
 80003f2:	6053      	str	r3, [r2, #4]
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	bc80      	pop	{r7}
 80003fa:	4770      	bx	lr
 80003fc:	e0042000 	.word	0xe0042000

08000400 <HAL_DBGMCU_EnableDBGStopMode>:
  *       interrupt.
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8000404:	4a04      	ldr	r2, [pc, #16]	; (8000418 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8000406:	4b04      	ldr	r3, [pc, #16]	; (8000418 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8000408:	685b      	ldr	r3, [r3, #4]
 800040a:	f043 0302 	orr.w	r3, r3, #2
 800040e:	6053      	str	r3, [r2, #4]
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr
 8000418:	e0042000 	.word	0xe0042000

0800041c <HAL_DBGMCU_DisableDBGStopMode>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8000420:	4a04      	ldr	r2, [pc, #16]	; (8000434 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8000422:	4b04      	ldr	r3, [pc, #16]	; (8000434 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8000424:	685b      	ldr	r3, [r3, #4]
 8000426:	f023 0302 	bic.w	r3, r3, #2
 800042a:	6053      	str	r3, [r2, #4]
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr
 8000434:	e0042000 	.word	0xe0042000

08000438 <HAL_DBGMCU_EnableDBGStandbyMode>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800043e:	4b04      	ldr	r3, [pc, #16]	; (8000450 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8000440:	685b      	ldr	r3, [r3, #4]
 8000442:	f043 0304 	orr.w	r3, r3, #4
 8000446:	6053      	str	r3, [r2, #4]
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr
 8000450:	e0042000 	.word	0xe0042000

08000454 <HAL_DBGMCU_DisableDBGStandbyMode>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8000458:	4a04      	ldr	r2, [pc, #16]	; (800046c <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800045a:	4b04      	ldr	r3, [pc, #16]	; (800046c <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800045c:	685b      	ldr	r3, [r3, #4]
 800045e:	f023 0304 	bic.w	r3, r3, #4
 8000462:	6053      	str	r3, [r2, #4]
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	bc80      	pop	{r7}
 800046a:	4770      	bx	lr
 800046c:	e0042000 	.word	0xe0042000

08000470 <HAL_GetUID>:
  * @brief Return the unique device identifier (UID based on 96 bits)
  * @param UID: pointer to 3 words array.
  * @retval Device identifier
  */
void HAL_GetUID(uint32_t *UID)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  UID[0] = (uint32_t)(READ_REG(*((uint32_t *)UID_BASE)));
 8000478:	4b09      	ldr	r3, [pc, #36]	; (80004a0 <HAL_GetUID+0x30>)
 800047a:	681a      	ldr	r2, [r3, #0]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	601a      	str	r2, [r3, #0]
  UID[1] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	3304      	adds	r3, #4
 8000484:	4a07      	ldr	r2, [pc, #28]	; (80004a4 <HAL_GetUID+0x34>)
 8000486:	6812      	ldr	r2, [r2, #0]
 8000488:	601a      	str	r2, [r3, #0]
  UID[2] = (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	3308      	adds	r3, #8
 800048e:	4a06      	ldr	r2, [pc, #24]	; (80004a8 <HAL_GetUID+0x38>)
 8000490:	6812      	ldr	r2, [r2, #0]
 8000492:	601a      	str	r2, [r3, #0]
}
 8000494:	bf00      	nop
 8000496:	370c      	adds	r7, #12
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	1ffff7e8 	.word	0x1ffff7e8
 80004a4:	1ffff7ec 	.word	0x1ffff7ec
 80004a8:	1ffff7f0 	.word	0x1ffff7f0

080004ac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b086      	sub	sp, #24
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80004b4:	2300      	movs	r3, #0
 80004b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80004b8:	2300      	movs	r3, #0
 80004ba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80004bc:	2300      	movs	r3, #0
 80004be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80004c0:	2300      	movs	r3, #0
 80004c2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d101      	bne.n	80004ce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80004ca:	2301      	movs	r3, #1
 80004cc:	e0be      	b.n	800064c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	689b      	ldr	r3, [r3, #8]
 80004d2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d109      	bne.n	80004f0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	2200      	movs	r2, #0
 80004e0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2200      	movs	r2, #0
 80004e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f010 f988 	bl	8010800 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80004f0:	6878      	ldr	r0, [r7, #4]
 80004f2:	f001 f851 	bl	8001598 <ADC_ConversionStop_Disable>
 80004f6:	4603      	mov	r3, r0
 80004f8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004fe:	f003 0310 	and.w	r3, r3, #16
 8000502:	2b00      	cmp	r3, #0
 8000504:	f040 8099 	bne.w	800063a <HAL_ADC_Init+0x18e>
 8000508:	7dfb      	ldrb	r3, [r7, #23]
 800050a:	2b00      	cmp	r3, #0
 800050c:	f040 8095 	bne.w	800063a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000514:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000518:	f023 0302 	bic.w	r3, r3, #2
 800051c:	f043 0202 	orr.w	r2, r3, #2
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800052c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	68db      	ldr	r3, [r3, #12]
 8000532:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000534:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000536:	68ba      	ldr	r2, [r7, #8]
 8000538:	4313      	orrs	r3, r2
 800053a:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000544:	d003      	beq.n	800054e <HAL_ADC_Init+0xa2>
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	2b01      	cmp	r3, #1
 800054c:	d102      	bne.n	8000554 <HAL_ADC_Init+0xa8>
 800054e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000552:	e000      	b.n	8000556 <HAL_ADC_Init+0xaa>
 8000554:	2300      	movs	r3, #0
 8000556:	693a      	ldr	r2, [r7, #16]
 8000558:	4313      	orrs	r3, r2
 800055a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	695b      	ldr	r3, [r3, #20]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d119      	bne.n	8000598 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d109      	bne.n	8000580 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	699b      	ldr	r3, [r3, #24]
 8000570:	3b01      	subs	r3, #1
 8000572:	035a      	lsls	r2, r3, #13
 8000574:	693b      	ldr	r3, [r7, #16]
 8000576:	4313      	orrs	r3, r2
 8000578:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	e00b      	b.n	8000598 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000584:	f043 0220 	orr.w	r2, r3, #32
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000590:	f043 0201 	orr.w	r2, r3, #1
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	6812      	ldr	r2, [r2, #0]
 80005a0:	6852      	ldr	r2, [r2, #4]
 80005a2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80005a6:	693a      	ldr	r2, [r7, #16]
 80005a8:	430a      	orrs	r2, r1
 80005aa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	6899      	ldr	r1, [r3, #8]
 80005b6:	4b27      	ldr	r3, [pc, #156]	; (8000654 <HAL_ADC_Init+0x1a8>)
 80005b8:	400b      	ands	r3, r1
 80005ba:	68b9      	ldr	r1, [r7, #8]
 80005bc:	430b      	orrs	r3, r1
 80005be:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	689b      	ldr	r3, [r3, #8]
 80005c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80005c8:	d003      	beq.n	80005d2 <HAL_ADC_Init+0x126>
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	689b      	ldr	r3, [r3, #8]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d104      	bne.n	80005dc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	691b      	ldr	r3, [r3, #16]
 80005d6:	3b01      	subs	r3, #1
 80005d8:	051b      	lsls	r3, r3, #20
 80005da:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	6812      	ldr	r2, [r2, #0]
 80005e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80005e6:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80005ea:	68fa      	ldr	r2, [r7, #12]
 80005ec:	430a      	orrs	r2, r1
 80005ee:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	4b18      	ldr	r3, [pc, #96]	; (8000658 <HAL_ADC_Init+0x1ac>)
 80005f8:	4013      	ands	r3, r2
 80005fa:	68ba      	ldr	r2, [r7, #8]
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d10b      	bne.n	8000618 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2200      	movs	r2, #0
 8000604:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800060a:	f023 0303 	bic.w	r3, r3, #3
 800060e:	f043 0201 	orr.w	r2, r3, #1
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000616:	e018      	b.n	800064a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800061c:	f023 0312 	bic.w	r3, r3, #18
 8000620:	f043 0210 	orr.w	r2, r3, #16
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800062c:	f043 0201 	orr.w	r2, r3, #1
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000634:	2301      	movs	r3, #1
 8000636:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000638:	e007      	b.n	800064a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800063e:	f043 0210 	orr.w	r2, r3, #16
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000646:	2301      	movs	r3, #1
 8000648:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800064a:	7dfb      	ldrb	r3, [r7, #23]
}
 800064c:	4618      	mov	r0, r3
 800064e:	3718      	adds	r7, #24
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	ffe1f7fd 	.word	0xffe1f7fd
 8000658:	ff1f0efe 	.word	0xff1f0efe

0800065c <HAL_ADC_DeInit>:
  *         function HAL_ADC_MspDeInit().
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000664:	2300      	movs	r3, #0
 8000666:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d101      	bne.n	8000672 <HAL_ADC_DeInit+0x16>
  {
     return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
 8000670:	e0ad      	b.n	80007ce <HAL_ADC_DeInit+0x172>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000676:	f043 0202 	orr.w	r2, r3, #2
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f000 ff8a 	bl	8001598 <ADC_ConversionStop_Disable>
 8000684:	4603      	mov	r3, r0
 8000686:	73fb      	strb	r3, [r7, #15]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (tmp_hal_status == HAL_OK)
 8000688:	7bfb      	ldrb	r3, [r7, #15]
 800068a:	2b00      	cmp	r3, #0
 800068c:	f040 809a 	bne.w	80007c4 <HAL_ADC_DeInit+0x168>




    /* Reset register SR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f06f 021f 	mvn.w	r2, #31
 8000698:	601a      	str	r2, [r3, #0]
                                ADC_FLAG_JSTRT | ADC_FLAG_STRT));
                         
    /* Reset register CR1 */
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_AWDEN   | ADC_CR1_JAWDEN | ADC_CR1_DISCNUM | 
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	6859      	ldr	r1, [r3, #4]
 80006a4:	4b4c      	ldr	r3, [pc, #304]	; (80007d8 <HAL_ADC_DeInit+0x17c>)
 80006a6:	400b      	ands	r3, r1
 80006a8:	6053      	str	r3, [r2, #4]
                                    ADC_CR1_JDISCEN | ADC_CR1_DISCEN | ADC_CR1_JAUTO   | 
                                    ADC_CR1_AWDSGL  | ADC_CR1_SCAN   | ADC_CR1_JEOCIE  |   
                                    ADC_CR1_AWDIE   | ADC_CR1_EOCIE  | ADC_CR1_AWDCH    ));
    
    /* Reset register CR2 */
    CLEAR_BIT(hadc->Instance->CR2, (ADC_CR2_TSVREFE | ADC_CR2_SWSTART | ADC_CR2_JSWSTART | 
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	6899      	ldr	r1, [r3, #8]
 80006b4:	4b49      	ldr	r3, [pc, #292]	; (80007dc <HAL_ADC_DeInit+0x180>)
 80006b6:	400b      	ands	r3, r1
 80006b8:	6093      	str	r3, [r2, #8]
                                    ADC_CR2_JEXTSEL | ADC_CR2_ALIGN   | ADC_CR2_DMA      |        
                                    ADC_CR2_RSTCAL  | ADC_CR2_CAL     | ADC_CR2_CONT     |          
                                    ADC_CR2_ADON                                          ));
    
    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, (ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16 | ADC_SMPR1_SMP15 | 
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	6812      	ldr	r2, [r2, #0]
 80006c2:	68d2      	ldr	r2, [r2, #12]
 80006c4:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80006c8:	60da      	str	r2, [r3, #12]
                                      ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13 | ADC_SMPR1_SMP12 | 
                                      ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10                    ));
    
    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP9 | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | 
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	687a      	ldr	r2, [r7, #4]
 80006d0:	6812      	ldr	r2, [r2, #0]
 80006d2:	6912      	ldr	r2, [r2, #16]
 80006d4:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 80006d8:	611a      	str	r2, [r3, #16]
                                      ADC_SMPR2_SMP6 | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | 
                                      ADC_SMPR2_SMP3 | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | 
                                      ADC_SMPR2_SMP0                                    ));

    /* Reset register JOFR1 */
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	695b      	ldr	r3, [r3, #20]
 80006e4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80006e8:	f023 030f 	bic.w	r3, r3, #15
 80006ec:	6153      	str	r3, [r2, #20]
    /* Reset register JOFR2 */
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80006fc:	f023 030f 	bic.w	r3, r3, #15
 8000700:	6193      	str	r3, [r2, #24]
    /* Reset register JOFR3 */
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	69db      	ldr	r3, [r3, #28]
 800070c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000710:	f023 030f 	bic.w	r3, r3, #15
 8000714:	61d3      	str	r3, [r2, #28]
    /* Reset register JOFR4 */
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681a      	ldr	r2, [r3, #0]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	6a1b      	ldr	r3, [r3, #32]
 8000720:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000724:	f023 030f 	bic.w	r3, r3, #15
 8000728:	6213      	str	r3, [r2, #32]
    
    /* Reset register HTR */
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000734:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000738:	f023 030f 	bic.w	r3, r3, #15
 800073c:	6253      	str	r3, [r2, #36]	; 0x24
    /* Reset register LTR */
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000748:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800074c:	f023 030f 	bic.w	r3, r3, #15
 8000750:	6293      	str	r3, [r2, #40]	; 0x28
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	6812      	ldr	r2, [r2, #0]
 800075a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800075c:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8000760:	62da      	str	r2, [r3, #44]	; 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L    |
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	687a      	ldr	r2, [r7, #4]
 8000768:	6812      	ldr	r2, [r2, #0]
 800076a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800076c:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8000770:	62da      	str	r2, [r3, #44]	; 0x2c
                                    ADC_SQR1_SQ16 | ADC_SQR1_SQ15 | 
                                    ADC_SQR1_SQ14 | ADC_SQR1_SQ13  );
    
    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10 | 
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	6812      	ldr	r2, [r2, #0]
 800077a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800077c:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8000780:	631a      	str	r2, [r3, #48]	; 0x30
                                    ADC_SQR2_SQ9  | ADC_SQR2_SQ8  | ADC_SQR2_SQ7   );
    
    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4 | 
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	687a      	ldr	r2, [r7, #4]
 8000788:	6812      	ldr	r2, [r2, #0]
 800078a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800078c:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8000790:	635a      	str	r2, [r3, #52]	; 0x34
                                    ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800079c:	0d9b      	lsrs	r3, r3, #22
 800079e:	059b      	lsls	r3, r3, #22
 80007a0:	6393      	str	r3, [r2, #56]	; 0x38
                                    ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 | 
                                    ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1  );
    
    /* Reset register JSQR */
    CLEAR_BIT(hadc->Instance->JSQR, ADC_JSQR_JL |
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007ac:	0d9b      	lsrs	r3, r3, #22
 80007ae:	059b      	lsls	r3, r3, #22
 80007b0:	6393      	str	r3, [r2, #56]	; 0x38
    /*                                                                        */
    /*  __HAL_RCC_ADC1_FORCE_RESET()                                          */
    /*  __HAL_RCC_ADC1_RELEASE_RESET()                                        */
    
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f010 f88a 	bl	80108cc <HAL_ADC_MspDeInit>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	2200      	movs	r2, #0
 80007bc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set ADC state */
    hadc->State = HAL_ADC_STATE_RESET; 
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	2200      	movs	r2, #0
 80007c2:	629a      	str	r2, [r3, #40]	; 0x28
  
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2200      	movs	r2, #0
 80007c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	ff3f0000 	.word	0xff3f0000
 80007dc:	ff0106f0 	.word	0xff0106f0
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
  * @brief  DeInitializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b083      	sub	sp, #12
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspDeInit must be implemented in the user file.
   */ 
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	bc80      	pop	{r7}
 8000802:	4770      	bx	lr

08000804 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800080c:	2300      	movs	r3, #0
 800080e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000816:	2b01      	cmp	r3, #1
 8000818:	d101      	bne.n	800081e <HAL_ADC_Start+0x1a>
 800081a:	2302      	movs	r3, #2
 800081c:	e098      	b.n	8000950 <HAL_ADC_Start+0x14c>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2201      	movs	r2, #1
 8000822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000826:	6878      	ldr	r0, [r7, #4]
 8000828:	f000 fe64 	bl	80014f4 <ADC_Enable>
 800082c:	4603      	mov	r3, r0
 800082e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	2b00      	cmp	r3, #0
 8000834:	f040 8087 	bne.w	8000946 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800083c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000840:	f023 0301 	bic.w	r3, r3, #1
 8000844:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a41      	ldr	r2, [pc, #260]	; (8000958 <HAL_ADC_Start+0x154>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d105      	bne.n	8000862 <HAL_ADC_Start+0x5e>
 8000856:	4b41      	ldr	r3, [pc, #260]	; (800095c <HAL_ADC_Start+0x158>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800085e:	2b00      	cmp	r3, #0
 8000860:	d115      	bne.n	800088e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000866:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	685b      	ldr	r3, [r3, #4]
 8000874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000878:	2b00      	cmp	r3, #0
 800087a:	d026      	beq.n	80008ca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000880:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000884:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800088c:	e01d      	b.n	80008ca <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000892:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a2f      	ldr	r2, [pc, #188]	; (800095c <HAL_ADC_Start+0x158>)
 80008a0:	4293      	cmp	r3, r2
 80008a2:	d004      	beq.n	80008ae <HAL_ADC_Start+0xaa>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a2b      	ldr	r2, [pc, #172]	; (8000958 <HAL_ADC_Start+0x154>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d10d      	bne.n	80008ca <HAL_ADC_Start+0xc6>
 80008ae:	4b2b      	ldr	r3, [pc, #172]	; (800095c <HAL_ADC_Start+0x158>)
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d007      	beq.n	80008ca <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80008c2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d006      	beq.n	80008e4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008da:	f023 0206 	bic.w	r2, r3, #6
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80008e2:	e002      	b.n	80008ea <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2200      	movs	r2, #0
 80008e8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	2200      	movs	r2, #0
 80008ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f06f 0202 	mvn.w	r2, #2
 80008fa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000906:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800090a:	d113      	bne.n	8000934 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000910:	4a11      	ldr	r2, [pc, #68]	; (8000958 <HAL_ADC_Start+0x154>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d105      	bne.n	8000922 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000916:	4b11      	ldr	r3, [pc, #68]	; (800095c <HAL_ADC_Start+0x158>)
 8000918:	685b      	ldr	r3, [r3, #4]
 800091a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800091e:	2b00      	cmp	r3, #0
 8000920:	d108      	bne.n	8000934 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	687a      	ldr	r2, [r7, #4]
 8000928:	6812      	ldr	r2, [r2, #0]
 800092a:	6892      	ldr	r2, [r2, #8]
 800092c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000930:	609a      	str	r2, [r3, #8]
 8000932:	e00c      	b.n	800094e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	6812      	ldr	r2, [r2, #0]
 800093c:	6892      	ldr	r2, [r2, #8]
 800093e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	e003      	b.n	800094e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2200      	movs	r2, #0
 800094a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800094e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000950:	4618      	mov	r0, r3
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40012800 	.word	0x40012800
 800095c:	40012400 	.word	0x40012400

08000960 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000968:	2300      	movs	r3, #0
 800096a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000972:	2b01      	cmp	r3, #1
 8000974:	d101      	bne.n	800097a <HAL_ADC_Stop+0x1a>
 8000976:	2302      	movs	r3, #2
 8000978:	e01a      	b.n	80009b0 <HAL_ADC_Stop+0x50>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2201      	movs	r2, #1
 800097e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f000 fe08 	bl	8001598 <ADC_ConversionStop_Disable>
 8000988:	4603      	mov	r3, r0
 800098a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800098c:	7bfb      	ldrb	r3, [r7, #15]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d109      	bne.n	80009a6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000996:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800099a:	f023 0301 	bic.w	r3, r3, #1
 800099e:	f043 0201 	orr.w	r2, r3, #1
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2200      	movs	r2, #0
 80009aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80009ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	3710      	adds	r7, #16
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80009ca:	2300      	movs	r3, #0
 80009cc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80009ce:	f7ff fc95 	bl	80002fc <HAL_GetTick>
 80009d2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d00b      	beq.n	80009fa <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009e6:	f043 0220 	orr.w	r2, r3, #32
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2200      	movs	r2, #0
 80009f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e0c8      	b.n	8000b8c <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d12a      	bne.n	8000a5e <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d123      	bne.n	8000a5e <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000a16:	e01a      	b.n	8000a4e <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a1e:	d016      	beq.n	8000a4e <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d007      	beq.n	8000a36 <HAL_ADC_PollForConversion+0x7e>
 8000a26:	f7ff fc69 	bl	80002fc <HAL_GetTick>
 8000a2a:	4602      	mov	r2, r0
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	1ad2      	subs	r2, r2, r3
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d90b      	bls.n	8000a4e <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a3a:	f043 0204 	orr.w	r2, r3, #4
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2200      	movs	r2, #0
 8000a46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	e09e      	b.n	8000b8c <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f003 0302 	and.w	r3, r3, #2
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d0dd      	beq.n	8000a18 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000a5c:	e06c      	b.n	8000b38 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000a5e:	4b4d      	ldr	r3, [pc, #308]	; (8000b94 <HAL_ADC_PollForConversion+0x1dc>)
 8000a60:	681c      	ldr	r4, [r3, #0]
 8000a62:	2002      	movs	r0, #2
 8000a64:	f005 ffca 	bl	80069fc <HAL_RCCEx_GetPeriphCLKFreq>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	6919      	ldr	r1, [r3, #16]
 8000a74:	4b48      	ldr	r3, [pc, #288]	; (8000b98 <HAL_ADC_PollForConversion+0x1e0>)
 8000a76:	400b      	ands	r3, r1
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d118      	bne.n	8000aae <HAL_ADC_PollForConversion+0xf6>
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	68d9      	ldr	r1, [r3, #12]
 8000a82:	4b46      	ldr	r3, [pc, #280]	; (8000b9c <HAL_ADC_PollForConversion+0x1e4>)
 8000a84:	400b      	ands	r3, r1
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d111      	bne.n	8000aae <HAL_ADC_PollForConversion+0xf6>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	6919      	ldr	r1, [r3, #16]
 8000a90:	4b43      	ldr	r3, [pc, #268]	; (8000ba0 <HAL_ADC_PollForConversion+0x1e8>)
 8000a92:	400b      	ands	r3, r1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d108      	bne.n	8000aaa <HAL_ADC_PollForConversion+0xf2>
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	68d9      	ldr	r1, [r3, #12]
 8000a9e:	4b41      	ldr	r3, [pc, #260]	; (8000ba4 <HAL_ADC_PollForConversion+0x1ec>)
 8000aa0:	400b      	ands	r3, r1
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <HAL_ADC_PollForConversion+0xf2>
 8000aa6:	2314      	movs	r3, #20
 8000aa8:	e020      	b.n	8000aec <HAL_ADC_PollForConversion+0x134>
 8000aaa:	2329      	movs	r3, #41	; 0x29
 8000aac:	e01e      	b.n	8000aec <HAL_ADC_PollForConversion+0x134>
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	6919      	ldr	r1, [r3, #16]
 8000ab4:	4b3a      	ldr	r3, [pc, #232]	; (8000ba0 <HAL_ADC_PollForConversion+0x1e8>)
 8000ab6:	400b      	ands	r3, r1
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d106      	bne.n	8000aca <HAL_ADC_PollForConversion+0x112>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	68d9      	ldr	r1, [r3, #12]
 8000ac2:	4b38      	ldr	r3, [pc, #224]	; (8000ba4 <HAL_ADC_PollForConversion+0x1ec>)
 8000ac4:	400b      	ands	r3, r1
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d00d      	beq.n	8000ae6 <HAL_ADC_PollForConversion+0x12e>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	6919      	ldr	r1, [r3, #16]
 8000ad0:	4b35      	ldr	r3, [pc, #212]	; (8000ba8 <HAL_ADC_PollForConversion+0x1f0>)
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d108      	bne.n	8000aea <HAL_ADC_PollForConversion+0x132>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	68d9      	ldr	r1, [r3, #12]
 8000ade:	4b32      	ldr	r3, [pc, #200]	; (8000ba8 <HAL_ADC_PollForConversion+0x1f0>)
 8000ae0:	400b      	ands	r3, r1
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d101      	bne.n	8000aea <HAL_ADC_PollForConversion+0x132>
 8000ae6:	2354      	movs	r3, #84	; 0x54
 8000ae8:	e000      	b.n	8000aec <HAL_ADC_PollForConversion+0x134>
 8000aea:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000aec:	fb03 f302 	mul.w	r3, r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000af2:	e01d      	b.n	8000b30 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000afa:	d016      	beq.n	8000b2a <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d007      	beq.n	8000b12 <HAL_ADC_PollForConversion+0x15a>
 8000b02:	f7ff fbfb 	bl	80002fc <HAL_GetTick>
 8000b06:	4602      	mov	r2, r0
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	1ad2      	subs	r2, r2, r3
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	429a      	cmp	r2, r3
 8000b10:	d90b      	bls.n	8000b2a <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b16:	f043 0204 	orr.w	r2, r3, #4
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8000b26:	2303      	movs	r3, #3
 8000b28:	e030      	b.n	8000b8c <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d3dd      	bcc.n	8000af4 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f06f 0212 	mvn.w	r2, #18
 8000b40:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	689b      	ldr	r3, [r3, #8]
 8000b54:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b58:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b5c:	d115      	bne.n	8000b8a <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	68db      	ldr	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d111      	bne.n	8000b8a <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d105      	bne.n	8000b8a <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b82:	f043 0201 	orr.w	r2, r3, #1
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	371c      	adds	r7, #28
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd90      	pop	{r4, r7, pc}
 8000b94:	20000010 	.word	0x20000010
 8000b98:	24924924 	.word	0x24924924
 8000b9c:	00924924 	.word	0x00924924
 8000ba0:	12492492 	.word	0x12492492
 8000ba4:	00492492 	.word	0x00492492
 8000ba8:	00249249 	.word	0x00249249

08000bac <HAL_ADC_PollForEvent>:
  *            @arg ADC_AWD_EVENT: ADC Analog watchdog event.
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef* hadc, uint32_t EventType, uint32_t Timeout)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U; 
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EVENT_TYPE(EventType));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000bbc:	f7ff fb9e 	bl	80002fc <HAL_GetTick>
 8000bc0:	6178      	str	r0, [r7, #20]
  
  /* Check selected event flag */
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8000bc2:	e01a      	b.n	8000bfa <HAL_ADC_PollForEvent+0x4e>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bca:	d016      	beq.n	8000bfa <HAL_ADC_PollForEvent+0x4e>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d007      	beq.n	8000be2 <HAL_ADC_PollForEvent+0x36>
 8000bd2:	f7ff fb93 	bl	80002fc <HAL_GetTick>
 8000bd6:	4602      	mov	r2, r0
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	1ad2      	subs	r2, r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d90b      	bls.n	8000bfa <HAL_ADC_PollForEvent+0x4e>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be6:	f043 0204 	orr.w	r2, r3, #4
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_TIMEOUT;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	e013      	b.n	8000c22 <HAL_ADC_PollForEvent+0x76>
  while(__HAL_ADC_GET_FLAG(hadc, EventType) == RESET)
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	68bb      	ldr	r3, [r7, #8]
 8000c02:	401a      	ands	r2, r3
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d1dc      	bne.n	8000bc4 <HAL_ADC_PollForEvent+0x18>
    }
  }
  
  /* Analog watchdog (level out of window) event */
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	629a      	str	r2, [r3, #40]	; 0x28
    
  /* Clear ADC analog watchdog flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f06f 0201 	mvn.w	r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]
  
  /* Return ADC state */
  return HAL_OK;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3718      	adds	r7, #24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b084      	sub	sp, #16
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c32:	2300      	movs	r3, #0
 8000c34:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d101      	bne.n	8000c44 <HAL_ADC_Start_IT+0x1a>
 8000c40:	2302      	movs	r3, #2
 8000c42:	e0a0      	b.n	8000d86 <HAL_ADC_Start_IT+0x15c>
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2201      	movs	r2, #1
 8000c48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f000 fc51 	bl	80014f4 <ADC_Enable>
 8000c52:	4603      	mov	r3, r0
 8000c54:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	f040 808f 	bne.w	8000d7c <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c62:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c66:	f023 0301 	bic.w	r3, r3, #1
 8000c6a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a46      	ldr	r2, [pc, #280]	; (8000d90 <HAL_ADC_Start_IT+0x166>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d105      	bne.n	8000c88 <HAL_ADC_Start_IT+0x5e>
 8000c7c:	4b45      	ldr	r3, [pc, #276]	; (8000d94 <HAL_ADC_Start_IT+0x16a>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d115      	bne.n	8000cb4 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c8c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d026      	beq.n	8000cf0 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000caa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000cb2:	e01d      	b.n	8000cf0 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cb8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a33      	ldr	r2, [pc, #204]	; (8000d94 <HAL_ADC_Start_IT+0x16a>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d004      	beq.n	8000cd4 <HAL_ADC_Start_IT+0xaa>
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4a30      	ldr	r2, [pc, #192]	; (8000d90 <HAL_ADC_Start_IT+0x166>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d10d      	bne.n	8000cf0 <HAL_ADC_Start_IT+0xc6>
 8000cd4:	4b2f      	ldr	r3, [pc, #188]	; (8000d94 <HAL_ADC_Start_IT+0x16a>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d007      	beq.n	8000cf0 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ce8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d006      	beq.n	8000d0a <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	f023 0206 	bic.w	r2, r3, #6
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d08:	e002      	b.n	8000d10 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f06f 0202 	mvn.w	r2, #2
 8000d20:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	6852      	ldr	r2, [r2, #4]
 8000d2c:	f042 0220 	orr.w	r2, r2, #32
 8000d30:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	689b      	ldr	r3, [r3, #8]
 8000d38:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000d3c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000d40:	d113      	bne.n	8000d6a <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d46:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <HAL_ADC_Start_IT+0x166>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d105      	bne.n	8000d58 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <HAL_ADC_Start_IT+0x16a>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d108      	bne.n	8000d6a <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	6812      	ldr	r2, [r2, #0]
 8000d60:	6892      	ldr	r2, [r2, #8]
 8000d62:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000d66:	609a      	str	r2, [r3, #8]
 8000d68:	e00c      	b.n	8000d84 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	687a      	ldr	r2, [r7, #4]
 8000d70:	6812      	ldr	r2, [r2, #0]
 8000d72:	6892      	ldr	r2, [r2, #8]
 8000d74:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	e003      	b.n	8000d84 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40012800 	.word	0x40012800
 8000d94:	40012400 	.word	0x40012400

08000d98 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d101      	bne.n	8000db2 <HAL_ADC_Stop_IT+0x1a>
 8000dae:	2302      	movs	r3, #2
 8000db0:	e022      	b.n	8000df8 <HAL_ADC_Stop_IT+0x60>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2201      	movs	r2, #1
 8000db6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f000 fbec 	bl	8001598 <ADC_ConversionStop_Disable>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d111      	bne.n	8000dee <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	6812      	ldr	r2, [r2, #0]
 8000dd2:	6852      	ldr	r2, [r2, #4]
 8000dd4:	f022 0220 	bic.w	r2, r2, #32
 8000dd8:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dde:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000de2:	f023 0301 	bic.w	r3, r3, #1
 8000de6:	f043 0201 	orr.w	r2, r3, #1
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2200      	movs	r2, #0
 8000df2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3710      	adds	r7, #16
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a64      	ldr	r2, [pc, #400]	; (8000fa8 <HAL_ADC_Start_DMA+0x1a8>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d004      	beq.n	8000e24 <HAL_ADC_Start_DMA+0x24>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a63      	ldr	r2, [pc, #396]	; (8000fac <HAL_ADC_Start_DMA+0x1ac>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d106      	bne.n	8000e32 <HAL_ADC_Start_DMA+0x32>
 8000e24:	4b60      	ldr	r3, [pc, #384]	; (8000fa8 <HAL_ADC_Start_DMA+0x1a8>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	f040 80b3 	bne.w	8000f98 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d101      	bne.n	8000e40 <HAL_ADC_Start_DMA+0x40>
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	e0ae      	b.n	8000f9e <HAL_ADC_Start_DMA+0x19e>
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2201      	movs	r2, #1
 8000e44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e48:	68f8      	ldr	r0, [r7, #12]
 8000e4a:	f000 fb53 	bl	80014f4 <ADC_Enable>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e52:	7dfb      	ldrb	r3, [r7, #23]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	f040 809a 	bne.w	8000f8e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e5e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e62:	f023 0301 	bic.w	r3, r3, #1
 8000e66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a4e      	ldr	r2, [pc, #312]	; (8000fac <HAL_ADC_Start_DMA+0x1ac>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d105      	bne.n	8000e84 <HAL_ADC_Start_DMA+0x84>
 8000e78:	4b4b      	ldr	r3, [pc, #300]	; (8000fa8 <HAL_ADC_Start_DMA+0x1a8>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d115      	bne.n	8000eb0 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d026      	beq.n	8000eec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ea6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000eae:	e01d      	b.n	8000eec <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a39      	ldr	r2, [pc, #228]	; (8000fa8 <HAL_ADC_Start_DMA+0x1a8>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d004      	beq.n	8000ed0 <HAL_ADC_Start_DMA+0xd0>
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a38      	ldr	r2, [pc, #224]	; (8000fac <HAL_ADC_Start_DMA+0x1ac>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d10d      	bne.n	8000eec <HAL_ADC_Start_DMA+0xec>
 8000ed0:	4b35      	ldr	r3, [pc, #212]	; (8000fa8 <HAL_ADC_Start_DMA+0x1a8>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d007      	beq.n	8000eec <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ee0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ee4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d006      	beq.n	8000f06 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efc:	f023 0206 	bic.w	r2, r3, #6
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f04:	e002      	b.n	8000f0c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	4a25      	ldr	r2, [pc, #148]	; (8000fb0 <HAL_ADC_Start_DMA+0x1b0>)
 8000f1a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6a1b      	ldr	r3, [r3, #32]
 8000f20:	4a24      	ldr	r2, [pc, #144]	; (8000fb4 <HAL_ADC_Start_DMA+0x1b4>)
 8000f22:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	4a23      	ldr	r2, [pc, #140]	; (8000fb8 <HAL_ADC_Start_DMA+0x1b8>)
 8000f2a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f06f 0202 	mvn.w	r2, #2
 8000f34:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	6812      	ldr	r2, [r2, #0]
 8000f3e:	6892      	ldr	r2, [r2, #8]
 8000f40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f44:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	6a18      	ldr	r0, [r3, #32]
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	334c      	adds	r3, #76	; 0x4c
 8000f50:	4619      	mov	r1, r3
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f003 f9e5 	bl	8004324 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000f64:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000f68:	d108      	bne.n	8000f7c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	68fa      	ldr	r2, [r7, #12]
 8000f70:	6812      	ldr	r2, [r2, #0]
 8000f72:	6892      	ldr	r2, [r2, #8]
 8000f74:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000f78:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000f7a:	e00f      	b.n	8000f9c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	6812      	ldr	r2, [r2, #0]
 8000f84:	6892      	ldr	r2, [r2, #8]
 8000f86:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f8a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8000f8c:	e006      	b.n	8000f9c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8000f96:	e001      	b.n	8000f9c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40012400 	.word	0x40012400
 8000fac:	40012800 	.word	0x40012800
 8000fb0:	0800160d 	.word	0x0800160d
 8000fb4:	08001689 	.word	0x08001689
 8000fb8:	080016a5 	.word	0x080016a5

08000fbc <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d101      	bne.n	8000fd6 <HAL_ADC_Stop_DMA+0x1a>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	e033      	b.n	800103e <HAL_ADC_Stop_DMA+0x82>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	f000 fada 	bl	8001598 <ADC_ConversionStop_Disable>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d122      	bne.n	8001034 <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	6812      	ldr	r2, [r2, #0]
 8000ff6:	6892      	ldr	r2, [r2, #8]
 8000ff8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000ffc:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6a1b      	ldr	r3, [r3, #32]
 8001002:	4618      	mov	r0, r3
 8001004:	f003 f9ed 	bl	80043e2 <HAL_DMA_Abort>
 8001008:	4603      	mov	r3, r0
 800100a:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10a      	bne.n	8001028 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001016:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800101a:	f023 0301 	bic.w	r3, r3, #1
 800101e:	f043 0201 	orr.w	r2, r3, #1
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	629a      	str	r2, [r3, #40]	; 0x28
 8001026:	e005      	b.n	8001034 <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800102c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0320 	and.w	r3, r3, #32
 8001070:	2b20      	cmp	r3, #32
 8001072:	d140      	bne.n	80010f6 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b02      	cmp	r3, #2
 8001080:	d139      	bne.n	80010f6 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	f003 0310 	and.w	r3, r3, #16
 800108a:	2b00      	cmp	r3, #0
 800108c:	d105      	bne.n	800109a <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001092:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80010a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010a8:	d11d      	bne.n	80010e6 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d119      	bne.n	80010e6 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	6812      	ldr	r2, [r2, #0]
 80010ba:	6852      	ldr	r2, [r2, #4]
 80010bc:	f022 0220 	bic.w	r2, r2, #32
 80010c0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d105      	bne.n	80010e6 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010de:	f043 0201 	orr.w	r2, r3, #1
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 f87c 	bl	80011e4 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f06f 0212 	mvn.w	r2, #18
 80010f4:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001100:	2b80      	cmp	r3, #128	; 0x80
 8001102:	d14f      	bne.n	80011a4 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0304 	and.w	r3, r3, #4
 800110e:	2b04      	cmp	r3, #4
 8001110:	d148      	bne.n	80011a4 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001116:	f003 0310 	and.w	r3, r3, #16
 800111a:	2b00      	cmp	r3, #0
 800111c:	d105      	bne.n	800112a <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001122:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001134:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001138:	d012      	beq.n	8001160 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001144:	2b00      	cmp	r3, #0
 8001146:	d125      	bne.n	8001194 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001152:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001156:	d11d      	bne.n	8001194 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800115c:	2b00      	cmp	r3, #0
 800115e:	d119      	bne.n	8001194 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6812      	ldr	r2, [r2, #0]
 8001168:	6852      	ldr	r2, [r2, #4]
 800116a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800116e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001174:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001184:	2b00      	cmp	r3, #0
 8001186:	d105      	bne.n	8001194 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800118c:	f043 0201 	orr.w	r2, r3, #1
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f000 ff25 	bl	8001fe4 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f06f 020c 	mvn.w	r2, #12
 80011a2:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ae:	2b40      	cmp	r3, #64	; 0x40
 80011b0:	d114      	bne.n	80011dc <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0301 	and.w	r3, r3, #1
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d10d      	bne.n	80011dc <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 f81b 	bl	8001208 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f06f 0201 	mvn.w	r2, #1
 80011da:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80011ec:	bf00      	nop
 80011ee:	370c      	adds	r7, #12
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bc80      	pop	{r7}
 80011f4:	4770      	bx	lr

080011f6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr

08001208 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800121a:	b480      	push	{r7}
 800121c:	b083      	sub	sp, #12
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr

0800122c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800122c:	b490      	push	{r4, r7}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
 8001234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800123a:	2300      	movs	r3, #0
 800123c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001244:	2b01      	cmp	r3, #1
 8001246:	d101      	bne.n	800124c <HAL_ADC_ConfigChannel+0x20>
 8001248:	2302      	movs	r3, #2
 800124a:	e0dc      	b.n	8001406 <HAL_ADC_ConfigChannel+0x1da>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2201      	movs	r2, #1
 8001250:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	2b06      	cmp	r3, #6
 800125a:	d81c      	bhi.n	8001296 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6819      	ldr	r1, [r3, #0]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4413      	add	r3, r2
 8001270:	3b05      	subs	r3, #5
 8001272:	221f      	movs	r2, #31
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	4018      	ands	r0, r3
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	681c      	ldr	r4, [r3, #0]
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	4613      	mov	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	4413      	add	r3, r2
 800128a:	3b05      	subs	r3, #5
 800128c:	fa04 f303 	lsl.w	r3, r4, r3
 8001290:	4303      	orrs	r3, r0
 8001292:	634b      	str	r3, [r1, #52]	; 0x34
 8001294:	e03c      	b.n	8001310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2b0c      	cmp	r3, #12
 800129c:	d81c      	bhi.n	80012d8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6819      	ldr	r1, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	3b23      	subs	r3, #35	; 0x23
 80012b4:	221f      	movs	r2, #31
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	4018      	ands	r0, r3
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681c      	ldr	r4, [r3, #0]
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685a      	ldr	r2, [r3, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	3b23      	subs	r3, #35	; 0x23
 80012ce:	fa04 f303 	lsl.w	r3, r4, r3
 80012d2:	4303      	orrs	r3, r0
 80012d4:	630b      	str	r3, [r1, #48]	; 0x30
 80012d6:	e01b      	b.n	8001310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6819      	ldr	r1, [r3, #0]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	3b41      	subs	r3, #65	; 0x41
 80012ee:	221f      	movs	r2, #31
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43db      	mvns	r3, r3
 80012f6:	4018      	ands	r0, r3
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681c      	ldr	r4, [r3, #0]
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	4613      	mov	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	3b41      	subs	r3, #65	; 0x41
 8001308:	fa04 f303 	lsl.w	r3, r4, r3
 800130c:	4303      	orrs	r3, r0
 800130e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b09      	cmp	r3, #9
 8001316:	d91c      	bls.n	8001352 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6819      	ldr	r1, [r3, #0]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68d8      	ldr	r0, [r3, #12]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4613      	mov	r3, r2
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	3b1e      	subs	r3, #30
 800132e:	2207      	movs	r2, #7
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	43db      	mvns	r3, r3
 8001336:	4018      	ands	r0, r3
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	689c      	ldr	r4, [r3, #8]
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	4613      	mov	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4413      	add	r3, r2
 8001346:	3b1e      	subs	r3, #30
 8001348:	fa04 f303 	lsl.w	r3, r4, r3
 800134c:	4303      	orrs	r3, r0
 800134e:	60cb      	str	r3, [r1, #12]
 8001350:	e019      	b.n	8001386 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6819      	ldr	r1, [r3, #0]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6918      	ldr	r0, [r3, #16]
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4613      	mov	r3, r2
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	4413      	add	r3, r2
 8001366:	2207      	movs	r2, #7
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	4018      	ands	r0, r3
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689c      	ldr	r4, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	fa04 f303 	lsl.w	r3, r4, r3
 8001382:	4303      	orrs	r3, r0
 8001384:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b10      	cmp	r3, #16
 800138c:	d003      	beq.n	8001396 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001392:	2b11      	cmp	r3, #17
 8001394:	d132      	bne.n	80013fc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a1d      	ldr	r2, [pc, #116]	; (8001410 <HAL_ADC_ConfigChannel+0x1e4>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d125      	bne.n	80013ec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d126      	bne.n	80013fc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	6892      	ldr	r2, [r2, #8]
 80013b8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80013bc:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b10      	cmp	r3, #16
 80013c4:	d11a      	bne.n	80013fc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013c6:	4b13      	ldr	r3, [pc, #76]	; (8001414 <HAL_ADC_ConfigChannel+0x1e8>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a13      	ldr	r2, [pc, #76]	; (8001418 <HAL_ADC_ConfigChannel+0x1ec>)
 80013cc:	fba2 2303 	umull	r2, r3, r2, r3
 80013d0:	0c9a      	lsrs	r2, r3, #18
 80013d2:	4613      	mov	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013dc:	e002      	b.n	80013e4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f9      	bne.n	80013de <HAL_ADC_ConfigChannel+0x1b2>
 80013ea:	e007      	b.n	80013fc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f0:	f043 0220 	orr.w	r2, r3, #32
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2200      	movs	r2, #0
 8001400:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bc90      	pop	{r4, r7}
 800140e:	4770      	bx	lr
 8001410:	40012400 	.word	0x40012400
 8001414:	20000010 	.word	0x20000010
 8001418:	431bde83 	.word	0x431bde83

0800141c <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a24      	ldr	r2, [pc, #144]	; (80014bc <HAL_ADC_AnalogWDGConfig+0xa0>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d003      	beq.n	8001438 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001434:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <HAL_ADC_AnalogWDGConfig+0xa4>)
 8001436:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800143e:	2b01      	cmp	r3, #1
 8001440:	d101      	bne.n	8001446 <HAL_ADC_AnalogWDGConfig+0x2a>
 8001442:	2302      	movs	r3, #2
 8001444:	e035      	b.n	80014b2 <HAL_ADC_AnalogWDGConfig+0x96>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2201      	movs	r2, #1
 800144a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d108      	bne.n	8001468 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	6852      	ldr	r2, [r2, #4]
 8001460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	e007      	b.n	8001478 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	6852      	ldr	r2, [r2, #4]
 8001472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001476:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6859      	ldr	r1, [r3, #4]
 8001482:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <HAL_ADC_AnalogWDGConfig+0xa8>)
 8001484:	400b      	ands	r3, r1
 8001486:	6839      	ldr	r1, [r7, #0]
 8001488:	6808      	ldr	r0, [r1, #0]
 800148a:	6839      	ldr	r1, [r7, #0]
 800148c:	6849      	ldr	r1, [r1, #4]
 800148e:	4301      	orrs	r1, r0
 8001490:	430b      	orrs	r3, r1
 8001492:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	68d2      	ldr	r2, [r2, #12]
 800149c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	6912      	ldr	r2, [r2, #16]
 80014a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	00800200 	.word	0x00800200
 80014c0:	00400200 	.word	0x00400200
 80014c4:	ff3ffde0 	.word	0xff3ffde0

080014c8 <HAL_ADC_GetState>:
  * @brief  return the ADC state
  * @param  hadc: ADC handle
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef* hadc)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr

080014de <HAL_ADC_GetError>:
  * @brief  Return the ADC error code
  * @param  hadc: ADC handle
  * @retval ADC Error Code
  */
uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  return hadc->ErrorCode;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b01      	cmp	r3, #1
 8001510:	d039      	beq.n	8001586 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	6892      	ldr	r2, [r2, #8]
 800151c:	f042 0201 	orr.w	r2, r2, #1
 8001520:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <ADC_Enable+0x9c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a1b      	ldr	r2, [pc, #108]	; (8001594 <ADC_Enable+0xa0>)
 8001528:	fba2 2303 	umull	r2, r3, r2, r3
 800152c:	0c9b      	lsrs	r3, r3, #18
 800152e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001530:	e002      	b.n	8001538 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	3b01      	subs	r3, #1
 8001536:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1f9      	bne.n	8001532 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800153e:	f7fe fedd 	bl	80002fc <HAL_GetTick>
 8001542:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001544:	e018      	b.n	8001578 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001546:	f7fe fed9 	bl	80002fc <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d911      	bls.n	8001578 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001558:	f043 0210 	orr.w	r2, r3, #16
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001564:	f043 0201 	orr.w	r2, r3, #1
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e007      	b.n	8001588 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f003 0301 	and.w	r3, r3, #1
 8001582:	2b01      	cmp	r3, #1
 8001584:	d1df      	bne.n	8001546 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000010 	.word	0x20000010
 8001594:	431bde83 	.word	0x431bde83

08001598 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d127      	bne.n	8001602 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	6892      	ldr	r2, [r2, #8]
 80015bc:	f022 0201 	bic.w	r2, r2, #1
 80015c0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80015c2:	f7fe fe9b 	bl	80002fc <HAL_GetTick>
 80015c6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015c8:	e014      	b.n	80015f4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80015ca:	f7fe fe97 	bl	80002fc <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d90d      	bls.n	80015f4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015dc:	f043 0210 	orr.w	r2, r3, #16
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e8:	f043 0201 	orr.w	r2, r3, #1
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e007      	b.n	8001604 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 0301 	and.w	r3, r3, #1
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d0e3      	beq.n	80015ca <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001618:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001622:	2b00      	cmp	r3, #0
 8001624:	d127      	bne.n	8001676 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800162a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800163c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001640:	d115      	bne.n	800166e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001646:	2b00      	cmp	r3, #0
 8001648:	d111      	bne.n	800166e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800165a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d105      	bne.n	800166e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001666:	f043 0201 	orr.w	r2, r3, #1
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f7ff fdb8 	bl	80011e4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001674:	e004      	b.n	8001680 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6a1b      	ldr	r3, [r3, #32]
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	4798      	blx	r3
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	f7ff fdad 	bl	80011f6 <HAL_ADC_ConvHalfCpltCallback>
}
 800169c:	bf00      	nop
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b0:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c2:	f043 0204 	orr.w	r2, r3, #4
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80016ca:	68f8      	ldr	r0, [r7, #12]
 80016cc:	f7ff fda5 	bl	800121a <HAL_ADC_ErrorCallback>
}
 80016d0:	bf00      	nop
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016d8:	b590      	push	{r4, r7, lr}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e0:	2300      	movs	r3, #0
 80016e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d101      	bne.n	80016f6 <HAL_ADCEx_Calibration_Start+0x1e>
 80016f2:	2302      	movs	r3, #2
 80016f4:	e086      	b.n	8001804 <HAL_ADCEx_Calibration_Start+0x12c>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ff4a 	bl	8001598 <ADC_ConversionStop_Disable>
 8001704:	4603      	mov	r3, r0
 8001706:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001708:	7dfb      	ldrb	r3, [r7, #23]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d175      	bne.n	80017fa <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001712:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001716:	f023 0302 	bic.w	r3, r3, #2
 800171a:	f043 0202 	orr.w	r2, r3, #2
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001722:	4b3a      	ldr	r3, [pc, #232]	; (800180c <HAL_ADCEx_Calibration_Start+0x134>)
 8001724:	681c      	ldr	r4, [r3, #0]
 8001726:	2002      	movs	r0, #2
 8001728:	f005 f968 	bl	80069fc <HAL_RCCEx_GetPeriphCLKFreq>
 800172c:	4603      	mov	r3, r0
 800172e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8001732:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8001734:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8001736:	e002      	b.n	800173e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	3b01      	subs	r3, #1
 800173c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1f9      	bne.n	8001738 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff fed5 	bl	80014f4 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6812      	ldr	r2, [r2, #0]
 8001752:	6892      	ldr	r2, [r2, #8]
 8001754:	f042 0208 	orr.w	r2, r2, #8
 8001758:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800175a:	f7fe fdcf 	bl	80002fc <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8001760:	e014      	b.n	800178c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001762:	f7fe fdcb 	bl	80002fc <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b0a      	cmp	r3, #10
 800176e:	d90d      	bls.n	800178c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001774:	f023 0312 	bic.w	r3, r3, #18
 8001778:	f043 0210 	orr.w	r2, r3, #16
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e03b      	b.n	8001804 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1e3      	bne.n	8001762 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	687a      	ldr	r2, [r7, #4]
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	6892      	ldr	r2, [r2, #8]
 80017a4:	f042 0204 	orr.w	r2, r2, #4
 80017a8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80017aa:	f7fe fda7 	bl	80002fc <HAL_GetTick>
 80017ae:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80017b0:	e014      	b.n	80017dc <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80017b2:	f7fe fda3 	bl	80002fc <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b0a      	cmp	r3, #10
 80017be:	d90d      	bls.n	80017dc <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	f023 0312 	bic.w	r3, r3, #18
 80017c8:	f043 0210 	orr.w	r2, r3, #16
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e013      	b.n	8001804 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 0304 	and.w	r3, r3, #4
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d1e3      	bne.n	80017b2 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ee:	f023 0303 	bic.w	r3, r3, #3
 80017f2:	f043 0201 	orr.w	r2, r3, #1
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001802:	7dfb      	ldrb	r3, [r7, #23]
}
 8001804:	4618      	mov	r0, r3
 8001806:	371c      	adds	r7, #28
 8001808:	46bd      	mov	sp, r7
 800180a:	bd90      	pop	{r4, r7, pc}
 800180c:	20000010 	.word	0x20000010

08001810 <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001818:	2300      	movs	r3, #0
 800181a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001822:	2b01      	cmp	r3, #1
 8001824:	d101      	bne.n	800182a <HAL_ADCEx_InjectedStart+0x1a>
 8001826:	2302      	movs	r3, #2
 8001828:	e070      	b.n	800190c <HAL_ADCEx_InjectedStart+0xfc>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fe5e 	bl	80014f4 <ADC_Enable>
 8001838:	4603      	mov	r3, r0
 800183a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d15f      	bne.n	8001902 <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a2e      	ldr	r2, [pc, #184]	; (8001914 <HAL_ADCEx_InjectedStart+0x104>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d105      	bne.n	800186c <HAL_ADCEx_InjectedStart+0x5c>
 8001860:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_ADCEx_InjectedStart+0x108>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d106      	bne.n	800187a <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	629a      	str	r2, [r3, #40]	; 0x28
 8001878:	e005      	b.n	8001886 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188e:	2b00      	cmp	r3, #0
 8001890:	d102      	bne.n	8001898 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f06f 0204 	mvn.w	r2, #4
 80018a8:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d128      	bne.n	800190a <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80018c2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80018c6:	d113      	bne.n	80018f0 <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80018cc:	4a11      	ldr	r2, [pc, #68]	; (8001914 <HAL_ADCEx_InjectedStart+0x104>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d105      	bne.n	80018de <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80018d2:	4b11      	ldr	r3, [pc, #68]	; (8001918 <HAL_ADCEx_InjectedStart+0x108>)
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d108      	bne.n	80018f0 <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	6892      	ldr	r2, [r2, #8]
 80018e8:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	e00c      	b.n	800190a <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	6892      	ldr	r2, [r2, #8]
 80018fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	e003      	b.n	800190a <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800190a:	7bfb      	ldrb	r3, [r7, #15]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40012800 	.word	0x40012800
 8001918:	40012400 	.word	0x40012400

0800191c <HAL_ADCEx_InjectedStop>:
  * @note   In case of auto-injection mode, HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001924:	2300      	movs	r3, #0
 8001926:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <HAL_ADCEx_InjectedStop+0x1a>
 8001932:	2302      	movs	r3, #2
 8001934:	e030      	b.n	8001998 <HAL_ADCEx_InjectedStop+0x7c>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001946:	2b00      	cmp	r3, #0
 8001948:	d119      	bne.n	800197e <HAL_ADCEx_InjectedStop+0x62>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8001954:	2b00      	cmp	r3, #0
 8001956:	d112      	bne.n	800197e <HAL_ADCEx_InjectedStop+0x62>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fe1d 	bl	8001598 <ADC_ConversionStop_Disable>
 800195e:	4603      	mov	r3, r0
 8001960:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001962:	7bfb      	ldrb	r3, [r7, #15]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d112      	bne.n	800198e <HAL_ADCEx_InjectedStop+0x72>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001970:	f023 0301 	bic.w	r3, r3, #1
 8001974:	f043 0201 	orr.w	r2, r3, #1
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 800197c:	e007      	b.n	800198e <HAL_ADCEx_InjectedStop+0x72>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001982:	f043 0220 	orr.w	r2, r3, #32
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001996:	7bfb      	ldrb	r3, [r7, #15]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80019a0:	b590      	push	{r4, r7, lr}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80019ae:	2300      	movs	r3, #0
 80019b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 80019b2:	f7fe fca3 	bl	80002fc <HAL_GetTick>
 80019b6:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d123      	bne.n	8001a0e <HAL_ADCEx_InjectedPollForConversion+0x6e>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 80019c6:	e01a      	b.n	80019fe <HAL_ADCEx_InjectedPollForConversion+0x5e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ce:	d016      	beq.n	80019fe <HAL_ADCEx_InjectedPollForConversion+0x5e>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d007      	beq.n	80019e6 <HAL_ADCEx_InjectedPollForConversion+0x46>
 80019d6:	f7fe fc91 	bl	80002fc <HAL_GetTick>
 80019da:	4602      	mov	r2, r0
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	1ad2      	subs	r2, r2, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d90b      	bls.n	80019fe <HAL_ADCEx_InjectedPollForConversion+0x5e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ea:	f043 0204 	orr.w	r2, r3, #4
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e0ad      	b.n	8001b5a <HAL_ADCEx_InjectedPollForConversion+0x1ba>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0304 	and.w	r3, r3, #4
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0dd      	beq.n	80019c8 <HAL_ADCEx_InjectedPollForConversion+0x28>
 8001a0c:	e06c      	b.n	8001ae8 <HAL_ADCEx_InjectedPollForConversion+0x148>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001a0e:	4b55      	ldr	r3, [pc, #340]	; (8001b64 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 8001a10:	681c      	ldr	r4, [r3, #0]
 8001a12:	2002      	movs	r0, #2
 8001a14:	f004 fff2 	bl	80069fc <HAL_RCCEx_GetPeriphCLKFreq>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6919      	ldr	r1, [r3, #16]
 8001a24:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <HAL_ADCEx_InjectedPollForConversion+0x1c8>)
 8001a26:	400b      	ands	r3, r1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d118      	bne.n	8001a5e <HAL_ADCEx_InjectedPollForConversion+0xbe>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68d9      	ldr	r1, [r3, #12]
 8001a32:	4b4e      	ldr	r3, [pc, #312]	; (8001b6c <HAL_ADCEx_InjectedPollForConversion+0x1cc>)
 8001a34:	400b      	ands	r3, r1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d111      	bne.n	8001a5e <HAL_ADCEx_InjectedPollForConversion+0xbe>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6919      	ldr	r1, [r3, #16]
 8001a40:	4b4b      	ldr	r3, [pc, #300]	; (8001b70 <HAL_ADCEx_InjectedPollForConversion+0x1d0>)
 8001a42:	400b      	ands	r3, r1
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d108      	bne.n	8001a5a <HAL_ADCEx_InjectedPollForConversion+0xba>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68d9      	ldr	r1, [r3, #12]
 8001a4e:	4b49      	ldr	r3, [pc, #292]	; (8001b74 <HAL_ADCEx_InjectedPollForConversion+0x1d4>)
 8001a50:	400b      	ands	r3, r1
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_ADCEx_InjectedPollForConversion+0xba>
 8001a56:	2314      	movs	r3, #20
 8001a58:	e020      	b.n	8001a9c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 8001a5a:	2329      	movs	r3, #41	; 0x29
 8001a5c:	e01e      	b.n	8001a9c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6919      	ldr	r1, [r3, #16]
 8001a64:	4b42      	ldr	r3, [pc, #264]	; (8001b70 <HAL_ADCEx_InjectedPollForConversion+0x1d0>)
 8001a66:	400b      	ands	r3, r1
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d106      	bne.n	8001a7a <HAL_ADCEx_InjectedPollForConversion+0xda>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68d9      	ldr	r1, [r3, #12]
 8001a72:	4b40      	ldr	r3, [pc, #256]	; (8001b74 <HAL_ADCEx_InjectedPollForConversion+0x1d4>)
 8001a74:	400b      	ands	r3, r1
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d00d      	beq.n	8001a96 <HAL_ADCEx_InjectedPollForConversion+0xf6>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6919      	ldr	r1, [r3, #16]
 8001a80:	4b3d      	ldr	r3, [pc, #244]	; (8001b78 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8001a82:	400b      	ands	r3, r1
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d108      	bne.n	8001a9a <HAL_ADCEx_InjectedPollForConversion+0xfa>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68d9      	ldr	r1, [r3, #12]
 8001a8e:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8001a90:	400b      	ands	r3, r1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_ADCEx_InjectedPollForConversion+0xfa>
 8001a96:	2354      	movs	r3, #84	; 0x54
 8001a98:	e000      	b.n	8001a9c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 8001a9a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a9c:	fb03 f302 	mul.w	r3, r3, r2
 8001aa0:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001aa2:	e01d      	b.n	8001ae0 <HAL_ADCEx_InjectedPollForConversion+0x140>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aaa:	d016      	beq.n	8001ada <HAL_ADCEx_InjectedPollForConversion+0x13a>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <HAL_ADCEx_InjectedPollForConversion+0x122>
 8001ab2:	f7fe fc23 	bl	80002fc <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad2      	subs	r2, r2, r3
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d90b      	bls.n	8001ada <HAL_ADCEx_InjectedPollForConversion+0x13a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac6:	f043 0204 	orr.w	r2, r3, #4
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e03f      	b.n	8001b5a <HAL_ADCEx_InjectedPollForConversion+0x1ba>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3301      	adds	r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d3dd      	bcc.n	8001aa4 <HAL_ADCEx_InjectedPollForConversion+0x104>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f06f 020e 	mvn.w	r2, #14
 8001af0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001b08:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001b0c:	d012      	beq.n	8001b34 <HAL_ADCEx_InjectedPollForConversion+0x194>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d11d      	bne.n	8001b58 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001b26:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b2a:	d115      	bne.n	8001b58 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d111      	bne.n	8001b58 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b38:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d105      	bne.n	8001b58 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b50:	f043 0201 	orr.w	r2, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	371c      	adds	r7, #28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd90      	pop	{r4, r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000010 	.word	0x20000010
 8001b68:	24924924 	.word	0x24924924
 8001b6c:	00924924 	.word	0x00924924
 8001b70:	12492492 	.word	0x12492492
 8001b74:	00492492 	.word	0x00492492
 8001b78:	00249249 	.word	0x00249249

08001b7c <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b84:	2300      	movs	r3, #0
 8001b86:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d101      	bne.n	8001b96 <HAL_ADCEx_InjectedStart_IT+0x1a>
 8001b92:	2302      	movs	r3, #2
 8001b94:	e078      	b.n	8001c88 <HAL_ADCEx_InjectedStart_IT+0x10c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7ff fca8 	bl	80014f4 <ADC_Enable>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001ba8:	7bfb      	ldrb	r3, [r7, #15]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d167      	bne.n	8001c7e <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bb6:	f023 0301 	bic.w	r3, r3, #1
 8001bba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a32      	ldr	r2, [pc, #200]	; (8001c90 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d105      	bne.n	8001bd8 <HAL_ADCEx_InjectedStart_IT+0x5c>
 8001bcc:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <HAL_ADCEx_InjectedStart_IT+0x118>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d106      	bne.n	8001be6 <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bdc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	629a      	str	r2, [r3, #40]	; 0x28
 8001be4:	e005      	b.n	8001bf2 <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d102      	bne.n	8001c04 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0204 	mvn.w	r2, #4
 8001c14:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	6852      	ldr	r2, [r2, #4]
 8001c20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c24:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d128      	bne.n	8001c86 <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8001c3e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8001c42:	d113      	bne.n	8001c6c <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8001c48:	4a11      	ldr	r2, [pc, #68]	; (8001c90 <HAL_ADCEx_InjectedStart_IT+0x114>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d105      	bne.n	8001c5a <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001c4e:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <HAL_ADCEx_InjectedStart_IT+0x118>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d108      	bne.n	8001c6c <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	6812      	ldr	r2, [r2, #0]
 8001c62:	6892      	ldr	r2, [r2, #8]
 8001c64:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	e00c      	b.n	8001c86 <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	6892      	ldr	r2, [r2, #8]
 8001c76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	e003      	b.n	8001c86 <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40012800 	.word	0x40012800
 8001c94:	40012400 	.word	0x40012400

08001c98 <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADCEx_InjectedStop_IT+0x1a>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e038      	b.n	8001d24 <HAL_ADCEx_InjectedStop_IT+0x8c>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d121      	bne.n	8001d0a <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d11a      	bne.n	8001d0a <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff fc5f 	bl	8001598 <ADC_ConversionStop_Disable>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001cde:	7bfb      	ldrb	r3, [r7, #15]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d11a      	bne.n	8001d1a <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6812      	ldr	r2, [r2, #0]
 8001cec:	6852      	ldr	r2, [r2, #4]
 8001cee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cf2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cfc:	f023 0301 	bic.w	r3, r3, #1
 8001d00:	f043 0201 	orr.w	r2, r3, #1
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 8001d08:	e007      	b.n	8001d1a <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0e:	f043 0220 	orr.w	r2, r3, #32
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <HAL_ADCEx_MultiModeStart_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b092      	sub	sp, #72	; 0x48
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <HAL_ADCEx_MultiModeStart_DMA+0x20>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	e08f      	b.n	8001e6c <HAL_ADCEx_MultiModeStart_DMA+0x140>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001d54:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <HAL_ADCEx_MultiModeStart_DMA+0x148>)
 8001d56:	617b      	str	r3, [r7, #20]
  
  /* On STM32F1 devices, ADC slave regular group must be configured with      */
  /* conversion trigger ADC_SOFTWARE_START.                                   */
  /* Note: External trigger of ADC slave must be enabled, it is already done  */
  /*       into function "HAL_ADC_Init()".                                    */
  if(!ADC_IS_SOFTWARE_START_REGULAR(&tmphadcSlave))  
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001d60:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001d64:	d00b      	beq.n	8001d7e <HAL_ADCEx_MultiModeStart_DMA+0x52>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6a:	f043 0220 	orr.w	r2, r3, #32
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e076      	b.n	8001e6c <HAL_ADCEx_MultiModeStart_DMA+0x140>
  }
  
  /* Enable the ADC peripherals: master and slave (in case if not already     */
  /* enabled previously)                                                      */
  tmp_hal_status = ADC_Enable(hadc);
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f7ff fbb8 	bl	80014f4 <ADC_Enable>
 8001d84:	4603      	mov	r3, r0
 8001d86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  if (tmp_hal_status == HAL_OK)
 8001d8a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d107      	bne.n	8001da2 <HAL_ADCEx_MultiModeStart_DMA+0x76>
  {
    tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff fbac 	bl	80014f4 <ADC_Enable>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }
  
  /* Start conversion if all ADCs of multimode are effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001da2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d15a      	bne.n	8001e60 <HAL_ADCEx_MultiModeStart_DMA+0x134>
  {
    /* Set ADC state (ADC master)                                             */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dae:	4b32      	ldr	r3, [pc, #200]	; (8001e78 <HAL_ADCEx_MultiModeStart_DMA+0x14c>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_MULTIMODE_SLAVE,
                      HAL_ADC_STATE_REG_BUSY);
      
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d007      	beq.n	8001dd8 <HAL_ADCEx_MultiModeStart_DMA+0xac>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001dd0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2200      	movs	r2, #0
 8001de4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    
    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	4a24      	ldr	r2, [pc, #144]	; (8001e7c <HAL_ADCEx_MultiModeStart_DMA+0x150>)
 8001dec:	629a      	str	r2, [r3, #40]	; 0x28
       
    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	4a23      	ldr	r2, [pc, #140]	; (8001e80 <HAL_ADCEx_MultiModeStart_DMA+0x154>)
 8001df4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6a1b      	ldr	r3, [r3, #32]
 8001dfa:	4a22      	ldr	r2, [pc, #136]	; (8001e84 <HAL_ADCEx_MultiModeStart_DMA+0x158>)
 8001dfc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f06f 0202 	mvn.w	r2, #2
 8001e06:	601a      	str	r2, [r3, #0]
    
    /* Enable ADC DMA mode of ADC master */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	6812      	ldr	r2, [r2, #0]
 8001e10:	6892      	ldr	r2, [r2, #8]
 8001e12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e16:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6a18      	ldr	r0, [r3, #32]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	334c      	adds	r3, #76	; 0x4c
 8001e22:	4619      	mov	r1, r3
 8001e24:	68ba      	ldr	r2, [r7, #8]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f002 fa7c 	bl	8004324 <HAL_DMA_Start_IT>
    /* Start conversion of regular group if software start has been selected. */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e36:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e3a:	d108      	bne.n	8001e4e <HAL_ADCEx_MultiModeStart_DMA+0x122>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	6892      	ldr	r2, [r2, #8]
 8001e46:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	e00c      	b.n	8001e68 <HAL_ADCEx_MultiModeStart_DMA+0x13c>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68fa      	ldr	r2, [r7, #12]
 8001e54:	6812      	ldr	r2, [r2, #0]
 8001e56:	6892      	ldr	r2, [r2, #8]
 8001e58:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001e5c:	609a      	str	r2, [r3, #8]
 8001e5e:	e003      	b.n	8001e68 <HAL_ADCEx_MultiModeStart_DMA+0x13c>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3748      	adds	r7, #72	; 0x48
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40012800 	.word	0x40012800
 8001e78:	ffeffcfe 	.word	0xffeffcfe
 8001e7c:	0800160d 	.word	0x0800160d
 8001e80:	08001689 	.word	0x08001689
 8001e84:	080016a5 	.word	0x080016a5

08001e88 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param  hadc: ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef* hadc)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b090      	sub	sp, #64	; 0x40
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <HAL_ADCEx_MultiModeStop_DMA+0x1c>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e04f      	b.n	8001f44 <HAL_ADCEx_MultiModeStop_DMA+0xbc>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
 
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC master peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fb73 	bl	8001598 <ADC_ConversionStop_Disable>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  
  /* Check if ADC is effectively disabled */
  if(tmp_hal_status == HAL_OK)
 8001eb8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d13b      	bne.n	8001f38 <HAL_ADCEx_MultiModeStop_DMA+0xb0>
  {
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001ec0:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <HAL_ADCEx_MultiModeStop_DMA+0xc4>)
 8001ec2:	60fb      	str	r3, [r7, #12]

    /* Disable ADC slave peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(&tmphadcSlave);
 8001ec4:	f107 030c 	add.w	r3, r7, #12
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff fb65 	bl	8001598 <ADC_ConversionStop_Disable>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Check if ADC is effectively disabled */
    if(tmp_hal_status != HAL_OK)
 8001ed4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d00b      	beq.n	8001ef4 <HAL_ADCEx_MultiModeStop_DMA+0x6c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee0:	f043 0210 	orr.w	r2, r3, #16
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e027      	b.n	8001f44 <HAL_ADCEx_MultiModeStop_DMA+0xbc>
    }

    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	6892      	ldr	r2, [r2, #8]
 8001efe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f02:	609a      	str	r2, [r3, #8]
    
    /* Reset configuration of ADC DMA continuous request for dual mode */
    CLEAR_BIT(hadc->Instance->CR1, ADC_CR1_DUALMOD);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	6852      	ldr	r2, [r2, #4]
 8001f0e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001f12:	605a      	str	r2, [r3, #4]
        
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a1b      	ldr	r3, [r3, #32]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f002 fa62 	bl	80043e2 <HAL_DMA_Abort>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* Change ADC state (ADC master) */
    ADC_STATE_CLR_SET(hadc->State,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f28:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f2c:	f023 0301 	bic.w	r3, r3, #1
 8001f30:	f043 0201 	orr.w	r2, r3, #1
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3740      	adds	r7, #64	; 0x40
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40012800 	.word	0x40012800

08001f50 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b03      	cmp	r3, #3
 8001f62:	d009      	beq.n	8001f78 <HAL_ADCEx_InjectedGetValue+0x28>
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d002      	beq.n	8001f6e <HAL_ADCEx_InjectedGetValue+0x1e>
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d00a      	beq.n	8001f82 <HAL_ADCEx_InjectedGetValue+0x32>
 8001f6c:	e00e      	b.n	8001f8c <HAL_ADCEx_InjectedGetValue+0x3c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f74:	60fb      	str	r3, [r7, #12]
      break;
 8001f76:	e00e      	b.n	8001f96 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7e:	60fb      	str	r3, [r7, #12]
      break;
 8001f80:	e009      	b.n	8001f96 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	60fb      	str	r3, [r7, #12]
      break;
 8001f8a:	e004      	b.n	8001f96 <HAL_ADCEx_InjectedGetValue+0x46>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f92:	60fb      	str	r3, [r7, #12]
      break;
 8001f94:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8001f96:	68fb      	ldr	r3, [r7, #12]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_ADCEx_MultiModeGetValue>:
  *         in the selected multi mode.
  * @param  hadc: ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval The converted data value.
  */
uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef* hadc)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  uint32_t tmpDR = 0U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* On STM32F1 devices, ADC1 data register DR contains ADC2 conversions      */
  /* only if ADC1 DMA mode is enabled.                                        */
  tmpDR = hadc->Instance->DR;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb4:	60fb      	str	r3, [r7, #12]

  if (HAL_IS_BIT_CLR(ADC1->CR2, ADC_CR2_DMA))
 8001fb6:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <HAL_ADCEx_MultiModeGetValue+0x3a>)
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d105      	bne.n	8001fce <HAL_ADCEx_MultiModeGetValue+0x2c>
  {
    tmpDR |= (ADC2->DR << 16U);
 8001fc2:	4b07      	ldr	r3, [pc, #28]	; (8001fe0 <HAL_ADCEx_MultiModeGetValue+0x3e>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	041b      	lsls	r3, r3, #16
 8001fc8:	68fa      	ldr	r2, [r7, #12]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }
    
  /* Return ADC converted value */ 
  return tmpDR;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40012400 	.word	0x40012400
 8001fe0:	40012800 	.word	0x40012800

08001fe4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001ff6:	b4b0      	push	{r4, r5, r7}
 8001ff8:	b085      	sub	sp, #20
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
 8001ffe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002000:	2300      	movs	r3, #0
 8002002:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800200e:	2b01      	cmp	r3, #1
 8002010:	d101      	bne.n	8002016 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8002012:	2302      	movs	r3, #2
 8002014:	e179      	b.n	800230a <HAL_ADCEx_InjectedConfigChannel+0x314>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d119      	bne.n	800205a <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d10c      	bne.n	8002048 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002038:	0d9b      	lsrs	r3, r3, #22
 800203a:	059b      	lsls	r3, r3, #22
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	6809      	ldr	r1, [r1, #0]
 8002040:	03c9      	lsls	r1, r1, #15
 8002042:	430b      	orrs	r3, r1
 8002044:	6393      	str	r3, [r2, #56]	; 0x38
 8002046:	e04e      	b.n	80020e6 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	f043 0220 	orr.w	r2, r3, #32
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	73fb      	strb	r3, [r7, #15]
 8002058:	e045      	b.n	80020e6 <HAL_ADCEx_InjectedConfigChannel+0xf0>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	429a      	cmp	r2, r3
 8002064:	d829      	bhi.n	80020ba <HAL_ADCEx_InjectedConfigChannel+0xc4>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6819      	ldr	r1, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	1ad2      	subs	r2, r2, r3
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	330f      	adds	r3, #15
 8002082:	221f      	movs	r2, #31
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800208c:	43db      	mvns	r3, r3
 800208e:	4018      	ands	r0, r3
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	3b01      	subs	r3, #1
 8002096:	051c      	lsls	r4, r3, #20
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681d      	ldr	r5, [r3, #0]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	1ad2      	subs	r2, r2, r3
 80020a6:	4613      	mov	r3, r2
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4413      	add	r3, r2
 80020ac:	330f      	adds	r3, #15
 80020ae:	fa05 f303 	lsl.w	r3, r5, r3
 80020b2:	4323      	orrs	r3, r4
 80020b4:	4303      	orrs	r3, r0
 80020b6:	638b      	str	r3, [r1, #56]	; 0x38
 80020b8:	e015      	b.n	80020e6 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6819      	ldr	r1, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685a      	ldr	r2, [r3, #4]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	691b      	ldr	r3, [r3, #16]
 80020cc:	1ad2      	subs	r2, r2, r3
 80020ce:	4613      	mov	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	4413      	add	r3, r2
 80020d4:	330f      	adds	r3, #15
 80020d6:	221f      	movs	r2, #31
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80020e0:	43db      	mvns	r3, r3
 80020e2:	4003      	ands	r3, r0
 80020e4:	638b      	str	r3, [r1, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d00c      	beq.n	800210e <HAL_ADCEx_InjectedConfigChannel+0x118>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002102:	f023 0301 	bic.w	r3, r3, #1
 8002106:	6839      	ldr	r1, [r7, #0]
 8002108:	69c9      	ldr	r1, [r1, #28]
 800210a:	430b      	orrs	r3, r1
 800210c:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d115      	bne.n	8002142 <HAL_ADCEx_InjectedConfigChannel+0x14c>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800211e:	d108      	bne.n	8002132 <HAL_ADCEx_InjectedConfigChannel+0x13c>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6812      	ldr	r2, [r2, #0]
 8002128:	6852      	ldr	r2, [r2, #4]
 800212a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800212e:	605a      	str	r2, [r3, #4]
 8002130:	e007      	b.n	8002142 <HAL_ADCEx_InjectedConfigChannel+0x14c>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002136:	f043 0220 	orr.w	r2, r3, #32
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d114      	bne.n	8002174 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d108      	bne.n	8002164 <HAL_ADCEx_InjectedConfigChannel+0x16e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	6852      	ldr	r2, [r2, #4]
 800215c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	e007      	b.n	8002174 <HAL_ADCEx_InjectedConfigChannel+0x17e>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002168:	f043 0220 	orr.w	r2, r3, #32
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b09      	cmp	r3, #9
 800217a:	d91c      	bls.n	80021b6 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6819      	ldr	r1, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68d8      	ldr	r0, [r3, #12]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	4613      	mov	r3, r2
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4413      	add	r3, r2
 8002190:	3b1e      	subs	r3, #30
 8002192:	2207      	movs	r2, #7
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	4018      	ands	r0, r3
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	689c      	ldr	r4, [r3, #8]
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4613      	mov	r3, r2
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	4413      	add	r3, r2
 80021aa:	3b1e      	subs	r3, #30
 80021ac:	fa04 f303 	lsl.w	r3, r4, r3
 80021b0:	4303      	orrs	r3, r0
 80021b2:	60cb      	str	r3, [r1, #12]
 80021b4:	e019      	b.n	80021ea <HAL_ADCEx_InjectedConfigChannel+0x1f4>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6819      	ldr	r1, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6918      	ldr	r0, [r3, #16]
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	2207      	movs	r2, #7
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	4018      	ands	r0, r3
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689c      	ldr	r4, [r3, #8]
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	fa04 f303 	lsl.w	r3, r4, r3
 80021e6:	4303      	orrs	r3, r0
 80021e8:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d003      	beq.n	80021fa <HAL_ADCEx_InjectedConfigChannel+0x204>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80021f6:	2b11      	cmp	r3, #17
 80021f8:	d107      	bne.n	800220a <HAL_ADCEx_InjectedConfigChannel+0x214>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	6892      	ldr	r2, [r2, #8]
 8002204:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002208:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b02      	cmp	r3, #2
 8002210:	d011      	beq.n	8002236 <HAL_ADCEx_InjectedConfigChannel+0x240>
 8002212:	2b03      	cmp	r3, #3
 8002214:	d01d      	beq.n	8002252 <HAL_ADCEx_InjectedConfigChannel+0x25c>
 8002216:	2b01      	cmp	r3, #1
 8002218:	d129      	bne.n	800226e <HAL_ADCEx_InjectedConfigChannel+0x278>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002228:	f023 030f 	bic.w	r3, r3, #15
 800222c:	6839      	ldr	r1, [r7, #0]
 800222e:	68c9      	ldr	r1, [r1, #12]
 8002230:	430b      	orrs	r3, r1
 8002232:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8002234:	e029      	b.n	800228a <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002244:	f023 030f 	bic.w	r3, r3, #15
 8002248:	6839      	ldr	r1, [r7, #0]
 800224a:	68c9      	ldr	r1, [r1, #12]
 800224c:	430b      	orrs	r3, r1
 800224e:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8002250:	e01b      	b.n	800228a <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002260:	f023 030f 	bic.w	r3, r3, #15
 8002264:	6839      	ldr	r1, [r7, #0]
 8002266:	68c9      	ldr	r1, [r1, #12]
 8002268:	430b      	orrs	r3, r1
 800226a:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 800226c:	e00d      	b.n	800228a <HAL_ADCEx_InjectedConfigChannel+0x294>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800227c:	f023 030f 	bic.w	r3, r3, #15
 8002280:	6839      	ldr	r1, [r7, #0]
 8002282:	68c9      	ldr	r1, [r1, #12]
 8002284:	430b      	orrs	r3, r1
 8002286:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8002288:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b10      	cmp	r3, #16
 8002290:	d003      	beq.n	800229a <HAL_ADCEx_InjectedConfigChannel+0x2a4>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002296:	2b11      	cmp	r3, #17
 8002298:	d132      	bne.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a1d      	ldr	r2, [pc, #116]	; (8002314 <HAL_ADCEx_InjectedConfigChannel+0x31e>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d125      	bne.n	80022f0 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d126      	bne.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	6812      	ldr	r2, [r2, #0]
 80022ba:	6892      	ldr	r2, [r2, #8]
 80022bc:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80022c0:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d11a      	bne.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x30a>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <HAL_ADCEx_InjectedConfigChannel+0x322>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a13      	ldr	r2, [pc, #76]	; (800231c <HAL_ADCEx_InjectedConfigChannel+0x326>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	0c9a      	lsrs	r2, r3, #18
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e0:	e002      	b.n	80022e8 <HAL_ADCEx_InjectedConfigChannel+0x2f2>
          {
            wait_loop_index--;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	3b01      	subs	r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f9      	bne.n	80022e2 <HAL_ADCEx_InjectedConfigChannel+0x2ec>
 80022ee:	e007      	b.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x30a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bcb0      	pop	{r4, r5, r7}
 8002312:	4770      	bx	lr
 8002314:	40012400 	.word	0x40012400
 8002318:	20000010 	.word	0x20000010
 800231c:	431bde83 	.word	0x431bde83

08002320 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc: ADC handle
  * @param  multimode: Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002320:	b480      	push	{r7}
 8002322:	b091      	sub	sp, #68	; 0x44
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_MODE(multimode->Mode));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002336:	2b01      	cmp	r3, #1
 8002338:	d101      	bne.n	800233e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800233a:	2302      	movs	r3, #2
 800233c:	e032      	b.n	80023a4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Set a temporary handle of the ADC slave associated to the ADC master     */
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002346:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_ADCEx_MultiModeConfigChannel+0x90>)
 8002348:	60fb      	str	r3, [r7, #12]
  /*  - ADC master and ADC slave DMA configuration                            */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Multimode mode selection                                              */
  /* To optimize code, all multimode settings can be set when both ADCs of    */
  /* the common group are in state: disabled.                                 */
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b01      	cmp	r3, #1
 8002356:	d016      	beq.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x66>
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0301 	and.w	r3, r3, #1
  if ((ADC_IS_ENABLE(hadc) == RESET)                     &&
 8002360:	2b01      	cmp	r3, #1
 8002362:	d010      	beq.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x66>
      (IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance))   )
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
      (ADC_IS_ENABLE(&tmphadcSlave) == RESET)            &&
 8002368:	4a12      	ldr	r2, [pc, #72]	; (80023b4 <HAL_ADCEx_MultiModeConfigChannel+0x94>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d10b      	bne.n	8002386 <HAL_ADCEx_MultiModeConfigChannel+0x66>
  {
    MODIFY_REG(hadc->Instance->CR1,
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6812      	ldr	r2, [r2, #0]
 8002376:	6852      	ldr	r2, [r2, #4]
 8002378:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	e008      	b.n	8002398 <HAL_ADCEx_MultiModeConfigChannel+0x78>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238a:	f043 0220 	orr.w	r2, r3, #32
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	629a      	str	r2, [r3, #40]	; 0x28
    
    tmp_hal_status = HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
} 
 80023a4:	4618      	mov	r0, r3
 80023a6:	3744      	adds	r7, #68	; 0x44
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40012800 	.word	0x40012800
 80023b4:	40012400 	.word	0x40012400

080023b8 <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	613b      	str	r3, [r7, #16]
  
  /* Check CAN handle */
  if(hcan == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e0ec      	b.n	80025b0 <HAL_CAN_Init+0x1f8>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
  
  if(hcan->State == HAL_CAN_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f00e fa96 	bl	801091c <HAL_CAN_MspInit>
  }
  
  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6812      	ldr	r2, [r2, #0]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	f022 0202 	bic.w	r2, r2, #2
 8002406:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6812      	ldr	r2, [r2, #0]
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	f042 0201 	orr.w	r2, r2, #1
 8002416:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();   
 8002418:	f7fd ff70 	bl	80002fc <HAL_GetTick>
 800241c:	60f8      	str	r0, [r7, #12]
  
  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800241e:	e010      	b.n	8002442 <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8002420:	f7fd ff6c 	bl	80002fc <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b0a      	cmp	r3, #10
 800242c:	d909      	bls.n	8002442 <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2203      	movs	r2, #3
 8002432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e0b6      	b.n	80025b0 <HAL_CAN_Init+0x1f8>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b00      	cmp	r3, #0
 800244e:	d0e7      	beq.n	8002420 <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b01      	cmp	r3, #1
 800245c:	f040 8097 	bne.w	800258e <HAL_CAN_Init+0x1d6>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d104      	bne.n	8002472 <HAL_CAN_Init+0xba>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	e003      	b.n	800247a <HAL_CAN_Init+0xc2>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TTCM);
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002478:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d104      	bne.n	800248c <HAL_CAN_Init+0xd4>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002488:	613b      	str	r3, [r7, #16]
 800248a:	e003      	b.n	8002494 <HAL_CAN_Init+0xdc>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_ABOM);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002492:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d104      	bne.n	80024a6 <HAL_CAN_Init+0xee>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	f043 0320 	orr.w	r3, r3, #32
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	e003      	b.n	80024ae <HAL_CAN_Init+0xf6>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_AWUM);
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	f023 0320 	bic.w	r3, r3, #32
 80024ac:	613b      	str	r3, [r7, #16]
    }
    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d104      	bne.n	80024c0 <HAL_CAN_Init+0x108>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	f043 0310 	orr.w	r3, r3, #16
 80024bc:	613b      	str	r3, [r7, #16]
 80024be:	e003      	b.n	80024c8 <HAL_CAN_Init+0x110>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_NART);
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	f023 0310 	bic.w	r3, r3, #16
 80024c6:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d104      	bne.n	80024da <HAL_CAN_Init+0x122>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	f043 0308 	orr.w	r3, r3, #8
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	e003      	b.n	80024e2 <HAL_CAN_Init+0x12a>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_RFLM);
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f023 0308 	bic.w	r3, r3, #8
 80024e0:	613b      	str	r3, [r7, #16]
    }
    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d104      	bne.n	80024f4 <HAL_CAN_Init+0x13c>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f043 0304 	orr.w	r3, r3, #4
 80024f0:	613b      	str	r3, [r7, #16]
 80024f2:	e003      	b.n	80024fc <HAL_CAN_Init+0x144>
    }
    else
    {
      CLEAR_BIT(tmp_mcr, CAN_MCR_TXFP);
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	f023 0304 	bic.w	r3, r3, #4
 80024fa:	613b      	str	r3, [r7, #16]
    }
    
    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	6812      	ldr	r2, [r2, #0]
 8002504:	6812      	ldr	r2, [r2, #0]
 8002506:	f022 01fc 	bic.w	r1, r2, #252	; 0xfc
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	430a      	orrs	r2, r1
 800250e:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);
    
    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6891      	ldr	r1, [r2, #8]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	68d2      	ldr	r2, [r2, #12]
 800251c:	4311      	orrs	r1, r2
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6912      	ldr	r2, [r2, #16]
 8002522:	4311      	orrs	r1, r2
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6952      	ldr	r2, [r2, #20]
 8002528:	4311      	orrs	r1, r2
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6852      	ldr	r2, [r2, #4]
 800252e:	3a01      	subs	r2, #1
 8002530:	430a      	orrs	r2, r1
 8002532:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1U)));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	6812      	ldr	r2, [r2, #0]
 800253e:	f022 0201 	bic.w	r2, r2, #1
 8002542:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();   
 8002544:	f7fd feda 	bl	80002fc <HAL_GetTick>
 8002548:	60f8      	str	r0, [r7, #12]
   
    /* Wait the acknowledge */
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800254a:	e010      	b.n	800256e <HAL_CAN_Init+0x1b6>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800254c:	f7fd fed6 	bl	80002fc <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b0a      	cmp	r3, #10
 8002558:	d909      	bls.n	800256e <HAL_CAN_Init+0x1b6>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2203      	movs	r2, #3
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e020      	b.n	80025b0 <HAL_CAN_Init+0x1f8>
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e7      	bne.n	800254c <HAL_CAN_Init+0x194>
      }
    }

    /* Check acknowledged */
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_CAN_Init+0x1d6>
    {
      status = CAN_INITSTATUS_SUCCESS;
 800258a:	2301      	movs	r3, #1
 800258c:	617b      	str	r3, [r7, #20]
    }
  }
 
  if(status == CAN_INITSTATUS_SUCCESS)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2b01      	cmp	r3, #1
 8002592:	d108      	bne.n	80025a6 <HAL_CAN_Init+0x1ee>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
    /* Return function status */
    return HAL_OK;
 80025a2:	2300      	movs	r3, #0
 80025a4:	e004      	b.n	80025b0 <HAL_CAN_Init+0x1f8>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2204      	movs	r2, #4
 80025aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
  }
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 80025c2:	2300      	movs	r3, #0
 80025c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));
  
  filternbrbitpos = (1U) << sFilterConfig->FilterNumber;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	2201      	movs	r2, #1
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80025de:	f422 517c 	bic.w	r1, r2, #16128	; 0x3f00
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025e6:	0212      	lsls	r2, r2, #8
 80025e8:	430a      	orrs	r2, r1
 80025ea:	f042 0201 	orr.w	r2, r2, #1
 80025ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8U)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	43d2      	mvns	r2, r2
 8002602:	400a      	ands	r2, r1
 8002604:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	69db      	ldr	r3, [r3, #28]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d127      	bne.n	8002660 <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6812      	ldr	r2, [r2, #0]
 8002618:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	43d2      	mvns	r2, r2
 8002620:	400a      	ands	r2, r1
 8002622:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800262e:	6839      	ldr	r1, [r7, #0]
 8002630:	68c9      	ldr	r1, [r1, #12]
 8002632:	0408      	lsls	r0, r1, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002634:	6839      	ldr	r1, [r7, #0]
 8002636:	6849      	ldr	r1, [r1, #4]
 8002638:	b289      	uxth	r1, r1
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800263a:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 800263c:	3248      	adds	r2, #72	; 0x48
 800263e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6819      	ldr	r1, [r3, #0]
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	6892      	ldr	r2, [r2, #8]
 800264e:	0410      	lsls	r0, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	b292      	uxth	r2, r2
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002656:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8002658:	3348      	adds	r3, #72	; 0x48
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	440b      	add	r3, r1
 800265e:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d126      	bne.n	80026b6 <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	430a      	orrs	r2, r1
 8002678:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002684:	6839      	ldr	r1, [r7, #0]
 8002686:	6809      	ldr	r1, [r1, #0]
 8002688:	0408      	lsls	r0, r1, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800268a:	6839      	ldr	r1, [r7, #0]
 800268c:	6849      	ldr	r1, [r1, #4]
 800268e:	b289      	uxth	r1, r1
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002690:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8002692:	3248      	adds	r2, #72	; 0x48
 8002694:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6819      	ldr	r1, [r3, #0]
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	6892      	ldr	r2, [r2, #8]
 80026a4:	0410      	lsls	r0, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	68d2      	ldr	r2, [r2, #12]
 80026aa:	b292      	uxth	r2, r2
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026ac:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80026ae:	3348      	adds	r3, #72	; 0x48
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	440b      	add	r3, r1
 80026b4:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10b      	bne.n	80026d6 <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	43d2      	mvns	r2, r2
 80026ce:	400a      	ands	r2, r1
 80026d0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80026d4:	e009      	b.n	80026ea <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6812      	ldr	r2, [r2, #0]
 80026de:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10b      	bne.n	800270a <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6812      	ldr	r2, [r2, #0]
 80026fa:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	43d2      	mvns	r2, r2
 8002702:	400a      	ands	r2, r1
 8002704:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002708:	e009      	b.n	800271e <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6812      	ldr	r2, [r2, #0]
 8002712:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	430a      	orrs	r2, r1
 800271a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	6a1b      	ldr	r3, [r3, #32]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d109      	bne.n	800273a <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	430a      	orrs	r2, r1
 8002736:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <HAL_CAN_DeInit>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if(hcan == NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_CAN_DeInit+0x12>
  {
     return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e00f      	b.n	800278c <HAL_CAN_DeInit+0x32>
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* DeInit the low level hardware */
  HAL_CAN_MspDeInit(hcan);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f00e f90b 	bl	8010990 <HAL_CAN_MspDeInit>
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Release Lock */
  __HAL_UNLOCK(hcan);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit can be implemented in the user file
   */ 
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval None
  */
__weak void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspDeInit can be implemented in the user file
   */ 
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout: Specify Timeout value   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 80027c2:	2304      	movs	r3, #4
 80027c4:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027d8:	d010      	beq.n	80027fc <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 80027e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027e8:	d008      	beq.n	80027fc <HAL_CAN_Transmit+0x44>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 80027f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80027f8:	f040 817b 	bne.w	8002af2 <HAL_CAN_Transmit+0x33a>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_CAN_Transmit+0x52>
 8002806:	2302      	movs	r3, #2
 8002808:	e178      	b.n	8002afc <HAL_CAN_Transmit+0x344>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Change CAN state */
    switch(hcan->State)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b32      	cmp	r3, #50	; 0x32
 800281c:	d008      	beq.n	8002830 <HAL_CAN_Transmit+0x78>
 800281e:	2b62      	cmp	r3, #98	; 0x62
 8002820:	d00b      	beq.n	800283a <HAL_CAN_Transmit+0x82>
 8002822:	2b22      	cmp	r3, #34	; 0x22
 8002824:	d10e      	bne.n	8002844 <HAL_CAN_Transmit+0x8c>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2242      	movs	r2, #66	; 0x42
 800282a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 800282e:	e00e      	b.n	800284e <HAL_CAN_Transmit+0x96>
      case(HAL_CAN_STATE_BUSY_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2252      	movs	r2, #82	; 0x52
 8002834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002838:	e009      	b.n	800284e <HAL_CAN_Transmit+0x96>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2272      	movs	r2, #114	; 0x72
 800283e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002842:	e004      	b.n	800284e <HAL_CAN_Transmit+0x96>
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2212      	movs	r2, #18
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 800284c:	bf00      	nop
    }

    /* Select one empty transmit mailbox */
    if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d002      	beq.n	8002862 <HAL_CAN_Transmit+0xaa>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
 800285c:	2300      	movs	r3, #0
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	e00b      	b.n	800287a <HAL_CAN_Transmit+0xc2>
    }
    else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d002      	beq.n	8002876 <HAL_CAN_Transmit+0xbe>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 8002870:	2301      	movs	r3, #1
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e001      	b.n	800287a <HAL_CAN_Transmit+0xc2>
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 8002876:	2302      	movs	r3, #2
 8002878:	60fb      	str	r3, [r7, #12]
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6819      	ldr	r1, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	3318      	adds	r3, #24
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	4413      	add	r3, r2
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0201 	and.w	r2, r3, #1
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	3318      	adds	r3, #24
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	440b      	add	r3, r1
 8002898:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d117      	bne.n	80028d4 <HAL_CAN_Transmit+0x11c>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6819      	ldr	r1, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	3318      	adds	r3, #24
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	4413      	add	r3, r2
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0558      	lsls	r0, r3, #21
                                                           hcan->pTxMsg->RTR);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) |
 80028c4:	4303      	orrs	r3, r0
 80028c6:	431a      	orrs	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	3318      	adds	r3, #24
 80028cc:	011b      	lsls	r3, r3, #4
 80028ce:	440b      	add	r3, r1
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	e01a      	b.n	800290a <HAL_CAN_Transmit+0x152>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6819      	ldr	r1, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	3318      	adds	r3, #24
 80028e0:	011b      	lsls	r3, r3, #4
 80028e2:	4413      	add	r3, r2
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	00d8      	lsls	r0, r3, #3
                                                           hcan->pTxMsg->IDE |
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 80028f4:	4318      	orrs	r0, r3
                                                           hcan->pTxMsg->RTR);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 80028fc:	4303      	orrs	r3, r0
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) |
 80028fe:	431a      	orrs	r2, r3
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	3318      	adds	r3, #24
 8002904:	011b      	lsls	r3, r3, #4
 8002906:	440b      	add	r3, r1
 8002908:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002912:	6912      	ldr	r2, [r2, #16]
 8002914:	f002 020f 	and.w	r2, r2, #15
 8002918:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6819      	ldr	r1, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	3318      	adds	r3, #24
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	4413      	add	r3, r2
 800292a:	3304      	adds	r3, #4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f023 020f 	bic.w	r2, r3, #15
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	3318      	adds	r3, #24
 8002936:	011b      	lsls	r3, r3, #4
 8002938:	440b      	add	r3, r1
 800293a:	3304      	adds	r3, #4
 800293c:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6819      	ldr	r1, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	3318      	adds	r3, #24
 800294a:	011b      	lsls	r3, r3, #4
 800294c:	4413      	add	r3, r2
 800294e:	3304      	adds	r3, #4
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	431a      	orrs	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3318      	adds	r3, #24
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	440b      	add	r3, r1
 8002962:	3304      	adds	r3, #4
 8002964:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_Pos) | 
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6819      	ldr	r1, [r3, #0]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	7ddb      	ldrb	r3, [r3, #23]
 8002970:	061a      	lsls	r2, r3, #24
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	7d9b      	ldrb	r3, [r3, #22]
 8002978:	041b      	lsls	r3, r3, #16
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002980:	7d5b      	ldrb	r3, [r3, #21]
 8002982:	021b      	lsls	r3, r3, #8
 8002984:	4313      	orrs	r3, r2
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800298a:	7d12      	ldrb	r2, [r2, #20]
 800298c:	431a      	orrs	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	440b      	add	r3, r1
 8002994:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002998:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_Pos) | 
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_Pos) | 
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6819      	ldr	r1, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a2:	7edb      	ldrb	r3, [r3, #27]
 80029a4:	061a      	lsls	r2, r3, #24
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	7e9b      	ldrb	r3, [r3, #26]
 80029ac:	041b      	lsls	r3, r3, #16
 80029ae:	431a      	orrs	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	7e5b      	ldrb	r3, [r3, #25]
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	4313      	orrs	r3, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80029be:	7e12      	ldrb	r2, [r2, #24]
 80029c0:	431a      	orrs	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	440b      	add	r3, r1
 80029c8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80029cc:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_Pos));
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6819      	ldr	r1, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3318      	adds	r3, #24
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	4413      	add	r3, r2
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f043 0201 	orr.w	r2, r3, #1
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3318      	adds	r3, #24
 80029e8:	011b      	lsls	r3, r3, #4
 80029ea:	440b      	add	r3, r1
 80029ec:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80029ee:	f7fd fc85 	bl	80002fc <HAL_GetTick>
 80029f2:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80029f4:	e02e      	b.n	8002a54 <HAL_CAN_Transmit+0x29c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d02a      	beq.n	8002a54 <HAL_CAN_Transmit+0x29c>
      {
        if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d007      	beq.n	8002a14 <HAL_CAN_Transmit+0x25c>
 8002a04:	f7fd fc7a 	bl	80002fc <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	1ad2      	subs	r2, r2, r3
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d91f      	bls.n	8002a54 <HAL_CAN_Transmit+0x29c>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2203      	movs	r2, #3
 8002a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          /* Cancel transmission */
          __HAL_CAN_CANCEL_TRANSMIT(hcan, transmitmailbox);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d104      	bne.n	8002a2c <HAL_CAN_Transmit+0x274>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2280      	movs	r2, #128	; 0x80
 8002a28:	609a      	str	r2, [r3, #8]
 8002a2a:	e00d      	b.n	8002a48 <HAL_CAN_Transmit+0x290>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d105      	bne.n	8002a3e <HAL_CAN_Transmit+0x286>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	e004      	b.n	8002a48 <HAL_CAN_Transmit+0x290>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a46:	609a      	str	r2, [r3, #8]

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e053      	b.n	8002afc <HAL_CAN_Transmit+0x344>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10b      	bne.n	8002a72 <HAL_CAN_Transmit+0x2ba>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	4b28      	ldr	r3, [pc, #160]	; (8002b04 <HAL_CAN_Transmit+0x34c>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	4a27      	ldr	r2, [pc, #156]	; (8002b04 <HAL_CAN_Transmit+0x34c>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	bf14      	ite	ne
 8002a6a:	2301      	movne	r3, #1
 8002a6c:	2300      	moveq	r3, #0
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	e019      	b.n	8002aa6 <HAL_CAN_Transmit+0x2ee>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d10b      	bne.n	8002a90 <HAL_CAN_Transmit+0x2d8>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	4b22      	ldr	r3, [pc, #136]	; (8002b08 <HAL_CAN_Transmit+0x350>)
 8002a80:	4013      	ands	r3, r2
 8002a82:	4a21      	ldr	r2, [pc, #132]	; (8002b08 <HAL_CAN_Transmit+0x350>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	bf14      	ite	ne
 8002a88:	2301      	movne	r3, #1
 8002a8a:	2300      	moveq	r3, #0
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	e00a      	b.n	8002aa6 <HAL_CAN_Transmit+0x2ee>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	4b1d      	ldr	r3, [pc, #116]	; (8002b0c <HAL_CAN_Transmit+0x354>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	4a1c      	ldr	r2, [pc, #112]	; (8002b0c <HAL_CAN_Transmit+0x354>)
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	bf14      	ite	ne
 8002aa0:	2301      	movne	r3, #1
 8002aa2:	2300      	moveq	r3, #0
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1a5      	bne.n	80029f6 <HAL_CAN_Transmit+0x23e>
        }
      }
    }
    /* Change CAN state */
    switch(hcan->State)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b52      	cmp	r3, #82	; 0x52
 8002ab4:	d008      	beq.n	8002ac8 <HAL_CAN_Transmit+0x310>
 8002ab6:	2b72      	cmp	r3, #114	; 0x72
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_CAN_Transmit+0x31a>
 8002aba:	2b42      	cmp	r3, #66	; 0x42
 8002abc:	d10e      	bne.n	8002adc <HAL_CAN_Transmit+0x324>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2222      	movs	r2, #34	; 0x22
 8002ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002ac6:	e00e      	b.n	8002ae6 <HAL_CAN_Transmit+0x32e>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2232      	movs	r2, #50	; 0x32
 8002acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002ad0:	e009      	b.n	8002ae6 <HAL_CAN_Transmit+0x32e>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2262      	movs	r2, #98	; 0x62
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002ada:	e004      	b.n	8002ae6 <HAL_CAN_Transmit+0x32e>
      default: /* HAL_CAN_STATE_BUSY_TX */
          hcan->State = HAL_CAN_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002ae4:	bf00      	nop
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e004      	b.n	8002afc <HAL_CAN_Transmit+0x344>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2204      	movs	r2, #4
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
  }
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	04000001 	.word	0x04000001
 8002b08:	08000100 	.word	0x08000100
 8002b0c:	10010000 	.word	0x10010000

08002b10 <HAL_CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8002b18:	2304      	movs	r3, #4
 8002b1a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));
  
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b2a:	d010      	beq.n	8002b4e <HAL_CAN_Transmit_IT+0x3e>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8002b36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b3a:	d008      	beq.n	8002b4e <HAL_CAN_Transmit_IT+0x3e>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8002b46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002b4a:	f040 810c 	bne.w	8002d66 <HAL_CAN_Transmit_IT+0x256>
  {
    /* Process Locked */
    __HAL_LOCK(hcan);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d101      	bne.n	8002b5c <HAL_CAN_Transmit_IT+0x4c>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	e109      	b.n	8002d70 <HAL_CAN_Transmit_IT+0x260>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
    /* Select one empty transmit mailbox */
    if(HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d002      	beq.n	8002b78 <HAL_CAN_Transmit_IT+0x68>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	e00b      	b.n	8002b90 <HAL_CAN_Transmit_IT+0x80>
    }
    else if(HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d002      	beq.n	8002b8c <HAL_CAN_Transmit_IT+0x7c>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 8002b86:	2301      	movs	r3, #1
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	e001      	b.n	8002b90 <HAL_CAN_Transmit_IT+0x80>
    }
    else
    {
      transmitmailbox = CAN_TXMAILBOX_2;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	60fb      	str	r3, [r7, #12]
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6819      	ldr	r1, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3318      	adds	r3, #24
 8002b9c:	011b      	lsls	r3, r3, #4
 8002b9e:	4413      	add	r3, r2
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0201 	and.w	r2, r3, #1
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	3318      	adds	r3, #24
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	440b      	add	r3, r1
 8002bae:	601a      	str	r2, [r3, #0]
    if(hcan->pTxMsg->IDE == CAN_ID_STD)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d117      	bne.n	8002bea <HAL_CAN_Transmit_IT+0xda>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6819      	ldr	r1, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3318      	adds	r3, #24
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	4413      	add	r3, r2
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	0558      	lsls	r0, r3, #21
                                                           hcan->pTxMsg->RTR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd8:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 8002bda:	4303      	orrs	r3, r0
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	3318      	adds	r3, #24
 8002be2:	011b      	lsls	r3, r3, #4
 8002be4:	440b      	add	r3, r1
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e01a      	b.n	8002c20 <HAL_CAN_Transmit_IT+0x110>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6819      	ldr	r1, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3318      	adds	r3, #24
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	4413      	add	r3, r2
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	00d8      	lsls	r0, r3, #3
                                                           hcan->pTxMsg->IDE |
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8002c0a:	4318      	orrs	r0, r3
                                                           hcan->pTxMsg->RTR);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8002c12:	4303      	orrs	r3, r0
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 8002c14:	431a      	orrs	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	3318      	adds	r3, #24
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	440b      	add	r3, r1
 8002c1e:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000FU;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c28:	6912      	ldr	r2, [r2, #16]
 8002c2a:	f002 020f 	and.w	r2, r2, #15
 8002c2e:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6819      	ldr	r1, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	3318      	adds	r3, #24
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	4413      	add	r3, r2
 8002c40:	3304      	adds	r3, #4
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f023 020f 	bic.w	r2, r3, #15
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	3318      	adds	r3, #24
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	440b      	add	r3, r1
 8002c50:	3304      	adds	r3, #4
 8002c52:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6819      	ldr	r1, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	3318      	adds	r3, #24
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	4413      	add	r3, r2
 8002c64:	3304      	adds	r3, #4
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	431a      	orrs	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	3318      	adds	r3, #24
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	440b      	add	r3, r1
 8002c78:	3304      	adds	r3, #4
 8002c7a:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3U] << CAN_TDL0R_DATA3_Pos) |
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6819      	ldr	r1, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	7ddb      	ldrb	r3, [r3, #23]
 8002c86:	061a      	lsls	r2, r3, #24
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8c:	7d9b      	ldrb	r3, [r3, #22]
 8002c8e:	041b      	lsls	r3, r3, #16
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	7d5b      	ldrb	r3, [r3, #21]
 8002c98:	021b      	lsls	r3, r3, #8
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ca0:	7d12      	ldrb	r2, [r2, #20]
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	440b      	add	r3, r1
 8002caa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002cae:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2U] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1U] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0U] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7U] << CAN_TDL0R_DATA3_Pos) |
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6819      	ldr	r1, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb8:	7edb      	ldrb	r3, [r3, #27]
 8002cba:	061a      	lsls	r2, r3, #24
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc0:	7e9b      	ldrb	r3, [r3, #26]
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cca:	7e5b      	ldrb	r3, [r3, #25]
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cd4:	7e12      	ldrb	r2, [r2, #24]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	440b      	add	r3, r1
 8002cde:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002ce2:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6U] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5U] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4U] << CAN_TDL0R_DATA0_Pos));

    /* Change CAN state */
    switch(hcan->State)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b32      	cmp	r3, #50	; 0x32
 8002cee:	d008      	beq.n	8002d02 <HAL_CAN_Transmit_IT+0x1f2>
 8002cf0:	2b62      	cmp	r3, #98	; 0x62
 8002cf2:	d00b      	beq.n	8002d0c <HAL_CAN_Transmit_IT+0x1fc>
 8002cf4:	2b22      	cmp	r3, #34	; 0x22
 8002cf6:	d10e      	bne.n	8002d16 <HAL_CAN_Transmit_IT+0x206>
    {
      case(HAL_CAN_STATE_BUSY_RX0):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2242      	movs	r2, #66	; 0x42
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002d00:	e00e      	b.n	8002d20 <HAL_CAN_Transmit_IT+0x210>
      case(HAL_CAN_STATE_BUSY_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2252      	movs	r2, #82	; 0x52
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002d0a:	e009      	b.n	8002d20 <HAL_CAN_Transmit_IT+0x210>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2272      	movs	r2, #114	; 0x72
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002d14:	e004      	b.n	8002d20 <HAL_CAN_Transmit_IT+0x210>
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2212      	movs	r2, #18
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          break;
 8002d1e:	bf00      	nop
    }

    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hcan);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Request transmission */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	3318      	adds	r3, #24
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	4413      	add	r3, r2
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f043 0201 	orr.w	r2, r3, #1
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	3318      	adds	r3, #24
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	440b      	add	r3, r1
 8002d4c:	601a      	str	r2, [r3, #0]
    /*  - Enable Error passive Interrupt */
    /*  - Enable Bus-off Interrupt */
    /*  - Enable Last error code Interrupt */
    /*  - Enable Error Interrupt */
    /*  - Enable Transmit mailbox empty Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6153      	str	r3, [r2, #20]

    /* Return function status */
    return HAL_ERROR;
  }

  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	e004      	b.n	8002d70 <HAL_CAN_Transmit_IT+0x260>
    hcan->State = HAL_CAN_STATE_ERROR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2204      	movs	r2, #4
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <HAL_CAN_Receive>:
  * @param  FIFONumber: FIFO Number value
  * @param  Timeout: Specify Timeout value 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef* hcan, uint8_t FIFONumber, uint32_t Timeout)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	b086      	sub	sp, #24
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	460b      	mov	r3, r1
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	72fb      	strb	r3, [r7, #11]
  uint32_t tickstart = 0U;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	613b      	str	r3, [r7, #16]
  CanRxMsgTypeDef* pRxMsg = NULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  /* Check if CAN state is not busy for RX FIFO0 */
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 8002d90:	7afb      	ldrb	r3, [r7, #11]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d119      	bne.n	8002dca <HAL_CAN_Receive+0x50>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b22      	cmp	r3, #34	; 0x22
 8002da0:	d011      	beq.n	8002dc6 <HAL_CAN_Receive+0x4c>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002da8:	b2db      	uxtb	r3, r3
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 8002daa:	2b42      	cmp	r3, #66	; 0x42
 8002dac:	d00b      	beq.n	8002dc6 <HAL_CAN_Receive+0x4c>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db4:	b2db      	uxtb	r3, r3
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8002db6:	2b62      	cmp	r3, #98	; 0x62
 8002db8:	d005      	beq.n	8002dc6 <HAL_CAN_Receive+0x4c>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc0:	b2db      	uxtb	r3, r3
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8002dc2:	2b72      	cmp	r3, #114	; 0x72
 8002dc4:	d101      	bne.n	8002dca <HAL_CAN_Receive+0x50>
  {
    return HAL_BUSY;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e1a7      	b.n	800311a <HAL_CAN_Receive+0x3a0>
  }

  /* Check if CAN state is not busy for RX FIFO1 */
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 8002dca:	7afb      	ldrb	r3, [r7, #11]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d119      	bne.n	8002e04 <HAL_CAN_Receive+0x8a>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b32      	cmp	r3, #50	; 0x32
 8002dda:	d011      	beq.n	8002e00 <HAL_CAN_Receive+0x86>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002de2:	b2db      	uxtb	r3, r3
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 8002de4:	2b52      	cmp	r3, #82	; 0x52
 8002de6:	d00b      	beq.n	8002e00 <HAL_CAN_Receive+0x86>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dee:	b2db      	uxtb	r3, r3
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8002df0:	2b62      	cmp	r3, #98	; 0x62
 8002df2:	d005      	beq.n	8002e00 <HAL_CAN_Receive+0x86>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dfa:	b2db      	uxtb	r3, r3
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8002dfc:	2b72      	cmp	r3, #114	; 0x72
 8002dfe:	d101      	bne.n	8002e04 <HAL_CAN_Receive+0x8a>
  {
    return HAL_BUSY;
 8002e00:	2302      	movs	r3, #2
 8002e02:	e18a      	b.n	800311a <HAL_CAN_Receive+0x3a0>
  }

  /* Process locked */
  __HAL_LOCK(hcan);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d101      	bne.n	8002e12 <HAL_CAN_Receive+0x98>
 8002e0e:	2302      	movs	r3, #2
 8002e10:	e183      	b.n	800311a <HAL_CAN_Receive+0x3a0>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 8002e1a:	7afb      	ldrb	r3, [r7, #11]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d11e      	bne.n	8002e5e <HAL_CAN_Receive+0xe4>
  {
    switch(hcan->State)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b32      	cmp	r3, #50	; 0x32
 8002e2a:	d008      	beq.n	8002e3e <HAL_CAN_Receive+0xc4>
 8002e2c:	2b52      	cmp	r3, #82	; 0x52
 8002e2e:	d00b      	beq.n	8002e48 <HAL_CAN_Receive+0xce>
 8002e30:	2b12      	cmp	r3, #18
 8002e32:	d10e      	bne.n	8002e52 <HAL_CAN_Receive+0xd8>
    {
      case(HAL_CAN_STATE_BUSY_TX):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2242      	movs	r2, #66	; 0x42
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e3c:	e02d      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      case(HAL_CAN_STATE_BUSY_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2262      	movs	r2, #98	; 0x62
 8002e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e46:	e028      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2272      	movs	r2, #114	; 0x72
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e50:	e023      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2222      	movs	r2, #34	; 0x22
 8002e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e5a:	bf00      	nop
 8002e5c:	e01d      	b.n	8002e9a <HAL_CAN_Receive+0x120>
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b22      	cmp	r3, #34	; 0x22
 8002e68:	d008      	beq.n	8002e7c <HAL_CAN_Receive+0x102>
 8002e6a:	2b42      	cmp	r3, #66	; 0x42
 8002e6c:	d00b      	beq.n	8002e86 <HAL_CAN_Receive+0x10c>
 8002e6e:	2b12      	cmp	r3, #18
 8002e70:	d10e      	bne.n	8002e90 <HAL_CAN_Receive+0x116>
    {
      case(HAL_CAN_STATE_BUSY_TX):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2252      	movs	r2, #82	; 0x52
 8002e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e7a:	e00e      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      case(HAL_CAN_STATE_BUSY_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2262      	movs	r2, #98	; 0x62
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e84:	e009      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2272      	movs	r2, #114	; 0x72
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e8e:	e004      	b.n	8002e9a <HAL_CAN_Receive+0x120>
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2232      	movs	r2, #50	; 0x32
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8002e98:	bf00      	nop
    }
  }
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002e9a:	f7fd fa2f 	bl	80002fc <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]
  
  /* Check pending message */
  while(__HAL_CAN_MSG_PENDING(hcan, FIFONumber) == 0U)
 8002ea0:	e018      	b.n	8002ed4 <HAL_CAN_Receive+0x15a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ea8:	d014      	beq.n	8002ed4 <HAL_CAN_Receive+0x15a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d007      	beq.n	8002ec0 <HAL_CAN_Receive+0x146>
 8002eb0:	f7fd fa24 	bl	80002fc <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad2      	subs	r2, r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d909      	bls.n	8002ed4 <HAL_CAN_Receive+0x15a>
      {
        hcan->State = HAL_CAN_STATE_TIMEOUT;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e122      	b.n	800311a <HAL_CAN_Receive+0x3a0>
  while(__HAL_CAN_MSG_PENDING(hcan, FIFONumber) == 0U)
 8002ed4:	7afb      	ldrb	r3, [r7, #11]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10b      	bne.n	8002ef2 <HAL_CAN_Receive+0x178>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	bf0c      	ite	eq
 8002eea:	2301      	moveq	r3, #1
 8002eec:	2300      	movne	r3, #0
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	e00a      	b.n	8002f08 <HAL_CAN_Receive+0x18e>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f003 0303 	and.w	r3, r3, #3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	bf0c      	ite	eq
 8002f02:	2301      	moveq	r3, #1
 8002f04:	2300      	movne	r3, #0
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1ca      	bne.n	8002ea2 <HAL_CAN_Receive+0x128>
      }
    }
  }

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
 8002f0c:	7afb      	ldrb	r3, [r7, #11]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d103      	bne.n	8002f1a <HAL_CAN_Receive+0x1a0>
  {
    pRxMsg = hcan->pRxMsg;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f16:	617b      	str	r3, [r7, #20]
 8002f18:	e002      	b.n	8002f20 <HAL_CAN_Receive+0x1a6>
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    pRxMsg = hcan->pRx1Msg;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1e:	617b      	str	r3, [r7, #20]
  }

  /* Get the Id */
  pRxMsg->IDE = (uint8_t)CAN_ID_EXT & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	7afb      	ldrb	r3, [r7, #11]
 8002f26:	331b      	adds	r3, #27
 8002f28:	011b      	lsls	r3, r3, #4
 8002f2a:	4413      	add	r3, r2
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0204 	and.w	r2, r3, #4
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	609a      	str	r2, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_CAN_Receive+0x1de>
  {
    pRxMsg->StdId = 0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	7afb      	ldrb	r3, [r7, #11]
 8002f44:	331b      	adds	r3, #27
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	4413      	add	r3, r2
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	0d5b      	lsrs	r3, r3, #21
 8002f4e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	601a      	str	r2, [r3, #0]
 8002f56:	e00b      	b.n	8002f70 <HAL_CAN_Receive+0x1f6>
  }
  else
  {
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	7afb      	ldrb	r3, [r7, #11]
 8002f5e:	331b      	adds	r3, #27
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	4413      	add	r3, r2
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	08db      	lsrs	r3, r3, #3
 8002f68:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	605a      	str	r2, [r3, #4]
  }
  
  pRxMsg->RTR = (uint8_t)CAN_RTR_REMOTE & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	7afb      	ldrb	r3, [r7, #11]
 8002f76:	331b      	adds	r3, #27
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	4413      	add	r3, r2
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0202 	and.w	r2, r3, #2
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  pRxMsg->DLC = (uint8_t)0x0FU & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	7afb      	ldrb	r3, [r7, #11]
 8002f8c:	331b      	adds	r3, #27
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	4413      	add	r3, r2
 8002f92:	3304      	adds	r3, #4
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 020f 	and.w	r2, r3, #15
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	611a      	str	r2, [r3, #16]
  /* Get the FMI */
  pRxMsg->FMI = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	7afb      	ldrb	r3, [r7, #11]
 8002fa4:	331b      	adds	r3, #27
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	4413      	add	r3, r2
 8002faa:	3304      	adds	r3, #4
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	0a1b      	lsrs	r3, r3, #8
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	61da      	str	r2, [r3, #28]
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
 8002fb6:	7afa      	ldrb	r2, [r7, #11]
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	621a      	str	r2, [r3, #32]
  /* Get the data field */
  pRxMsg->Data[0] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	7afb      	ldrb	r3, [r7, #11]
 8002fc2:	011b      	lsls	r3, r3, #4
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	751a      	strb	r2, [r3, #20]
  pRxMsg->Data[1] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	7afb      	ldrb	r3, [r7, #11]
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	4413      	add	r3, r2
 8002fdc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0a1b      	lsrs	r3, r3, #8
 8002fe4:	b2da      	uxtb	r2, r3
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	755a      	strb	r2, [r3, #21]
  pRxMsg->Data[2] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	7afb      	ldrb	r3, [r7, #11]
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	4413      	add	r3, r2
 8002ff4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	0c1b      	lsrs	r3, r3, #16
 8002ffc:	b2da      	uxtb	r2, r3
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	759a      	strb	r2, [r3, #22]
  pRxMsg->Data[3] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	7afb      	ldrb	r3, [r7, #11]
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	4413      	add	r3, r2
 800300c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	0e1b      	lsrs	r3, r3, #24
 8003014:	b2da      	uxtb	r2, r3
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	75da      	strb	r2, [r3, #23]
  pRxMsg->Data[4] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	7afb      	ldrb	r3, [r7, #11]
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	4413      	add	r3, r2
 8003024:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	b2da      	uxtb	r2, r3
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	761a      	strb	r2, [r3, #24]
  pRxMsg->Data[5] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	7afb      	ldrb	r3, [r7, #11]
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	4413      	add	r3, r2
 800303a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0a1b      	lsrs	r3, r3, #8
 8003042:	b2da      	uxtb	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	765a      	strb	r2, [r3, #25]
  pRxMsg->Data[6] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	7afb      	ldrb	r3, [r7, #11]
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	4413      	add	r3, r2
 8003052:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	0c1b      	lsrs	r3, r3, #16
 800305a:	b2da      	uxtb	r2, r3
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	769a      	strb	r2, [r3, #26]
  pRxMsg->Data[7] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	7afb      	ldrb	r3, [r7, #11]
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	4413      	add	r3, r2
 800306a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	0e1b      	lsrs	r3, r3, #24
 8003072:	b2da      	uxtb	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	76da      	strb	r2, [r3, #27]
  
  /* Release the FIFO */
  if(FIFONumber == CAN_FIFO0)
 8003078:	7afb      	ldrb	r3, [r7, #11]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d104      	bne.n	8003088 <HAL_CAN_Receive+0x30e>
  {
    /* Release FIFO0 */
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2220      	movs	r2, #32
 8003084:	60da      	str	r2, [r3, #12]
 8003086:	e003      	b.n	8003090 <HAL_CAN_Receive+0x316>
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    /* Release FIFO1 */
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2220      	movs	r2, #32
 800308e:	611a      	str	r2, [r3, #16]
  }
  
  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 8003090:	7afb      	ldrb	r3, [r7, #11]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d11e      	bne.n	80030d4 <HAL_CAN_Receive+0x35a>
  {
    switch(hcan->State)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b62      	cmp	r3, #98	; 0x62
 80030a0:	d008      	beq.n	80030b4 <HAL_CAN_Receive+0x33a>
 80030a2:	2b72      	cmp	r3, #114	; 0x72
 80030a4:	d00b      	beq.n	80030be <HAL_CAN_Receive+0x344>
 80030a6:	2b42      	cmp	r3, #66	; 0x42
 80030a8:	d10e      	bne.n	80030c8 <HAL_CAN_Receive+0x34e>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2212      	movs	r2, #18
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030b2:	e02d      	b.n	8003110 <HAL_CAN_Receive+0x396>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2232      	movs	r2, #50	; 0x32
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030bc:	e028      	b.n	8003110 <HAL_CAN_Receive+0x396>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2252      	movs	r2, #82	; 0x52
 80030c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030c6:	e023      	b.n	8003110 <HAL_CAN_Receive+0x396>
      default: /* HAL_CAN_STATE_BUSY_RX0 */
        hcan->State = HAL_CAN_STATE_READY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030d0:	bf00      	nop
 80030d2:	e01d      	b.n	8003110 <HAL_CAN_Receive+0x396>
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b62      	cmp	r3, #98	; 0x62
 80030de:	d008      	beq.n	80030f2 <HAL_CAN_Receive+0x378>
 80030e0:	2b72      	cmp	r3, #114	; 0x72
 80030e2:	d00b      	beq.n	80030fc <HAL_CAN_Receive+0x382>
 80030e4:	2b52      	cmp	r3, #82	; 0x52
 80030e6:	d10e      	bne.n	8003106 <HAL_CAN_Receive+0x38c>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2212      	movs	r2, #18
 80030ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030f0:	e00e      	b.n	8003110 <HAL_CAN_Receive+0x396>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2222      	movs	r2, #34	; 0x22
 80030f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80030fa:	e009      	b.n	8003110 <HAL_CAN_Receive+0x396>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2242      	movs	r2, #66	; 0x42
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003104:	e004      	b.n	8003110 <HAL_CAN_Receive+0x396>
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 800310e:	bf00      	nop
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hcan);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_CAN_Receive_IT>:
  *         the configuration information for the specified CAN.  
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
 800312a:	460b      	mov	r3, r1
 800312c:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));
  
  /* Check if CAN state is not busy for RX FIFO0 */
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 800312e:	78fb      	ldrb	r3, [r7, #3]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d119      	bne.n	8003168 <HAL_CAN_Receive_IT+0x46>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800313a:	b2db      	uxtb	r3, r3
 800313c:	2b22      	cmp	r3, #34	; 0x22
 800313e:	d011      	beq.n	8003164 <HAL_CAN_Receive_IT+0x42>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003146:	b2db      	uxtb	r3, r3
  if((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||         \
 8003148:	2b42      	cmp	r3, #66	; 0x42
 800314a:	d00b      	beq.n	8003164 <HAL_CAN_Receive_IT+0x42>
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003152:	b2db      	uxtb	r3, r3
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8003154:	2b62      	cmp	r3, #98	; 0x62
 8003156:	d005      	beq.n	8003164 <HAL_CAN_Receive_IT+0x42>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800315e:	b2db      	uxtb	r3, r3
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8003160:	2b72      	cmp	r3, #114	; 0x72
 8003162:	d101      	bne.n	8003168 <HAL_CAN_Receive_IT+0x46>
  {
    return HAL_BUSY;
 8003164:	2302      	movs	r3, #2
 8003166:	e08d      	b.n	8003284 <HAL_CAN_Receive_IT+0x162>
  }

  /* Check if CAN state is not busy for RX FIFO1 */
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 8003168:	78fb      	ldrb	r3, [r7, #3]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d119      	bne.n	80031a2 <HAL_CAN_Receive_IT+0x80>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b32      	cmp	r3, #50	; 0x32
 8003178:	d011      	beq.n	800319e <HAL_CAN_Receive_IT+0x7c>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003180:	b2db      	uxtb	r3, r3
  if((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||         \
 8003182:	2b52      	cmp	r3, #82	; 0x52
 8003184:	d00b      	beq.n	800319e <HAL_CAN_Receive_IT+0x7c>
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318c:	b2db      	uxtb	r3, r3
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 800318e:	2b62      	cmp	r3, #98	; 0x62
 8003190:	d005      	beq.n	800319e <HAL_CAN_Receive_IT+0x7c>
                                   (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003198:	b2db      	uxtb	r3, r3
                                   (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800319a:	2b72      	cmp	r3, #114	; 0x72
 800319c:	d101      	bne.n	80031a2 <HAL_CAN_Receive_IT+0x80>
  {
    return HAL_BUSY;
 800319e:	2302      	movs	r3, #2
 80031a0:	e070      	b.n	8003284 <HAL_CAN_Receive_IT+0x162>
  }

  /* Process locked */
  __HAL_LOCK(hcan);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d101      	bne.n	80031b0 <HAL_CAN_Receive_IT+0x8e>
 80031ac:	2302      	movs	r3, #2
 80031ae:	e069      	b.n	8003284 <HAL_CAN_Receive_IT+0x162>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Change CAN state */
  if(FIFONumber == CAN_FIFO0)
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d11e      	bne.n	80031fc <HAL_CAN_Receive_IT+0xda>
  {
    switch(hcan->State)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b32      	cmp	r3, #50	; 0x32
 80031c8:	d008      	beq.n	80031dc <HAL_CAN_Receive_IT+0xba>
 80031ca:	2b52      	cmp	r3, #82	; 0x52
 80031cc:	d00b      	beq.n	80031e6 <HAL_CAN_Receive_IT+0xc4>
 80031ce:	2b12      	cmp	r3, #18
 80031d0:	d10e      	bne.n	80031f0 <HAL_CAN_Receive_IT+0xce>
    {
      case(HAL_CAN_STATE_BUSY_TX):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2242      	movs	r2, #66	; 0x42
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80031da:	e02d      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      case(HAL_CAN_STATE_BUSY_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2262      	movs	r2, #98	; 0x62
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80031e4:	e028      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2272      	movs	r2, #114	; 0x72
 80031ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80031ee:	e023      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2222      	movs	r2, #34	; 0x22
 80031f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 80031f8:	bf00      	nop
 80031fa:	e01d      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b22      	cmp	r3, #34	; 0x22
 8003206:	d008      	beq.n	800321a <HAL_CAN_Receive_IT+0xf8>
 8003208:	2b42      	cmp	r3, #66	; 0x42
 800320a:	d00b      	beq.n	8003224 <HAL_CAN_Receive_IT+0x102>
 800320c:	2b12      	cmp	r3, #18
 800320e:	d10e      	bne.n	800322e <HAL_CAN_Receive_IT+0x10c>
    {
      case(HAL_CAN_STATE_BUSY_TX):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2252      	movs	r2, #82	; 0x52
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003218:	e00e      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      case(HAL_CAN_STATE_BUSY_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2262      	movs	r2, #98	; 0x62
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003222:	e009      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2272      	movs	r2, #114	; 0x72
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 800322c:	e004      	b.n	8003238 <HAL_CAN_Receive_IT+0x116>
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2232      	movs	r2, #50	; 0x32
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003236:	bf00      	nop
    }
  }
  /* Set CAN error code to none */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	641a      	str	r2, [r3, #64]	; 0x40
  /*  - Enable Error passive Interrupt */
  /*  - Enable Bus-off Interrupt */
  /*  - Enable Last error code Interrupt */
  /*  - Enable Error Interrupt */
  /*  - Enable Transmit mailbox empty Interrupt */
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 800324c:	f043 0301 	orr.w	r3, r3, #1
 8003250:	6153      	str	r3, [r2, #20]
                            CAN_IT_LEC |
                            CAN_IT_ERR |
                            CAN_IT_TME  );
  
   /* Process unlocked */
   __HAL_UNLOCK(hcan);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if(FIFONumber == CAN_FIFO0)
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d108      	bne.n	8003272 <HAL_CAN_Receive_IT+0x150>
  {
    /* Enable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	6952      	ldr	r2, [r2, #20]
 800326a:	f042 020a 	orr.w	r2, r2, #10
 800326e:	615a      	str	r2, [r3, #20]
 8003270:	e007      	b.n	8003282 <HAL_CAN_Receive_IT+0x160>
  }
  else
  {
    /* Enable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6812      	ldr	r2, [r2, #0]
 800327a:	6952      	ldr	r2, [r2, #20]
 800327c:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8003280:	615a      	str	r2, [r3, #20]
  }

  /* Return function status */
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <HAL_CAN_Sleep>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef* hcan)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b084      	sub	sp, #16
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
   
  /* Process locked */
  __HAL_LOCK(hcan);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d101      	bne.n	80032a8 <HAL_CAN_Sleep+0x1a>
 80032a4:	2302      	movs	r3, #2
 80032a6:	e051      	b.n	800334c <HAL_CAN_Sleep+0xbe>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_BUSY; 
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* Request Sleep mode */
  MODIFY_REG(hcan->Instance->MCR,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	f022 0203 	bic.w	r2, r2, #3
 80032c6:	f042 0202 	orr.w	r2, r2, #2
 80032ca:	601a      	str	r2, [r3, #0]
             CAN_MCR_INRQ       ,
             CAN_MCR_SLEEP       );

  /* Sleep mode status */
  if (HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_SLAK) ||
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d006      	beq.n	80032e8 <HAL_CAN_Sleep+0x5a>
      HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK)   )
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 0301 	and.w	r3, r3, #1
  if (HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_SLAK) ||
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d005      	beq.n	80032f4 <HAL_CAN_Sleep+0x66>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2200      	movs	r2, #0
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e02b      	b.n	800334c <HAL_CAN_Sleep+0xbe>
  }
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80032f4:	f7fd f802 	bl	80002fc <HAL_GetTick>
 80032f8:	60f8      	str	r0, [r7, #12]
  
  /* Wait the acknowledge */
  while (HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_SLAK) ||
 80032fa:	e010      	b.n	800331e <HAL_CAN_Sleep+0x90>
         HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80032fc:	f7fc fffe 	bl	80002fc <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b0a      	cmp	r3, #10
 8003308:	d909      	bls.n	800331e <HAL_CAN_Sleep+0x90>
    {
      hcan->State = HAL_CAN_STATE_TIMEOUT;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2203      	movs	r2, #3
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e016      	b.n	800334c <HAL_CAN_Sleep+0xbe>
  while (HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_SLAK) ||
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0e7      	beq.n	80032fc <HAL_CAN_Sleep+0x6e>
         HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 0301 	and.w	r3, r3, #1
  while (HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_SLAK) ||
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1e0      	bne.n	80032fc <HAL_CAN_Sleep+0x6e>
    }
  }
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Process unlocked */
  __HAL_UNLOCK(hcan);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <HAL_CAN_WakeUp>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef* hcan)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	60fb      	str	r3, [r7, #12]
    
  /* Process locked */
  __HAL_LOCK(hcan);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003366:	2b01      	cmp	r3, #1
 8003368:	d101      	bne.n	800336e <HAL_CAN_WakeUp+0x1a>
 800336a:	2302      	movs	r3, #2
 800336c:	e041      	b.n	80033f2 <HAL_CAN_WakeUp+0x9e>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_BUSY;  
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 
  /* Wake up request */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6812      	ldr	r2, [r2, #0]
 8003386:	6812      	ldr	r2, [r2, #0]
 8003388:	f022 0202 	bic.w	r2, r2, #2
 800338c:	601a      	str	r2, [r3, #0]
    
  /* Get timeout */
  tickstart = HAL_GetTick();   
 800338e:	f7fc ffb5 	bl	80002fc <HAL_GetTick>
 8003392:	60f8      	str	r0, [r7, #12]
  
  /* Sleep mode status */
  while((hcan->Instance->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)
 8003394:	e010      	b.n	80033b8 <HAL_CAN_WakeUp+0x64>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8003396:	f7fc ffb1 	bl	80002fc <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	2b0a      	cmp	r3, #10
 80033a2:	d909      	bls.n	80033b8 <HAL_CAN_WakeUp+0x64>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2203      	movs	r2, #3
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e01c      	b.n	80033f2 <HAL_CAN_WakeUp+0x9e>
  while((hcan->Instance->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d0e7      	beq.n	8003396 <HAL_CAN_WakeUp+0x42>
    }
  }
  if(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_SLAK))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_CAN_WakeUp+0x8c>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Return function status */
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e008      	b.n	80033f2 <HAL_CAN_WakeUp+0x9e>
  }
  
  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_READY; 
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Process unlocked */
  __HAL_UNLOCK(hcan);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b086      	sub	sp, #24
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U;
 8003402:	2300      	movs	r3, #0
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	2300      	movs	r3, #0
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	2300      	movs	r3, #0
 800340c:	60bb      	str	r3, [r7, #8]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800340e:	2300      	movs	r3, #0
 8003410:	617b      	str	r3, [r7, #20]

  /* Check Overrun flag for FIFO0 */
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b10      	cmp	r3, #16
 800341e:	bf0c      	ite	eq
 8003420:	2301      	moveq	r3, #1
 8003422:	2300      	movne	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	695b      	ldr	r3, [r3, #20]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	2b08      	cmp	r3, #8
 8003434:	bf0c      	ite	eq
 8003436:	2301      	moveq	r3, #1
 8003438:	2300      	movne	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	60fb      	str	r3, [r7, #12]
  if((tmp1 != 0U) && tmp2)
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00a      	beq.n	800345a <HAL_CAN_IRQHandler+0x60>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <HAL_CAN_IRQHandler+0x60>
  {
    /* Set CAN error code to FOV0 error */
    errorcode |= HAL_CAN_ERROR_FOV0;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003450:	617b      	str	r3, [r7, #20]

    /* Clear FIFO0 Overrun Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2210      	movs	r2, #16
 8003458:	60da      	str	r2, [r3, #12]
  }

  /* Check Overrun flag for FIFO1 */
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b10      	cmp	r3, #16
 8003466:	bf0c      	ite	eq
 8003468:	2301      	moveq	r3, #1
 800346a:	2300      	movne	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800347a:	2b40      	cmp	r3, #64	; 0x40
 800347c:	bf0c      	ite	eq
 800347e:	2301      	moveq	r3, #1
 8003480:	2300      	movne	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	60fb      	str	r3, [r7, #12]
  if((tmp1 != 0U) && tmp2)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00a      	beq.n	80034a2 <HAL_CAN_IRQHandler+0xa8>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <HAL_CAN_IRQHandler+0xa8>
  {
    /* Set CAN error code to FOV1 error */
    errorcode |= HAL_CAN_ERROR_FOV1;
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003498:	617b      	str	r3, [r7, #20]

    /* Clear FIFO1 Overrun Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2210      	movs	r2, #16
 80034a0:	611a      	str	r2, [r3, #16]
  }

  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	f003 0301 	and.w	r3, r3, #1
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d16d      	bne.n	800358c <HAL_CAN_IRQHandler+0x192>
  {
    /* Check Transmit request completion status */
    tmp1 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689a      	ldr	r2, [r3, #8]
 80034b6:	4b2c      	ldr	r3, [pc, #176]	; (8003568 <HAL_CAN_IRQHandler+0x16e>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	4a2b      	ldr	r2, [pc, #172]	; (8003568 <HAL_CAN_IRQHandler+0x16e>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	613b      	str	r3, [r7, #16]
    tmp2 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	4b27      	ldr	r3, [pc, #156]	; (800356c <HAL_CAN_IRQHandler+0x172>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	4a26      	ldr	r2, [pc, #152]	; (800356c <HAL_CAN_IRQHandler+0x172>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	bf0c      	ite	eq
 80034d8:	2301      	moveq	r3, #1
 80034da:	2300      	movne	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	60fb      	str	r3, [r7, #12]
    tmp3 = __HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	4b22      	ldr	r3, [pc, #136]	; (8003570 <HAL_CAN_IRQHandler+0x176>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	4a21      	ldr	r2, [pc, #132]	; (8003570 <HAL_CAN_IRQHandler+0x176>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	bf0c      	ite	eq
 80034f0:	2301      	moveq	r3, #1
 80034f2:	2300      	movne	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	60bb      	str	r3, [r7, #8]
    if(tmp1 || tmp2 || tmp3)  
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d105      	bne.n	800350a <HAL_CAN_IRQHandler+0x110>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d102      	bne.n	800350a <HAL_CAN_IRQHandler+0x110>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d040      	beq.n	800358c <HAL_CAN_IRQHandler+0x192>
    {
      tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689b      	ldr	r3, [r3, #8]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b02      	cmp	r3, #2
 8003516:	bf0c      	ite	eq
 8003518:	2301      	moveq	r3, #1
 800351a:	2300      	movne	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	613b      	str	r3, [r7, #16]
      tmp2 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800352a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	60fb      	str	r3, [r7, #12]
      tmp3 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	bf0c      	ite	eq
 8003546:	2301      	moveq	r3, #1
 8003548:	2300      	movne	r3, #0
 800354a:	b2db      	uxtb	r3, r3
 800354c:	60bb      	str	r3, [r7, #8]
      /* Check Transmit success */
      if((tmp1) || (tmp2) || (tmp3))
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d105      	bne.n	8003560 <HAL_CAN_IRQHandler+0x166>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d102      	bne.n	8003560 <HAL_CAN_IRQHandler+0x166>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d009      	beq.n	8003574 <HAL_CAN_IRQHandler+0x17a>
      {
        /* Call transmit function */
        CAN_Transmit_IT(hcan);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f9ae 	bl	80038c2 <CAN_Transmit_IT>
 8003566:	e009      	b.n	800357c <HAL_CAN_IRQHandler+0x182>
 8003568:	04000001 	.word	0x04000001
 800356c:	08000100 	.word	0x08000100
 8003570:	10010000 	.word	0x10010000
      }
      else /* Transmit failure */
      {
        /* Set CAN error code to TXFAIL error */
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800357a:	617b      	str	r3, [r7, #20]
      }

      /* Clear transmission status flags (RQCPx and TXOKx) */
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	6899      	ldr	r1, [r3, #8]
 8003586:	4b97      	ldr	r3, [pc, #604]	; (80037e4 <HAL_CAN_IRQHandler+0x3ea>)
 8003588:	430b      	orrs	r3, r1
 800358a:	6093      	str	r3, [r2, #8]
                                   CAN_FLAG_TXOK0 | CAN_FLAG_TXOK1 | CAN_FLAG_TXOK2);
    }
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	b2db      	uxtb	r3, r3
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	bf0c      	ite	eq
 80035a8:	2301      	moveq	r3, #1
 80035aa:	2300      	movne	r3, #0
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	60fb      	str	r3, [r7, #12]
  /* Check End of reception flag for FIFO0 */
  if((tmp1 != 0U) && tmp2)
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d006      	beq.n	80035c4 <HAL_CAN_IRQHandler+0x1ca>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d003      	beq.n	80035c4 <HAL_CAN_IRQHandler+0x1ca>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 80035bc:	2100      	movs	r1, #0
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f9bf 	bl	8003942 <CAN_Receive_IT>
  }
  
  tmp1 = __HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	f003 0303 	and.w	r3, r3, #3
 80035d0:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	f003 0310 	and.w	r3, r3, #16
 80035dc:	2b10      	cmp	r3, #16
 80035de:	bf0c      	ite	eq
 80035e0:	2301      	moveq	r3, #1
 80035e2:	2300      	movne	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	60fb      	str	r3, [r7, #12]
  /* Check End of reception flag for FIFO1 */
  if((tmp1 != 0U) && tmp2)
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d006      	beq.n	80035fc <HAL_CAN_IRQHandler+0x202>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <HAL_CAN_IRQHandler+0x202>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 80035f4:	2101      	movs	r1, #1
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f9a3 	bl	8003942 <CAN_Receive_IT>
  }

  /* Set error code in handle */
  hcan->ErrorCode |= errorcode;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	641a      	str	r2, [r3, #64]	; 0x40

  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b01      	cmp	r3, #1
 8003614:	bf0c      	ite	eq
 8003616:	2301      	moveq	r3, #1
 8003618:	2300      	movne	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003628:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800362c:	bf0c      	ite	eq
 800362e:	2301      	moveq	r3, #1
 8003630:	2300      	movne	r3, #0
 8003632:	b2db      	uxtb	r3, r3
 8003634:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003644:	bf0c      	ite	eq
 8003646:	2301      	moveq	r3, #1
 8003648:	2300      	movne	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	60bb      	str	r3, [r7, #8]
  /* Check Error Warning Flag */
  if(tmp1 && tmp2 && tmp3)
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00b      	beq.n	800366c <HAL_CAN_IRQHandler+0x272>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <HAL_CAN_IRQHandler+0x272>
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_CAN_IRQHandler+0x272>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
    /* No need for clear of Error Warning Flag as read-only */
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b02      	cmp	r3, #2
 8003678:	bf0c      	ite	eq
 800367a:	2301      	moveq	r3, #1
 800367c:	2300      	movne	r3, #0
 800367e:	b2db      	uxtb	r3, r3
 8003680:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800368c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003690:	bf0c      	ite	eq
 8003692:	2301      	moveq	r3, #1
 8003694:	2300      	movne	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR); 
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	695b      	ldr	r3, [r3, #20]
 80036a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036a8:	bf0c      	ite	eq
 80036aa:	2301      	moveq	r3, #1
 80036ac:	2300      	movne	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	60bb      	str	r3, [r7, #8]
  /* Check Error Passive Flag */
  if(tmp1 && tmp2 && tmp3)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00b      	beq.n	80036d0 <HAL_CAN_IRQHandler+0x2d6>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d008      	beq.n	80036d0 <HAL_CAN_IRQHandler+0x2d6>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d005      	beq.n	80036d0 <HAL_CAN_IRQHandler+0x2d6>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c8:	f043 0202 	orr.w	r2, r3, #2
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	641a      	str	r2, [r3, #64]	; 0x40
    /* No need for clear of Error Passive Flag as read-only */ 
  }
  
  tmp1 = __HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699b      	ldr	r3, [r3, #24]
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf0c      	ite	eq
 80036de:	2301      	moveq	r3, #1
 80036e0:	2300      	movne	r3, #0
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695b      	ldr	r3, [r3, #20]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036f4:	bf0c      	ite	eq
 80036f6:	2301      	moveq	r3, #1
 80036f8:	2300      	movne	r3, #0
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);  
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800370c:	bf0c      	ite	eq
 800370e:	2301      	moveq	r3, #1
 8003710:	2300      	movne	r3, #0
 8003712:	b2db      	uxtb	r3, r3
 8003714:	60bb      	str	r3, [r7, #8]
  /* Check Bus-Off Flag */
  if(tmp1 && tmp2 && tmp3)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00b      	beq.n	8003734 <HAL_CAN_IRQHandler+0x33a>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d008      	beq.n	8003734 <HAL_CAN_IRQHandler+0x33a>
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <HAL_CAN_IRQHandler+0x33a>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372c:	f043 0204 	orr.w	r2, r3, #4
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	641a      	str	r2, [r3, #64]	; 0x40
    /* No need for clear of Bus-Off Flag as read-only */
  }
  
  tmp1 = HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800373e:	2b00      	cmp	r3, #0
 8003740:	bf0c      	ite	eq
 8003742:	2301      	moveq	r3, #1
 8003744:	2300      	movne	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	613b      	str	r3, [r7, #16]
  tmp2 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003754:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003758:	bf0c      	ite	eq
 800375a:	2301      	moveq	r3, #1
 800375c:	2300      	movne	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	60fb      	str	r3, [r7, #12]
  tmp3 = __HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800376c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003770:	bf0c      	ite	eq
 8003772:	2301      	moveq	r3, #1
 8003774:	2300      	movne	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	60bb      	str	r3, [r7, #8]
  /* Check Last error code Flag */
  if((!tmp1) && tmp2 && tmp3)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d150      	bne.n	8003822 <HAL_CAN_IRQHandler+0x428>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d04d      	beq.n	8003822 <HAL_CAN_IRQHandler+0x428>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d04a      	beq.n	8003822 <HAL_CAN_IRQHandler+0x428>
  {
    tmp1 = (hcan->Instance->ESR & CAN_ESR_LEC);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003796:	613b      	str	r3, [r7, #16]
    switch(tmp1)
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	2b30      	cmp	r3, #48	; 0x30
 800379c:	d01b      	beq.n	80037d6 <HAL_CAN_IRQHandler+0x3dc>
 800379e:	2b30      	cmp	r3, #48	; 0x30
 80037a0:	d804      	bhi.n	80037ac <HAL_CAN_IRQHandler+0x3b2>
 80037a2:	2b10      	cmp	r3, #16
 80037a4:	d009      	beq.n	80037ba <HAL_CAN_IRQHandler+0x3c0>
 80037a6:	2b20      	cmp	r3, #32
 80037a8:	d00e      	beq.n	80037c8 <HAL_CAN_IRQHandler+0x3ce>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 80037aa:	e032      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
    switch(tmp1)
 80037ac:	2b50      	cmp	r3, #80	; 0x50
 80037ae:	d022      	beq.n	80037f6 <HAL_CAN_IRQHandler+0x3fc>
 80037b0:	2b60      	cmp	r3, #96	; 0x60
 80037b2:	d027      	beq.n	8003804 <HAL_CAN_IRQHandler+0x40a>
 80037b4:	2b40      	cmp	r3, #64	; 0x40
 80037b6:	d017      	beq.n	80037e8 <HAL_CAN_IRQHandler+0x3ee>
          break;
 80037b8:	e02b      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f043 0208 	orr.w	r2, r3, #8
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80037c6:	e024      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	f043 0210 	orr.w	r2, r3, #16
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80037d4:	e01d      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037da:	f043 0220 	orr.w	r2, r3, #32
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80037e2:	e016      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
 80037e4:	00010509 	.word	0x00010509
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 80037f4:	e00d      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8003802:	e006      	b.n	8003812 <HAL_CAN_IRQHandler+0x418>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8003810:	bf00      	nop
    }

    /* Clear Last error code Flag */ 
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6812      	ldr	r2, [r2, #0]
 800381a:	6992      	ldr	r2, [r2, #24]
 800381c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003820:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003826:	2b00      	cmp	r3, #0
 8003828:	d014      	beq.n	8003854 <HAL_CAN_IRQHandler+0x45a>
  {
    /* Clear ERRI Flag */ 
    hcan->Instance->MSR = CAN_MSR_ERRI; 
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2204      	movs	r2, #4
 8003830:	605a      	str	r2, [r3, #4]
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /*  - Disable FIFO 0 message pending Interrupt */
    /*  - Disable FIFO 0 Overrun Interrupt */
    /*  - Disable FIFO 1 message pending Interrupt */
    /*  - Disable FIFO 1 Overrun Interrupt */
    /*  - Disable Transmit mailbox empty Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	f423 430f 	bic.w	r3, r3, #36608	; 0x8f00
 8003848:	f023 035b 	bic.w	r3, r3, #91	; 0x5b
 800384c:	6153      	str	r3, [r2, #20]
                               CAN_IT_FMP1|
                               CAN_IT_FOV1|
                               CAN_IT_TME  );

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f00a fd38 	bl	800e2c4 <HAL_CAN_ErrorCallback>
  }  
}
 8003854:	bf00      	nop
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxCpltCallback can be implemented in the user file
   */
}
 8003876:	bf00      	nop
 8003878:	370c      	adds	r7, #12
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcan);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 8003888:	bf00      	nop
 800388a:	370c      	adds	r7, #12
 800388c:	46bd      	mov	sp, r7
 800388e:	bc80      	pop	{r7}
 8003890:	4770      	bx	lr

08003892 <HAL_CAN_GetState>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan)
{
 8003892:	b480      	push	{r7}
 8003894:	b083      	sub	sp, #12
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  /* Return CAN state */
  return hcan->State;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038a0:	b2db      	uxtb	r3, r3
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr

080038ac <HAL_CAN_GetError>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  return hcan->ErrorCode;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc80      	pop	{r7}
 80038c0:	4770      	bx	lr

080038c2 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b082      	sub	sp, #8
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	6812      	ldr	r2, [r2, #0]
 80038d2:	6952      	ldr	r2, [r2, #20]
 80038d4:	f022 0201 	bic.w	r2, r2, #1
 80038d8:	615a      	str	r2, [r3, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b12      	cmp	r3, #18
 80038e4:	d107      	bne.n	80038f6 <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	6952      	ldr	r2, [r2, #20]
 80038f0:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 80038f4:	615a      	str	r2, [r3, #20]
                               CAN_IT_LEC |
                               CAN_IT_ERR);
  }

  /* Change CAN state */
  switch(hcan->State)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b52      	cmp	r3, #82	; 0x52
 8003900:	d008      	beq.n	8003914 <CAN_Transmit_IT+0x52>
 8003902:	2b72      	cmp	r3, #114	; 0x72
 8003904:	d00b      	beq.n	800391e <CAN_Transmit_IT+0x5c>
 8003906:	2b42      	cmp	r3, #66	; 0x42
 8003908:	d10e      	bne.n	8003928 <CAN_Transmit_IT+0x66>
  {
    case(HAL_CAN_STATE_BUSY_TX_RX0):
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2222      	movs	r2, #34	; 0x22
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 8003912:	e00e      	b.n	8003932 <CAN_Transmit_IT+0x70>
    case(HAL_CAN_STATE_BUSY_TX_RX1):
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2232      	movs	r2, #50	; 0x32
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 800391c:	e009      	b.n	8003932 <CAN_Transmit_IT+0x70>
    case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2262      	movs	r2, #98	; 0x62
 8003922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 8003926:	e004      	b.n	8003932 <CAN_Transmit_IT+0x70>
    default: /* HAL_CAN_STATE_BUSY_TX */
      hcan->State = HAL_CAN_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      break;
 8003930:	bf00      	nop
  }

  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 8003932:	6878      	ldr	r0, [r7, #4]
 8003934:	f7ff ff92 	bl	800385c <HAL_CAN_TxCpltCallback>
  
  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	460b      	mov	r3, r1
 800394c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp1 = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]
  CanRxMsgTypeDef* pRxMsg = NULL;
 8003952:	2300      	movs	r3, #0
 8003954:	60fb      	str	r3, [r7, #12]

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d103      	bne.n	8003964 <CAN_Receive_IT+0x22>
  {
    pRxMsg = hcan->pRxMsg;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	e002      	b.n	800396a <CAN_Receive_IT+0x28>
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    pRxMsg = hcan->pRx1Msg;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003968:	60fb      	str	r3, [r7, #12]
  }

  /* Get the Id */
  pRxMsg->IDE = (uint8_t)0x04U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	78fb      	ldrb	r3, [r7, #3]
 8003970:	331b      	adds	r3, #27
 8003972:	011b      	lsls	r3, r3, #4
 8003974:	4413      	add	r3, r2
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0204 	and.w	r2, r3, #4
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	609a      	str	r2, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10c      	bne.n	80039a2 <CAN_Receive_IT+0x60>
  {
    pRxMsg->StdId = 0x000007FFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21U);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	78fb      	ldrb	r3, [r7, #3]
 800398e:	331b      	adds	r3, #27
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	4413      	add	r3, r2
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0d5b      	lsrs	r3, r3, #21
 8003998:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	e00b      	b.n	80039ba <CAN_Receive_IT+0x78>
  }
  else
  {
    pRxMsg->ExtId = 0x1FFFFFFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3U);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	78fb      	ldrb	r3, [r7, #3]
 80039a8:	331b      	adds	r3, #27
 80039aa:	011b      	lsls	r3, r3, #4
 80039ac:	4413      	add	r3, r2
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	08db      	lsrs	r3, r3, #3
 80039b2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	605a      	str	r2, [r3, #4]
  }
  
  pRxMsg->RTR = (uint8_t)0x02U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	78fb      	ldrb	r3, [r7, #3]
 80039c0:	331b      	adds	r3, #27
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	4413      	add	r3, r2
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0202 	and.w	r2, r3, #2
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  pRxMsg->DLC = (uint8_t)0x0FU & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	331b      	adds	r3, #27
 80039d8:	011b      	lsls	r3, r3, #4
 80039da:	4413      	add	r3, r2
 80039dc:	3304      	adds	r3, #4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 020f 	and.w	r2, r3, #15
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	611a      	str	r2, [r3, #16]
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	621a      	str	r2, [r3, #32]
  /* Get the FMI */
  pRxMsg->FMI = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8U);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	331b      	adds	r3, #27
 80039f6:	011b      	lsls	r3, r3, #4
 80039f8:	4413      	add	r3, r2
 80039fa:	3304      	adds	r3, #4
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	0a1b      	lsrs	r3, r3, #8
 8003a00:	b2da      	uxtb	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	61da      	str	r2, [r3, #28]
  /* Get the data field */
  pRxMsg->Data[0] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	011b      	lsls	r3, r3, #4
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	751a      	strb	r2, [r3, #20]
  pRxMsg->Data[1] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8U);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	4413      	add	r3, r2
 8003a26:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0a1b      	lsrs	r3, r3, #8
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	755a      	strb	r2, [r3, #21]
  pRxMsg->Data[2] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16U);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	78fb      	ldrb	r3, [r7, #3]
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	4413      	add	r3, r2
 8003a3e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	0c1b      	lsrs	r3, r3, #16
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	759a      	strb	r2, [r3, #22]
  pRxMsg->Data[3] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	78fb      	ldrb	r3, [r7, #3]
 8003a52:	011b      	lsls	r3, r3, #4
 8003a54:	4413      	add	r3, r2
 8003a56:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	0e1b      	lsrs	r3, r3, #24
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	75da      	strb	r2, [r3, #23]
  pRxMsg->Data[4] = (uint8_t)0xFFU & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	4413      	add	r3, r2
 8003a6e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	761a      	strb	r2, [r3, #24]
  pRxMsg->Data[5] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8U);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	78fb      	ldrb	r3, [r7, #3]
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	4413      	add	r3, r2
 8003a84:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	0a1b      	lsrs	r3, r3, #8
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	765a      	strb	r2, [r3, #25]
  pRxMsg->Data[6] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16U);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	78fb      	ldrb	r3, [r7, #3]
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	4413      	add	r3, r2
 8003a9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	0c1b      	lsrs	r3, r3, #16
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	769a      	strb	r2, [r3, #26]
  pRxMsg->Data[7] = (uint8_t)0xFFU & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24U);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	78fb      	ldrb	r3, [r7, #3]
 8003ab0:	011b      	lsls	r3, r3, #4
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	0e1b      	lsrs	r3, r3, #24
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	76da      	strb	r2, [r3, #27]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10c      	bne.n	8003ae2 <CAN_Receive_IT+0x1a0>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2220      	movs	r2, #32
 8003ace:	60da      	str	r2, [r3, #12]
    
    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6812      	ldr	r2, [r2, #0]
 8003ad8:	6952      	ldr	r2, [r2, #20]
 8003ada:	f022 020a 	bic.w	r2, r2, #10
 8003ade:	615a      	str	r2, [r3, #20]
 8003ae0:	e00b      	b.n	8003afa <CAN_Receive_IT+0x1b8>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2220      	movs	r2, #32
 8003ae8:	611a      	str	r2, [r3, #16]
    
    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	6952      	ldr	r2, [r2, #20]
 8003af4:	f022 0250 	bic.w	r2, r2, #80	; 0x50
 8003af8:	615a      	str	r2, [r3, #20]
  }

  tmp1 = hcan->State;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	60bb      	str	r3, [r7, #8]
  if((tmp1 == HAL_CAN_STATE_BUSY_RX0) || (tmp1 == HAL_CAN_STATE_BUSY_RX1))
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	2b22      	cmp	r3, #34	; 0x22
 8003b08:	d002      	beq.n	8003b10 <CAN_Receive_IT+0x1ce>
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2b32      	cmp	r3, #50	; 0x32
 8003b0e:	d107      	bne.n	8003b20 <CAN_Receive_IT+0x1de>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6812      	ldr	r2, [r2, #0]
 8003b18:	6952      	ldr	r2, [r2, #20]
 8003b1a:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8003b1e:	615a      	str	r2, [r3, #20]
                               CAN_IT_LEC |
                               CAN_IT_ERR);
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 8003b20:	78fb      	ldrb	r3, [r7, #3]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d11e      	bne.n	8003b64 <CAN_Receive_IT+0x222>
  {
    switch(hcan->State)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b62      	cmp	r3, #98	; 0x62
 8003b30:	d008      	beq.n	8003b44 <CAN_Receive_IT+0x202>
 8003b32:	2b72      	cmp	r3, #114	; 0x72
 8003b34:	d00b      	beq.n	8003b4e <CAN_Receive_IT+0x20c>
 8003b36:	2b42      	cmp	r3, #66	; 0x42
 8003b38:	d10e      	bne.n	8003b58 <CAN_Receive_IT+0x216>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX0):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2212      	movs	r2, #18
 8003b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b42:	e02d      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2232      	movs	r2, #50	; 0x32
 8003b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b4c:	e028      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2252      	movs	r2, #82	; 0x52
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b56:	e023      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      default: /* HAL_CAN_STATE_BUSY_RX0 */
        hcan->State = HAL_CAN_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b60:	bf00      	nop
 8003b62:	e01d      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
    }
  }
  else /* FIFONumber == CAN_FIFO1 */
  {
    switch(hcan->State)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b62      	cmp	r3, #98	; 0x62
 8003b6e:	d008      	beq.n	8003b82 <CAN_Receive_IT+0x240>
 8003b70:	2b72      	cmp	r3, #114	; 0x72
 8003b72:	d00b      	beq.n	8003b8c <CAN_Receive_IT+0x24a>
 8003b74:	2b52      	cmp	r3, #82	; 0x52
 8003b76:	d10e      	bne.n	8003b96 <CAN_Receive_IT+0x254>
    {
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2212      	movs	r2, #18
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b80:	e00e      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2222      	movs	r2, #34	; 0x22
 8003b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b8a:	e009      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2242      	movs	r2, #66	; 0x42
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b94:	e004      	b.n	8003ba0 <CAN_Receive_IT+0x25e>
      default: /* HAL_CAN_STATE_BUSY_RX1 */
        hcan->State = HAL_CAN_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        break;
 8003b9e:	bf00      	nop
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f00a fba3 	bl	800e2ec <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <NVIC_SetPriorityGrouping+0x44>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bcc:	4013      	ands	r3, r2
 8003bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003be2:	4a04      	ldr	r2, [pc, #16]	; (8003bf4 <NVIC_SetPriorityGrouping+0x44>)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	60d3      	str	r3, [r2, #12]
}
 8003be8:	bf00      	nop
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bfc:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <NVIC_GetPriorityGrouping+0x18>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	0a1b      	lsrs	r3, r3, #8
 8003c02:	f003 0307 	and.w	r3, r3, #7
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bc80      	pop	{r7}
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000ed00 	.word	0xe000ed00

08003c14 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003c1e:	4908      	ldr	r1, [pc, #32]	; (8003c40 <NVIC_EnableIRQ+0x2c>)
 8003c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c24:	095b      	lsrs	r3, r3, #5
 8003c26:	79fa      	ldrb	r2, [r7, #7]
 8003c28:	f002 021f 	and.w	r2, r2, #31
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr
 8003c40:	e000e100 	.word	0xe000e100

08003c44 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003c4e:	4909      	ldr	r1, [pc, #36]	; (8003c74 <NVIC_DisableIRQ+0x30>)
 8003c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c54:	095b      	lsrs	r3, r3, #5
 8003c56:	79fa      	ldrb	r2, [r7, #7]
 8003c58:	f002 021f 	and.w	r2, r2, #31
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c62:	3320      	adds	r3, #32
 8003c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	e000e100 	.word	0xe000e100

08003c78 <NVIC_GetPendingIRQ>:
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
 */
__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	71fb      	strb	r3, [r7, #7]
  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003c82:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <NVIC_GetPendingIRQ+0x30>)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	095b      	lsrs	r3, r3, #5
 8003c8a:	3340      	adds	r3, #64	; 0x40
 8003c8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	f003 031f 	and.w	r3, r3, #31
 8003c96:	fa22 f303 	lsr.w	r3, r2, r3
 8003c9a:	f003 0301 	and.w	r3, r3, #1
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr
 8003ca8:	e000e100 	.word	0xe000e100

08003cac <NVIC_SetPendingIRQ>:
  \brief   Set Pending Interrupt
  \details Sets the pending bit of an external interrupt.
  \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003cb6:	4909      	ldr	r1, [pc, #36]	; (8003cdc <NVIC_SetPendingIRQ+0x30>)
 8003cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cbc:	095b      	lsrs	r3, r3, #5
 8003cbe:	79fa      	ldrb	r2, [r7, #7]
 8003cc0:	f002 021f 	and.w	r2, r2, #31
 8003cc4:	2001      	movs	r0, #1
 8003cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8003cca:	3340      	adds	r3, #64	; 0x40
 8003ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bc80      	pop	{r7}
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	e000e100 	.word	0xe000e100

08003ce0 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003cea:	4909      	ldr	r1, [pc, #36]	; (8003d10 <NVIC_ClearPendingIRQ+0x30>)
 8003cec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf0:	095b      	lsrs	r3, r3, #5
 8003cf2:	79fa      	ldrb	r2, [r7, #7]
 8003cf4:	f002 021f 	and.w	r2, r2, #31
 8003cf8:	2001      	movs	r0, #1
 8003cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003cfe:	3360      	adds	r3, #96	; 0x60
 8003d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	e000e100 	.word	0xe000e100

08003d14 <NVIC_GetActive>:
  \param [in]      IRQn  Interrupt number.
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
 */
__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	71fb      	strb	r3, [r7, #7]
  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8003d1e:	4a09      	ldr	r2, [pc, #36]	; (8003d44 <NVIC_GetActive+0x30>)
 8003d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d24:	095b      	lsrs	r3, r3, #5
 8003d26:	3380      	adds	r3, #128	; 0x80
 8003d28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003d2c:	79fb      	ldrb	r3, [r7, #7]
 8003d2e:	f003 031f 	and.w	r3, r3, #31
 8003d32:	fa22 f303 	lsr.w	r3, r2, r3
 8003d36:	f003 0301 	and.w	r3, r3, #1
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bc80      	pop	{r7}
 8003d42:	4770      	bx	lr
 8003d44:	e000e100 	.word	0xe000e100

08003d48 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	4603      	mov	r3, r0
 8003d50:	6039      	str	r1, [r7, #0]
 8003d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	da0b      	bge.n	8003d74 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5c:	490d      	ldr	r1, [pc, #52]	; (8003d94 <NVIC_SetPriority+0x4c>)
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	f003 030f 	and.w	r3, r3, #15
 8003d64:	3b04      	subs	r3, #4
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	440b      	add	r3, r1
 8003d70:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d72:	e009      	b.n	8003d88 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d74:	4908      	ldr	r1, [pc, #32]	; (8003d98 <NVIC_SetPriority+0x50>)
 8003d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	0112      	lsls	r2, r2, #4
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	440b      	add	r3, r1
 8003d84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bc80      	pop	{r7}
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	e000ed00 	.word	0xe000ed00
 8003d98:	e000e100 	.word	0xe000e100

08003d9c <NVIC_GetPriority>:
  \param [in]   IRQn  Interrupt number.
  \return             Interrupt Priority.
                      Value is aligned automatically to the implemented priority bits of the microcontroller.
 */
__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	4603      	mov	r3, r0
 8003da4:	71fb      	strb	r3, [r7, #7]

  if ((int32_t)(IRQn) < 0)
 8003da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	da0a      	bge.n	8003dc4 <NVIC_GetPriority+0x28>
  {
    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8003dae:	4a0c      	ldr	r2, [pc, #48]	; (8003de0 <NVIC_GetPriority+0x44>)
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	3b04      	subs	r3, #4
 8003db8:	4413      	add	r3, r2
 8003dba:	7e1b      	ldrb	r3, [r3, #24]
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e008      	b.n	8003dd6 <NVIC_GetPriority+0x3a>
  }
  else
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 8003dc4:	4a07      	ldr	r2, [pc, #28]	; (8003de4 <NVIC_GetPriority+0x48>)
 8003dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dca:	4413      	add	r3, r2
 8003dcc:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	091b      	lsrs	r3, r3, #4
 8003dd4:	b2db      	uxtb	r3, r3
  }
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	e000ed00 	.word	0xe000ed00
 8003de4:	e000e100 	.word	0xe000e100

08003de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b089      	sub	sp, #36	; 0x24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f1c3 0307 	rsb	r3, r3, #7
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	bf28      	it	cs
 8003e06:	2304      	movcs	r3, #4
 8003e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	2b06      	cmp	r3, #6
 8003e10:	d902      	bls.n	8003e18 <NVIC_EncodePriority+0x30>
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3b03      	subs	r3, #3
 8003e16:	e000      	b.n	8003e1a <NVIC_EncodePriority+0x32>
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	fa02 f303 	lsl.w	r3, r2, r3
 8003e24:	1e5a      	subs	r2, r3, #1
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	401a      	ands	r2, r3
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e2e:	2101      	movs	r1, #1
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	fa01 f303 	lsl.w	r3, r1, r3
 8003e36:	1e59      	subs	r1, r3, #1
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e3c:	4313      	orrs	r3, r2
         );
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3724      	adds	r7, #36	; 0x24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr

08003e48 <NVIC_DecodePriority>:
  \param [in]     PriorityGroup  Used priority group.
  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
  \param [out]     pSubPriority  Subpriority value (starting from 0).
 */
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b089      	sub	sp, #36	; 0x24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
 8003e54:	603b      	str	r3, [r7, #0]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f1c3 0307 	rsb	r3, r3, #7
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	bf28      	it	cs
 8003e68:	2304      	movcs	r3, #4
 8003e6a:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	3304      	adds	r3, #4
 8003e70:	2b06      	cmp	r3, #6
 8003e72:	d902      	bls.n	8003e7a <NVIC_DecodePriority+0x32>
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	3b03      	subs	r3, #3
 8003e78:	e000      	b.n	8003e7c <NVIC_DecodePriority+0x34>
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	40da      	lsrs	r2, r3
 8003e84:	2101      	movs	r1, #1
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	401a      	ands	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	601a      	str	r2, [r3, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 8003e94:	2201      	movs	r2, #1
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	1e5a      	subs	r2, r3, #1
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	401a      	ands	r2, r3
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	601a      	str	r2, [r3, #0]
}
 8003ea6:	bf00      	nop
 8003ea8:	3724      	adds	r7, #36	; 0x24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bc80      	pop	{r7}
 8003eae:	4770      	bx	lr

08003eb0 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003eb4:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003eb8:	4905      	ldr	r1, [pc, #20]	; (8003ed0 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003eba:	4b05      	ldr	r3, [pc, #20]	; (8003ed0 <NVIC_SystemReset+0x20>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003ec2:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <NVIC_SystemReset+0x24>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	60cb      	str	r3, [r1, #12]
 8003ec8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8003ecc:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003ece:	e7fd      	b.n	8003ecc <NVIC_SystemReset+0x1c>
 8003ed0:	e000ed00 	.word	0xe000ed00
 8003ed4:	05fa0004 	.word	0x05fa0004

08003ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ee8:	d301      	bcc.n	8003eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eea:	2301      	movs	r3, #1
 8003eec:	e00f      	b.n	8003f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eee:	4a0a      	ldr	r2, [pc, #40]	; (8003f18 <SysTick_Config+0x40>)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ef6:	210f      	movs	r1, #15
 8003ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8003efc:	f7ff ff24 	bl	8003d48 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f00:	4b05      	ldr	r3, [pc, #20]	; (8003f18 <SysTick_Config+0x40>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f06:	4b04      	ldr	r3, [pc, #16]	; (8003f18 <SysTick_Config+0x40>)
 8003f08:	2207      	movs	r2, #7
 8003f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	e000e010 	.word	0xe000e010

08003f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7ff fe43 	bl	8003bb0 <NVIC_SetPriorityGrouping>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b086      	sub	sp, #24
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f44:	f7ff fe58 	bl	8003bf8 <NVIC_GetPriorityGrouping>
 8003f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	6978      	ldr	r0, [r7, #20]
 8003f50:	f7ff ff4a 	bl	8003de8 <NVIC_EncodePriority>
 8003f54:	4602      	mov	r2, r0
 8003f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f5a:	4611      	mov	r1, r2
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7ff fef3 	bl	8003d48 <NVIC_SetPriority>
}
 8003f62:	bf00      	nop
 8003f64:	3718      	adds	r7, #24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b082      	sub	sp, #8
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	4603      	mov	r3, r0
 8003f72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff fe4b 	bl	8003c14 <NVIC_EnableIRQ>
}
 8003f7e:	bf00      	nop
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7ff fe55 	bl	8003c44 <NVIC_DisableIRQ>
}
 8003f9a:	bf00      	nop
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003fa6:	f7ff ff83 	bl	8003eb0 <NVIC_SystemReset>
}
 8003faa:	bf00      	nop
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b082      	sub	sp, #8
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff ff8e 	bl	8003ed8 <SysTick_Config>
 8003fbc:	4603      	mov	r3, r0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_NVIC_GetPriorityGrouping>:
/**
  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	af00      	add	r7, sp, #0
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
 8003fca:	f7ff fe15 	bl	8003bf8 <NVIC_GetPriorityGrouping>
 8003fce:	4603      	mov	r3, r0
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60b9      	str	r1, [r7, #8]
 8003fdc:	607a      	str	r2, [r7, #4]
 8003fde:	603b      	str	r3, [r7, #0]
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 8003fe4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fed7 	bl	8003d9c <NVIC_GetPriority>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	68b9      	ldr	r1, [r7, #8]
 8003ff4:	f7ff ff28 	bl	8003e48 <NVIC_DecodePriority>
}
 8003ff8:	bf00      	nop
 8003ffa:	3710      	adds	r7, #16
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800400a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff fe4c 	bl	8003cac <NVIC_SetPendingIRQ>
}
 8004014:	bf00      	nop
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	4603      	mov	r3, r0
 8004024:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8004026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fe24 	bl	8003c78 <NVIC_GetPendingIRQ>
 8004030:	4603      	mov	r3, r0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3708      	adds	r7, #8
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}

0800403a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800403a:	b580      	push	{r7, lr}
 800403c:	b082      	sub	sp, #8
 800403e:	af00      	add	r7, sp, #0
 8004040:	4603      	mov	r3, r0
 8004042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff fe49 	bl	8003ce0 <NVIC_ClearPendingIRQ>
}
 800404e:	bf00      	nop
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b082      	sub	sp, #8
 800405a:	af00      	add	r7, sp, #0
 800405c:	4603      	mov	r3, r0
 800405e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8004060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004064:	4618      	mov	r0, r3
 8004066:	f7ff fe55 	bl	8003d14 <NVIC_GetActive>
 800406a:	4603      	mov	r3, r0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b04      	cmp	r3, #4
 8004080:	d106      	bne.n	8004090 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004082:	4a09      	ldr	r2, [pc, #36]	; (80040a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004084:	4b08      	ldr	r3, [pc, #32]	; (80040a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f043 0304 	orr.w	r3, r3, #4
 800408c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800408e:	e005      	b.n	800409c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004090:	4a05      	ldr	r2, [pc, #20]	; (80040a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004092:	4b05      	ldr	r3, [pc, #20]	; (80040a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f023 0304 	bic.w	r3, r3, #4
 800409a:	6013      	str	r3, [r2, #0]
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bc80      	pop	{r7}
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	e000e010 	.word	0xe000e010

080040ac <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80040b0:	f000 f802 	bl	80040b8 <HAL_SYSTICK_Callback>
}
 80040b4:	bf00      	nop
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80040bc:	bf00      	nop
 80040be:	46bd      	mov	sp, r7
 80040c0:	bc80      	pop	{r7}
 80040c2:	4770      	bx	lr

080040c4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e065      	b.n	80041a6 <HAL_DMA_Init+0xe2>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	4b33      	ldr	r3, [pc, #204]	; (80041b0 <HAL_DMA_Init+0xec>)
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d80f      	bhi.n	8004106 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b31      	ldr	r3, [pc, #196]	; (80041b4 <HAL_DMA_Init+0xf0>)
 80040ee:	4413      	add	r3, r2
 80040f0:	4a31      	ldr	r2, [pc, #196]	; (80041b8 <HAL_DMA_Init+0xf4>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	091b      	lsrs	r3, r3, #4
 80040f8:	009a      	lsls	r2, r3, #2
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a2e      	ldr	r2, [pc, #184]	; (80041bc <HAL_DMA_Init+0xf8>)
 8004102:	63da      	str	r2, [r3, #60]	; 0x3c
 8004104:	e00e      	b.n	8004124 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	461a      	mov	r2, r3
 800410c:	4b2c      	ldr	r3, [pc, #176]	; (80041c0 <HAL_DMA_Init+0xfc>)
 800410e:	4413      	add	r3, r2
 8004110:	4a29      	ldr	r2, [pc, #164]	; (80041b8 <HAL_DMA_Init+0xf4>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	091b      	lsrs	r3, r3, #4
 8004118:	009a      	lsls	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a28      	ldr	r2, [pc, #160]	; (80041c4 <HAL_DMA_Init+0x100>)
 8004122:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2202      	movs	r2, #2
 8004128:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800413a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800413e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004148:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004154:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004160:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	4313      	orrs	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3714      	adds	r7, #20
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr
 80041b0:	40020407 	.word	0x40020407
 80041b4:	bffdfff8 	.word	0xbffdfff8
 80041b8:	cccccccd 	.word	0xcccccccd
 80041bc:	40020000 	.word	0x40020000
 80041c0:	bffdfbf8 	.word	0xbffdfbf8
 80041c4:	40020400 	.word	0x40020400

080041c8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e050      	b.n	800427c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6812      	ldr	r2, [r2, #0]
 80041e2:	6812      	ldr	r2, [r2, #0]
 80041e4:	f022 0201 	bic.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2200      	movs	r2, #0
 80041f8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2200      	movs	r2, #0
 8004208:	60da      	str	r2, [r3, #12]

#if defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F100xE) || defined (STM32F105xC) || defined (STM32F107xC)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	4b1d      	ldr	r3, [pc, #116]	; (8004288 <HAL_DMA_DeInit+0xc0>)
 8004212:	429a      	cmp	r2, r3
 8004214:	d80f      	bhi.n	8004236 <HAL_DMA_DeInit+0x6e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	461a      	mov	r2, r3
 800421c:	4b1b      	ldr	r3, [pc, #108]	; (800428c <HAL_DMA_DeInit+0xc4>)
 800421e:	4413      	add	r3, r2
 8004220:	4a1b      	ldr	r2, [pc, #108]	; (8004290 <HAL_DMA_DeInit+0xc8>)
 8004222:	fba2 2303 	umull	r2, r3, r2, r3
 8004226:	091b      	lsrs	r3, r3, #4
 8004228:	009a      	lsls	r2, r3, #2
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a18      	ldr	r2, [pc, #96]	; (8004294 <HAL_DMA_DeInit+0xcc>)
 8004232:	63da      	str	r2, [r3, #60]	; 0x3c
 8004234:	e00e      	b.n	8004254 <HAL_DMA_DeInit+0x8c>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	4b16      	ldr	r3, [pc, #88]	; (8004298 <HAL_DMA_DeInit+0xd0>)
 800423e:	4413      	add	r3, r2
 8004240:	4a13      	ldr	r2, [pc, #76]	; (8004290 <HAL_DMA_DeInit+0xc8>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	091b      	lsrs	r3, r3, #4
 8004248:	009a      	lsls	r2, r3, #2
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a12      	ldr	r2, [pc, #72]	; (800429c <HAL_DMA_DeInit+0xd4>)
 8004252:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800425c:	2101      	movs	r1, #1
 800425e:	fa01 f202 	lsl.w	r2, r1, r2
 8004262:	605a      	str	r2, [r3, #4]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40020407 	.word	0x40020407
 800428c:	bffdfff8 	.word	0xbffdfff8
 8004290:	cccccccd 	.word	0xcccccccd
 8004294:	40020000 	.word	0x40020000
 8004298:	bffdfbf8 	.word	0xbffdfbf8
 800429c:	40020400 	.word	0x40020400

080042a0 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_DMA_Start+0x20>
 80042bc:	2302      	movs	r3, #2
 80042be:	e02d      	b.n	800431c <HAL_DMA_Start+0x7c>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d11d      	bne.n	800430e <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2202      	movs	r2, #2
 80042d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	6812      	ldr	r2, [r2, #0]
 80042e8:	6812      	ldr	r2, [r2, #0]
 80042ea:	f022 0201 	bic.w	r2, r2, #1
 80042ee:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f001 f8ee 	bl	80054d8 <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	6812      	ldr	r2, [r2, #0]
 8004306:	f042 0201 	orr.w	r2, r2, #1
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	e005      	b.n	800431a <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 8004316:	2302      	movs	r3, #2
 8004318:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 800431a:	7dfb      	ldrb	r3, [r7, #23]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3718      	adds	r7, #24
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
 8004330:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f893 3020 	ldrb.w	r3, [r3, #32]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_DMA_Start_IT+0x20>
 8004340:	2302      	movs	r3, #2
 8004342:	e04a      	b.n	80043da <HAL_DMA_Start_IT+0xb6>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004352:	2b01      	cmp	r3, #1
 8004354:	d13a      	bne.n	80043cc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2202      	movs	r2, #2
 800435a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	f022 0201 	bic.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	68b9      	ldr	r1, [r7, #8]
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f001 f8ac 	bl	80054d8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	6812      	ldr	r2, [r2, #0]
 8004392:	f042 020e 	orr.w	r2, r2, #14
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	e00f      	b.n	80043ba <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	6812      	ldr	r2, [r2, #0]
 80043a4:	f022 0204 	bic.w	r2, r2, #4
 80043a8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	6812      	ldr	r2, [r2, #0]
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	f042 020a 	orr.w	r2, r2, #10
 80043b8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	6812      	ldr	r2, [r2, #0]
 80043c2:	6812      	ldr	r2, [r2, #0]
 80043c4:	f042 0201 	orr.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	e005      	b.n	80043d8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80043d4:	2302      	movs	r3, #2
 80043d6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80043d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3718      	adds	r7, #24
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b085      	sub	sp, #20
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043ea:	2300      	movs	r3, #0
 80043ec:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	f022 020e 	bic.w	r2, r2, #14
 80043fc:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6812      	ldr	r2, [r2, #0]
 8004406:	6812      	ldr	r2, [r2, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004416:	2101      	movs	r1, #1
 8004418:	fa01 f202 	lsl.w	r2, r1, r2
 800441c:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800442e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004430:	4618      	mov	r0, r3
 8004432:	3714      	adds	r7, #20
 8004434:	46bd      	mov	sp, r7
 8004436:	bc80      	pop	{r7}
 8004438:	4770      	bx	lr

0800443a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800443a:	b580      	push	{r7, lr}
 800443c:	b084      	sub	sp, #16
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800444c:	2b02      	cmp	r3, #2
 800444e:	d005      	beq.n	800445c <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2204      	movs	r2, #4
 8004454:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
 800445a:	e0ec      	b.n	8004636 <HAL_DMA_Abort_IT+0x1fc>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	6812      	ldr	r2, [r2, #0]
 8004466:	f022 020e 	bic.w	r2, r2, #14
 800446a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	6812      	ldr	r2, [r2, #0]
 8004476:	f022 0201 	bic.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	4b6f      	ldr	r3, [pc, #444]	; (8004640 <HAL_DMA_Abort_IT+0x206>)
 8004484:	429a      	cmp	r2, r3
 8004486:	d963      	bls.n	8004550 <HAL_DMA_Abort_IT+0x116>
 8004488:	4a6e      	ldr	r2, [pc, #440]	; (8004644 <HAL_DMA_Abort_IT+0x20a>)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4619      	mov	r1, r3
 8004490:	4b6d      	ldr	r3, [pc, #436]	; (8004648 <HAL_DMA_Abort_IT+0x20e>)
 8004492:	4299      	cmp	r1, r3
 8004494:	d059      	beq.n	800454a <HAL_DMA_Abort_IT+0x110>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4619      	mov	r1, r3
 800449c:	4b6b      	ldr	r3, [pc, #428]	; (800464c <HAL_DMA_Abort_IT+0x212>)
 800449e:	4299      	cmp	r1, r3
 80044a0:	d051      	beq.n	8004546 <HAL_DMA_Abort_IT+0x10c>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4619      	mov	r1, r3
 80044a8:	4b69      	ldr	r3, [pc, #420]	; (8004650 <HAL_DMA_Abort_IT+0x216>)
 80044aa:	4299      	cmp	r1, r3
 80044ac:	d048      	beq.n	8004540 <HAL_DMA_Abort_IT+0x106>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4b67      	ldr	r3, [pc, #412]	; (8004654 <HAL_DMA_Abort_IT+0x21a>)
 80044b6:	4299      	cmp	r1, r3
 80044b8:	d03f      	beq.n	800453a <HAL_DMA_Abort_IT+0x100>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4619      	mov	r1, r3
 80044c0:	4b65      	ldr	r3, [pc, #404]	; (8004658 <HAL_DMA_Abort_IT+0x21e>)
 80044c2:	4299      	cmp	r1, r3
 80044c4:	d036      	beq.n	8004534 <HAL_DMA_Abort_IT+0xfa>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4619      	mov	r1, r3
 80044cc:	4b63      	ldr	r3, [pc, #396]	; (800465c <HAL_DMA_Abort_IT+0x222>)
 80044ce:	4299      	cmp	r1, r3
 80044d0:	d02d      	beq.n	800452e <HAL_DMA_Abort_IT+0xf4>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4619      	mov	r1, r3
 80044d8:	4b59      	ldr	r3, [pc, #356]	; (8004640 <HAL_DMA_Abort_IT+0x206>)
 80044da:	4299      	cmp	r1, r3
 80044dc:	d024      	beq.n	8004528 <HAL_DMA_Abort_IT+0xee>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4619      	mov	r1, r3
 80044e4:	4b5e      	ldr	r3, [pc, #376]	; (8004660 <HAL_DMA_Abort_IT+0x226>)
 80044e6:	4299      	cmp	r1, r3
 80044e8:	d01c      	beq.n	8004524 <HAL_DMA_Abort_IT+0xea>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4619      	mov	r1, r3
 80044f0:	4b5c      	ldr	r3, [pc, #368]	; (8004664 <HAL_DMA_Abort_IT+0x22a>)
 80044f2:	4299      	cmp	r1, r3
 80044f4:	d014      	beq.n	8004520 <HAL_DMA_Abort_IT+0xe6>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4619      	mov	r1, r3
 80044fc:	4b5a      	ldr	r3, [pc, #360]	; (8004668 <HAL_DMA_Abort_IT+0x22e>)
 80044fe:	4299      	cmp	r1, r3
 8004500:	d00b      	beq.n	800451a <HAL_DMA_Abort_IT+0xe0>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4619      	mov	r1, r3
 8004508:	4b58      	ldr	r3, [pc, #352]	; (800466c <HAL_DMA_Abort_IT+0x232>)
 800450a:	4299      	cmp	r1, r3
 800450c:	d102      	bne.n	8004514 <HAL_DMA_Abort_IT+0xda>
 800450e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004512:	e01b      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004518:	e018      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 800451a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800451e:	e015      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004520:	2310      	movs	r3, #16
 8004522:	e013      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004524:	2301      	movs	r3, #1
 8004526:	e011      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800452c:	e00e      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 800452e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004532:	e00b      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004534:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004538:	e008      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 800453a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800453e:	e005      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004540:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004544:	e002      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 8004546:	2310      	movs	r3, #16
 8004548:	e000      	b.n	800454c <HAL_DMA_Abort_IT+0x112>
 800454a:	2301      	movs	r3, #1
 800454c:	6053      	str	r3, [r2, #4]
 800454e:	e062      	b.n	8004616 <HAL_DMA_Abort_IT+0x1dc>
 8004550:	4a47      	ldr	r2, [pc, #284]	; (8004670 <HAL_DMA_Abort_IT+0x236>)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4619      	mov	r1, r3
 8004558:	4b3b      	ldr	r3, [pc, #236]	; (8004648 <HAL_DMA_Abort_IT+0x20e>)
 800455a:	4299      	cmp	r1, r3
 800455c:	d059      	beq.n	8004612 <HAL_DMA_Abort_IT+0x1d8>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4619      	mov	r1, r3
 8004564:	4b39      	ldr	r3, [pc, #228]	; (800464c <HAL_DMA_Abort_IT+0x212>)
 8004566:	4299      	cmp	r1, r3
 8004568:	d051      	beq.n	800460e <HAL_DMA_Abort_IT+0x1d4>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4619      	mov	r1, r3
 8004570:	4b37      	ldr	r3, [pc, #220]	; (8004650 <HAL_DMA_Abort_IT+0x216>)
 8004572:	4299      	cmp	r1, r3
 8004574:	d048      	beq.n	8004608 <HAL_DMA_Abort_IT+0x1ce>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4619      	mov	r1, r3
 800457c:	4b35      	ldr	r3, [pc, #212]	; (8004654 <HAL_DMA_Abort_IT+0x21a>)
 800457e:	4299      	cmp	r1, r3
 8004580:	d03f      	beq.n	8004602 <HAL_DMA_Abort_IT+0x1c8>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4619      	mov	r1, r3
 8004588:	4b33      	ldr	r3, [pc, #204]	; (8004658 <HAL_DMA_Abort_IT+0x21e>)
 800458a:	4299      	cmp	r1, r3
 800458c:	d036      	beq.n	80045fc <HAL_DMA_Abort_IT+0x1c2>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4619      	mov	r1, r3
 8004594:	4b31      	ldr	r3, [pc, #196]	; (800465c <HAL_DMA_Abort_IT+0x222>)
 8004596:	4299      	cmp	r1, r3
 8004598:	d02d      	beq.n	80045f6 <HAL_DMA_Abort_IT+0x1bc>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4619      	mov	r1, r3
 80045a0:	4b27      	ldr	r3, [pc, #156]	; (8004640 <HAL_DMA_Abort_IT+0x206>)
 80045a2:	4299      	cmp	r1, r3
 80045a4:	d024      	beq.n	80045f0 <HAL_DMA_Abort_IT+0x1b6>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4619      	mov	r1, r3
 80045ac:	4b2c      	ldr	r3, [pc, #176]	; (8004660 <HAL_DMA_Abort_IT+0x226>)
 80045ae:	4299      	cmp	r1, r3
 80045b0:	d01c      	beq.n	80045ec <HAL_DMA_Abort_IT+0x1b2>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4b2a      	ldr	r3, [pc, #168]	; (8004664 <HAL_DMA_Abort_IT+0x22a>)
 80045ba:	4299      	cmp	r1, r3
 80045bc:	d014      	beq.n	80045e8 <HAL_DMA_Abort_IT+0x1ae>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4619      	mov	r1, r3
 80045c4:	4b28      	ldr	r3, [pc, #160]	; (8004668 <HAL_DMA_Abort_IT+0x22e>)
 80045c6:	4299      	cmp	r1, r3
 80045c8:	d00b      	beq.n	80045e2 <HAL_DMA_Abort_IT+0x1a8>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4619      	mov	r1, r3
 80045d0:	4b26      	ldr	r3, [pc, #152]	; (800466c <HAL_DMA_Abort_IT+0x232>)
 80045d2:	4299      	cmp	r1, r3
 80045d4:	d102      	bne.n	80045dc <HAL_DMA_Abort_IT+0x1a2>
 80045d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045da:	e01b      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80045e0:	e018      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045e6:	e015      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045e8:	2310      	movs	r3, #16
 80045ea:	e013      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045ec:	2301      	movs	r3, #1
 80045ee:	e011      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80045f4:	e00e      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80045fa:	e00b      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 80045fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004600:	e008      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 8004602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004606:	e005      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 8004608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800460c:	e002      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 800460e:	2310      	movs	r3, #16
 8004610:	e000      	b.n	8004614 <HAL_DMA_Abort_IT+0x1da>
 8004612:	2301      	movs	r3, #1
 8004614:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <HAL_DMA_Abort_IT+0x1fc>
    {
      hdma->XferAbortCallback(hdma);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	4798      	blx	r3
    } 
  }
  return status;
 8004636:	7bfb      	ldrb	r3, [r7, #15]
}
 8004638:	4618      	mov	r0, r3
 800463a:	3710      	adds	r7, #16
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}
 8004640:	40020080 	.word	0x40020080
 8004644:	40020400 	.word	0x40020400
 8004648:	40020008 	.word	0x40020008
 800464c:	4002001c 	.word	0x4002001c
 8004650:	40020030 	.word	0x40020030
 8004654:	40020044 	.word	0x40020044
 8004658:	40020058 	.word	0x40020058
 800465c:	4002006c 	.word	0x4002006c
 8004660:	40020408 	.word	0x40020408
 8004664:	4002041c 	.word	0x4002041c
 8004668:	40020430 	.word	0x40020430
 800466c:	40020444 	.word	0x40020444
 8004670:	40020000 	.word	0x40020000

08004674 <HAL_DMA_PollForTransfer>:
  * @param  CompleteLevel: Specifies the DMA level complete.
  * @param  Timeout:       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, uint32_t CompleteLevel, uint32_t Timeout)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  uint32_t temp;
  uint32_t tickstart = 0U;
 8004680:	2300      	movs	r3, #0
 8004682:	613b      	str	r3, [r7, #16]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800468a:	2b02      	cmp	r3, #2
 800468c:	d008      	beq.n	80046a0 <HAL_DMA_PollForTransfer+0x2c>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2204      	movs	r2, #4
 8004692:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2020 	strb.w	r2, [r3, #32]
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e3e1      	b.n	8004e64 <HAL_DMA_PollForTransfer+0x7f0>
  }

  /* Polling mode not supported in circular mode */
  if (RESET != (hdma->Instance->CCR & DMA_CCR_CIRC))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f003 0320 	and.w	r3, r3, #32
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d005      	beq.n	80046ba <HAL_DMA_PollForTransfer+0x46>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80046b4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e3d4      	b.n	8004e64 <HAL_DMA_PollForTransfer+0x7f0>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d162      	bne.n	8004786 <HAL_DMA_PollForTransfer+0x112>
  {
    /* Transfer Complete flag */
    temp = __HAL_DMA_GET_TC_FLAG_INDEX(hdma);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	4b9b      	ldr	r3, [pc, #620]	; (8004934 <HAL_DMA_PollForTransfer+0x2c0>)
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d059      	beq.n	8004780 <HAL_DMA_PollForTransfer+0x10c>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	4b99      	ldr	r3, [pc, #612]	; (8004938 <HAL_DMA_PollForTransfer+0x2c4>)
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d051      	beq.n	800477c <HAL_DMA_PollForTransfer+0x108>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	4b97      	ldr	r3, [pc, #604]	; (800493c <HAL_DMA_PollForTransfer+0x2c8>)
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d048      	beq.n	8004776 <HAL_DMA_PollForTransfer+0x102>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	461a      	mov	r2, r3
 80046ea:	4b95      	ldr	r3, [pc, #596]	; (8004940 <HAL_DMA_PollForTransfer+0x2cc>)
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d03f      	beq.n	8004770 <HAL_DMA_PollForTransfer+0xfc>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	4b93      	ldr	r3, [pc, #588]	; (8004944 <HAL_DMA_PollForTransfer+0x2d0>)
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d036      	beq.n	800476a <HAL_DMA_PollForTransfer+0xf6>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	4b91      	ldr	r3, [pc, #580]	; (8004948 <HAL_DMA_PollForTransfer+0x2d4>)
 8004704:	429a      	cmp	r2, r3
 8004706:	d02d      	beq.n	8004764 <HAL_DMA_PollForTransfer+0xf0>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	461a      	mov	r2, r3
 800470e:	4b8f      	ldr	r3, [pc, #572]	; (800494c <HAL_DMA_PollForTransfer+0x2d8>)
 8004710:	429a      	cmp	r2, r3
 8004712:	d024      	beq.n	800475e <HAL_DMA_PollForTransfer+0xea>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	461a      	mov	r2, r3
 800471a:	4b8d      	ldr	r3, [pc, #564]	; (8004950 <HAL_DMA_PollForTransfer+0x2dc>)
 800471c:	429a      	cmp	r2, r3
 800471e:	d01c      	beq.n	800475a <HAL_DMA_PollForTransfer+0xe6>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	461a      	mov	r2, r3
 8004726:	4b8b      	ldr	r3, [pc, #556]	; (8004954 <HAL_DMA_PollForTransfer+0x2e0>)
 8004728:	429a      	cmp	r2, r3
 800472a:	d014      	beq.n	8004756 <HAL_DMA_PollForTransfer+0xe2>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	4b89      	ldr	r3, [pc, #548]	; (8004958 <HAL_DMA_PollForTransfer+0x2e4>)
 8004734:	429a      	cmp	r2, r3
 8004736:	d00b      	beq.n	8004750 <HAL_DMA_PollForTransfer+0xdc>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	4b87      	ldr	r3, [pc, #540]	; (800495c <HAL_DMA_PollForTransfer+0x2e8>)
 8004740:	429a      	cmp	r2, r3
 8004742:	d102      	bne.n	800474a <HAL_DMA_PollForTransfer+0xd6>
 8004744:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004748:	e01b      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 800474a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800474e:	e018      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004750:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004754:	e015      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004756:	2320      	movs	r3, #32
 8004758:	e013      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 800475a:	2302      	movs	r3, #2
 800475c:	e011      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 800475e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004762:	e00e      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004764:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004768:	e00b      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 800476a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800476e:	e008      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004770:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004774:	e005      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004776:	f44f 7300 	mov.w	r3, #512	; 0x200
 800477a:	e002      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 800477c:	2320      	movs	r3, #32
 800477e:	e000      	b.n	8004782 <HAL_DMA_PollForTransfer+0x10e>
 8004780:	2302      	movs	r3, #2
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	e061      	b.n	800484a <HAL_DMA_PollForTransfer+0x1d6>
  }
  else
  {
    /* Half Transfer Complete flag */
    temp = __HAL_DMA_GET_HT_FLAG_INDEX(hdma);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	4b69      	ldr	r3, [pc, #420]	; (8004934 <HAL_DMA_PollForTransfer+0x2c0>)
 800478e:	429a      	cmp	r2, r3
 8004790:	d059      	beq.n	8004846 <HAL_DMA_PollForTransfer+0x1d2>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	4b67      	ldr	r3, [pc, #412]	; (8004938 <HAL_DMA_PollForTransfer+0x2c4>)
 800479a:	429a      	cmp	r2, r3
 800479c:	d051      	beq.n	8004842 <HAL_DMA_PollForTransfer+0x1ce>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	461a      	mov	r2, r3
 80047a4:	4b65      	ldr	r3, [pc, #404]	; (800493c <HAL_DMA_PollForTransfer+0x2c8>)
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d048      	beq.n	800483c <HAL_DMA_PollForTransfer+0x1c8>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	4b63      	ldr	r3, [pc, #396]	; (8004940 <HAL_DMA_PollForTransfer+0x2cc>)
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d03f      	beq.n	8004836 <HAL_DMA_PollForTransfer+0x1c2>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	4b61      	ldr	r3, [pc, #388]	; (8004944 <HAL_DMA_PollForTransfer+0x2d0>)
 80047be:	429a      	cmp	r2, r3
 80047c0:	d036      	beq.n	8004830 <HAL_DMA_PollForTransfer+0x1bc>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	461a      	mov	r2, r3
 80047c8:	4b5f      	ldr	r3, [pc, #380]	; (8004948 <HAL_DMA_PollForTransfer+0x2d4>)
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d02d      	beq.n	800482a <HAL_DMA_PollForTransfer+0x1b6>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	461a      	mov	r2, r3
 80047d4:	4b5d      	ldr	r3, [pc, #372]	; (800494c <HAL_DMA_PollForTransfer+0x2d8>)
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d024      	beq.n	8004824 <HAL_DMA_PollForTransfer+0x1b0>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	461a      	mov	r2, r3
 80047e0:	4b5b      	ldr	r3, [pc, #364]	; (8004950 <HAL_DMA_PollForTransfer+0x2dc>)
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d01c      	beq.n	8004820 <HAL_DMA_PollForTransfer+0x1ac>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	461a      	mov	r2, r3
 80047ec:	4b59      	ldr	r3, [pc, #356]	; (8004954 <HAL_DMA_PollForTransfer+0x2e0>)
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d014      	beq.n	800481c <HAL_DMA_PollForTransfer+0x1a8>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	4b57      	ldr	r3, [pc, #348]	; (8004958 <HAL_DMA_PollForTransfer+0x2e4>)
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d00b      	beq.n	8004816 <HAL_DMA_PollForTransfer+0x1a2>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	4b55      	ldr	r3, [pc, #340]	; (800495c <HAL_DMA_PollForTransfer+0x2e8>)
 8004806:	429a      	cmp	r2, r3
 8004808:	d102      	bne.n	8004810 <HAL_DMA_PollForTransfer+0x19c>
 800480a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800480e:	e01b      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004810:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004814:	e018      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800481a:	e015      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 800481c:	2340      	movs	r3, #64	; 0x40
 800481e:	e013      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004820:	2304      	movs	r3, #4
 8004822:	e011      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004824:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004828:	e00e      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 800482a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800482e:	e00b      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004830:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004834:	e008      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004836:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800483a:	e005      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 800483c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004840:	e002      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004842:	2340      	movs	r3, #64	; 0x40
 8004844:	e000      	b.n	8004848 <HAL_DMA_PollForTransfer+0x1d4>
 8004846:	2304      	movs	r3, #4
 8004848:	617b      	str	r3, [r7, #20]
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800484a:	f7fb fd57 	bl	80002fc <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8004850:	e12a      	b.n	8004aa8 <HAL_DMA_PollForTransfer+0x434>
  {
    if((__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	461a      	mov	r2, r3
 8004858:	4b3c      	ldr	r3, [pc, #240]	; (800494c <HAL_DMA_PollForTransfer+0x2d8>)
 800485a:	429a      	cmp	r2, r3
 800485c:	f240 8082 	bls.w	8004964 <HAL_DMA_PollForTransfer+0x2f0>
 8004860:	4b3f      	ldr	r3, [pc, #252]	; (8004960 <HAL_DMA_PollForTransfer+0x2ec>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4619      	mov	r1, r3
 800486a:	4b32      	ldr	r3, [pc, #200]	; (8004934 <HAL_DMA_PollForTransfer+0x2c0>)
 800486c:	4299      	cmp	r1, r3
 800486e:	d059      	beq.n	8004924 <HAL_DMA_PollForTransfer+0x2b0>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4619      	mov	r1, r3
 8004876:	4b30      	ldr	r3, [pc, #192]	; (8004938 <HAL_DMA_PollForTransfer+0x2c4>)
 8004878:	4299      	cmp	r1, r3
 800487a:	d051      	beq.n	8004920 <HAL_DMA_PollForTransfer+0x2ac>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4619      	mov	r1, r3
 8004882:	4b2e      	ldr	r3, [pc, #184]	; (800493c <HAL_DMA_PollForTransfer+0x2c8>)
 8004884:	4299      	cmp	r1, r3
 8004886:	d048      	beq.n	800491a <HAL_DMA_PollForTransfer+0x2a6>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4619      	mov	r1, r3
 800488e:	4b2c      	ldr	r3, [pc, #176]	; (8004940 <HAL_DMA_PollForTransfer+0x2cc>)
 8004890:	4299      	cmp	r1, r3
 8004892:	d03f      	beq.n	8004914 <HAL_DMA_PollForTransfer+0x2a0>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4619      	mov	r1, r3
 800489a:	4b2a      	ldr	r3, [pc, #168]	; (8004944 <HAL_DMA_PollForTransfer+0x2d0>)
 800489c:	4299      	cmp	r1, r3
 800489e:	d036      	beq.n	800490e <HAL_DMA_PollForTransfer+0x29a>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4619      	mov	r1, r3
 80048a6:	4b28      	ldr	r3, [pc, #160]	; (8004948 <HAL_DMA_PollForTransfer+0x2d4>)
 80048a8:	4299      	cmp	r1, r3
 80048aa:	d02d      	beq.n	8004908 <HAL_DMA_PollForTransfer+0x294>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4619      	mov	r1, r3
 80048b2:	4b26      	ldr	r3, [pc, #152]	; (800494c <HAL_DMA_PollForTransfer+0x2d8>)
 80048b4:	4299      	cmp	r1, r3
 80048b6:	d024      	beq.n	8004902 <HAL_DMA_PollForTransfer+0x28e>
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4619      	mov	r1, r3
 80048be:	4b24      	ldr	r3, [pc, #144]	; (8004950 <HAL_DMA_PollForTransfer+0x2dc>)
 80048c0:	4299      	cmp	r1, r3
 80048c2:	d01c      	beq.n	80048fe <HAL_DMA_PollForTransfer+0x28a>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4619      	mov	r1, r3
 80048ca:	4b22      	ldr	r3, [pc, #136]	; (8004954 <HAL_DMA_PollForTransfer+0x2e0>)
 80048cc:	4299      	cmp	r1, r3
 80048ce:	d014      	beq.n	80048fa <HAL_DMA_PollForTransfer+0x286>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4619      	mov	r1, r3
 80048d6:	4b20      	ldr	r3, [pc, #128]	; (8004958 <HAL_DMA_PollForTransfer+0x2e4>)
 80048d8:	4299      	cmp	r1, r3
 80048da:	d00b      	beq.n	80048f4 <HAL_DMA_PollForTransfer+0x280>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4619      	mov	r1, r3
 80048e2:	4b1e      	ldr	r3, [pc, #120]	; (800495c <HAL_DMA_PollForTransfer+0x2e8>)
 80048e4:	4299      	cmp	r1, r3
 80048e6:	d102      	bne.n	80048ee <HAL_DMA_PollForTransfer+0x27a>
 80048e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ec:	e01b      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 80048ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80048f2:	e018      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 80048f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048f8:	e015      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 80048fa:	2380      	movs	r3, #128	; 0x80
 80048fc:	e013      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 80048fe:	2308      	movs	r3, #8
 8004900:	e011      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 8004902:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004906:	e00e      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 8004908:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800490c:	e00b      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 800490e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004912:	e008      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 8004914:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004918:	e005      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 800491a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800491e:	e002      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 8004920:	2380      	movs	r3, #128	; 0x80
 8004922:	e000      	b.n	8004926 <HAL_DMA_PollForTransfer+0x2b2>
 8004924:	2308      	movs	r3, #8
 8004926:	4013      	ands	r3, r2
 8004928:	2b00      	cmp	r3, #0
 800492a:	bf14      	ite	ne
 800492c:	2301      	movne	r3, #1
 800492e:	2300      	moveq	r3, #0
 8004930:	b2db      	uxtb	r3, r3
 8004932:	e080      	b.n	8004a36 <HAL_DMA_PollForTransfer+0x3c2>
 8004934:	40020008 	.word	0x40020008
 8004938:	4002001c 	.word	0x4002001c
 800493c:	40020030 	.word	0x40020030
 8004940:	40020044 	.word	0x40020044
 8004944:	40020058 	.word	0x40020058
 8004948:	4002006c 	.word	0x4002006c
 800494c:	40020080 	.word	0x40020080
 8004950:	40020408 	.word	0x40020408
 8004954:	4002041c 	.word	0x4002041c
 8004958:	40020430 	.word	0x40020430
 800495c:	40020444 	.word	0x40020444
 8004960:	40020400 	.word	0x40020400
 8004964:	4b95      	ldr	r3, [pc, #596]	; (8004bbc <HAL_DMA_PollForTransfer+0x548>)
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4619      	mov	r1, r3
 800496e:	4b94      	ldr	r3, [pc, #592]	; (8004bc0 <HAL_DMA_PollForTransfer+0x54c>)
 8004970:	4299      	cmp	r1, r3
 8004972:	d059      	beq.n	8004a28 <HAL_DMA_PollForTransfer+0x3b4>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4619      	mov	r1, r3
 800497a:	4b92      	ldr	r3, [pc, #584]	; (8004bc4 <HAL_DMA_PollForTransfer+0x550>)
 800497c:	4299      	cmp	r1, r3
 800497e:	d051      	beq.n	8004a24 <HAL_DMA_PollForTransfer+0x3b0>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4619      	mov	r1, r3
 8004986:	4b90      	ldr	r3, [pc, #576]	; (8004bc8 <HAL_DMA_PollForTransfer+0x554>)
 8004988:	4299      	cmp	r1, r3
 800498a:	d048      	beq.n	8004a1e <HAL_DMA_PollForTransfer+0x3aa>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4619      	mov	r1, r3
 8004992:	4b8e      	ldr	r3, [pc, #568]	; (8004bcc <HAL_DMA_PollForTransfer+0x558>)
 8004994:	4299      	cmp	r1, r3
 8004996:	d03f      	beq.n	8004a18 <HAL_DMA_PollForTransfer+0x3a4>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4619      	mov	r1, r3
 800499e:	4b8c      	ldr	r3, [pc, #560]	; (8004bd0 <HAL_DMA_PollForTransfer+0x55c>)
 80049a0:	4299      	cmp	r1, r3
 80049a2:	d036      	beq.n	8004a12 <HAL_DMA_PollForTransfer+0x39e>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4619      	mov	r1, r3
 80049aa:	4b8a      	ldr	r3, [pc, #552]	; (8004bd4 <HAL_DMA_PollForTransfer+0x560>)
 80049ac:	4299      	cmp	r1, r3
 80049ae:	d02d      	beq.n	8004a0c <HAL_DMA_PollForTransfer+0x398>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4619      	mov	r1, r3
 80049b6:	4b88      	ldr	r3, [pc, #544]	; (8004bd8 <HAL_DMA_PollForTransfer+0x564>)
 80049b8:	4299      	cmp	r1, r3
 80049ba:	d024      	beq.n	8004a06 <HAL_DMA_PollForTransfer+0x392>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4619      	mov	r1, r3
 80049c2:	4b86      	ldr	r3, [pc, #536]	; (8004bdc <HAL_DMA_PollForTransfer+0x568>)
 80049c4:	4299      	cmp	r1, r3
 80049c6:	d01c      	beq.n	8004a02 <HAL_DMA_PollForTransfer+0x38e>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4619      	mov	r1, r3
 80049ce:	4b84      	ldr	r3, [pc, #528]	; (8004be0 <HAL_DMA_PollForTransfer+0x56c>)
 80049d0:	4299      	cmp	r1, r3
 80049d2:	d014      	beq.n	80049fe <HAL_DMA_PollForTransfer+0x38a>
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4619      	mov	r1, r3
 80049da:	4b82      	ldr	r3, [pc, #520]	; (8004be4 <HAL_DMA_PollForTransfer+0x570>)
 80049dc:	4299      	cmp	r1, r3
 80049de:	d00b      	beq.n	80049f8 <HAL_DMA_PollForTransfer+0x384>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4619      	mov	r1, r3
 80049e6:	4b80      	ldr	r3, [pc, #512]	; (8004be8 <HAL_DMA_PollForTransfer+0x574>)
 80049e8:	4299      	cmp	r1, r3
 80049ea:	d102      	bne.n	80049f2 <HAL_DMA_PollForTransfer+0x37e>
 80049ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049f0:	e01b      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 80049f2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80049f6:	e018      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 80049f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049fc:	e015      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 80049fe:	2380      	movs	r3, #128	; 0x80
 8004a00:	e013      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a02:	2308      	movs	r3, #8
 8004a04:	e011      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a0a:	e00e      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a0c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004a10:	e00b      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a12:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004a16:	e008      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a1c:	e005      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a1e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a22:	e002      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a24:	2380      	movs	r3, #128	; 0x80
 8004a26:	e000      	b.n	8004a2a <HAL_DMA_PollForTransfer+0x3b6>
 8004a28:	2308      	movs	r3, #8
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf14      	ite	ne
 8004a30:	2301      	movne	r3, #1
 8004a32:	2300      	moveq	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d017      	beq.n	8004a6a <HAL_DMA_PollForTransfer+0x3f6>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Clear all flags */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a42:	2101      	movs	r1, #1
 8004a44:	fa01 f202 	lsl.w	r2, r1, r2
 8004a48:	605a      	str	r2, [r3, #4]

      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4e:	f043 0201 	orr.w	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e1fc      	b.n	8004e64 <HAL_DMA_PollForTransfer+0x7f0>
    }
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a70:	d01a      	beq.n	8004aa8 <HAL_DMA_PollForTransfer+0x434>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d007      	beq.n	8004a88 <HAL_DMA_PollForTransfer+0x414>
 8004a78:	f7fb fc40 	bl	80002fc <HAL_GetTick>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	1ad2      	subs	r2, r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d90f      	bls.n	8004aa8 <HAL_DMA_PollForTransfer+0x434>
      {
        /* Update error code */
        SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TIMEOUT);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8c:	f043 0220 	orr.w	r2, r3, #32
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	639a      	str	r2, [r3, #56]	; 0x38

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e1dd      	b.n	8004e64 <HAL_DMA_PollForTransfer+0x7f0>
  while(__HAL_DMA_GET_FLAG(hdma, temp) == RESET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	461a      	mov	r2, r3
 8004aae:	4b4a      	ldr	r3, [pc, #296]	; (8004bd8 <HAL_DMA_PollForTransfer+0x564>)
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d909      	bls.n	8004ac8 <HAL_DMA_PollForTransfer+0x454>
 8004ab4:	4b4d      	ldr	r3, [pc, #308]	; (8004bec <HAL_DMA_PollForTransfer+0x578>)
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	4013      	ands	r3, r2
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	bf0c      	ite	eq
 8004ac0:	2301      	moveq	r3, #1
 8004ac2:	2300      	movne	r3, #0
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	e008      	b.n	8004ada <HAL_DMA_PollForTransfer+0x466>
 8004ac8:	4b3c      	ldr	r3, [pc, #240]	; (8004bbc <HAL_DMA_PollForTransfer+0x548>)
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	bf0c      	ite	eq
 8004ad4:	2301      	moveq	r3, #1
 8004ad6:	2300      	movne	r3, #0
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	f47f aeb9 	bne.w	8004852 <HAL_DMA_PollForTransfer+0x1de>
      }
    }
  }

  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	f040 80ec 	bne.w	8004cc0 <HAL_DMA_PollForTransfer+0x64c>
  {
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	461a      	mov	r2, r3
 8004aee:	4b3a      	ldr	r3, [pc, #232]	; (8004bd8 <HAL_DMA_PollForTransfer+0x564>)
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d97d      	bls.n	8004bf0 <HAL_DMA_PollForTransfer+0x57c>
 8004af4:	4a3d      	ldr	r2, [pc, #244]	; (8004bec <HAL_DMA_PollForTransfer+0x578>)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4619      	mov	r1, r3
 8004afc:	4b30      	ldr	r3, [pc, #192]	; (8004bc0 <HAL_DMA_PollForTransfer+0x54c>)
 8004afe:	4299      	cmp	r1, r3
 8004b00:	d059      	beq.n	8004bb6 <HAL_DMA_PollForTransfer+0x542>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4619      	mov	r1, r3
 8004b08:	4b2e      	ldr	r3, [pc, #184]	; (8004bc4 <HAL_DMA_PollForTransfer+0x550>)
 8004b0a:	4299      	cmp	r1, r3
 8004b0c:	d051      	beq.n	8004bb2 <HAL_DMA_PollForTransfer+0x53e>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4619      	mov	r1, r3
 8004b14:	4b2c      	ldr	r3, [pc, #176]	; (8004bc8 <HAL_DMA_PollForTransfer+0x554>)
 8004b16:	4299      	cmp	r1, r3
 8004b18:	d048      	beq.n	8004bac <HAL_DMA_PollForTransfer+0x538>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4619      	mov	r1, r3
 8004b20:	4b2a      	ldr	r3, [pc, #168]	; (8004bcc <HAL_DMA_PollForTransfer+0x558>)
 8004b22:	4299      	cmp	r1, r3
 8004b24:	d03f      	beq.n	8004ba6 <HAL_DMA_PollForTransfer+0x532>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4b28      	ldr	r3, [pc, #160]	; (8004bd0 <HAL_DMA_PollForTransfer+0x55c>)
 8004b2e:	4299      	cmp	r1, r3
 8004b30:	d036      	beq.n	8004ba0 <HAL_DMA_PollForTransfer+0x52c>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4619      	mov	r1, r3
 8004b38:	4b26      	ldr	r3, [pc, #152]	; (8004bd4 <HAL_DMA_PollForTransfer+0x560>)
 8004b3a:	4299      	cmp	r1, r3
 8004b3c:	d02d      	beq.n	8004b9a <HAL_DMA_PollForTransfer+0x526>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4619      	mov	r1, r3
 8004b44:	4b24      	ldr	r3, [pc, #144]	; (8004bd8 <HAL_DMA_PollForTransfer+0x564>)
 8004b46:	4299      	cmp	r1, r3
 8004b48:	d024      	beq.n	8004b94 <HAL_DMA_PollForTransfer+0x520>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4b22      	ldr	r3, [pc, #136]	; (8004bdc <HAL_DMA_PollForTransfer+0x568>)
 8004b52:	4299      	cmp	r1, r3
 8004b54:	d01c      	beq.n	8004b90 <HAL_DMA_PollForTransfer+0x51c>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	4b20      	ldr	r3, [pc, #128]	; (8004be0 <HAL_DMA_PollForTransfer+0x56c>)
 8004b5e:	4299      	cmp	r1, r3
 8004b60:	d014      	beq.n	8004b8c <HAL_DMA_PollForTransfer+0x518>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4619      	mov	r1, r3
 8004b68:	4b1e      	ldr	r3, [pc, #120]	; (8004be4 <HAL_DMA_PollForTransfer+0x570>)
 8004b6a:	4299      	cmp	r1, r3
 8004b6c:	d00b      	beq.n	8004b86 <HAL_DMA_PollForTransfer+0x512>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4619      	mov	r1, r3
 8004b74:	4b1c      	ldr	r3, [pc, #112]	; (8004be8 <HAL_DMA_PollForTransfer+0x574>)
 8004b76:	4299      	cmp	r1, r3
 8004b78:	d102      	bne.n	8004b80 <HAL_DMA_PollForTransfer+0x50c>
 8004b7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b7e:	e01b      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b84:	e018      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b8a:	e015      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b8c:	2320      	movs	r3, #32
 8004b8e:	e013      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b90:	2302      	movs	r3, #2
 8004b92:	e011      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b98:	e00e      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004b9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004b9e:	e00b      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004ba0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ba4:	e008      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004ba6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004baa:	e005      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004bac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bb0:	e002      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004bb2:	2320      	movs	r3, #32
 8004bb4:	e000      	b.n	8004bb8 <HAL_DMA_PollForTransfer+0x544>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	6053      	str	r3, [r2, #4]
 8004bba:	e07c      	b.n	8004cb6 <HAL_DMA_PollForTransfer+0x642>
 8004bbc:	40020000 	.word	0x40020000
 8004bc0:	40020008 	.word	0x40020008
 8004bc4:	4002001c 	.word	0x4002001c
 8004bc8:	40020030 	.word	0x40020030
 8004bcc:	40020044 	.word	0x40020044
 8004bd0:	40020058 	.word	0x40020058
 8004bd4:	4002006c 	.word	0x4002006c
 8004bd8:	40020080 	.word	0x40020080
 8004bdc:	40020408 	.word	0x40020408
 8004be0:	4002041c 	.word	0x4002041c
 8004be4:	40020430 	.word	0x40020430
 8004be8:	40020444 	.word	0x40020444
 8004bec:	40020400 	.word	0x40020400
 8004bf0:	4a9e      	ldr	r2, [pc, #632]	; (8004e6c <HAL_DMA_PollForTransfer+0x7f8>)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	4b9d      	ldr	r3, [pc, #628]	; (8004e70 <HAL_DMA_PollForTransfer+0x7fc>)
 8004bfa:	4299      	cmp	r1, r3
 8004bfc:	d059      	beq.n	8004cb2 <HAL_DMA_PollForTransfer+0x63e>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4619      	mov	r1, r3
 8004c04:	4b9b      	ldr	r3, [pc, #620]	; (8004e74 <HAL_DMA_PollForTransfer+0x800>)
 8004c06:	4299      	cmp	r1, r3
 8004c08:	d051      	beq.n	8004cae <HAL_DMA_PollForTransfer+0x63a>
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4619      	mov	r1, r3
 8004c10:	4b99      	ldr	r3, [pc, #612]	; (8004e78 <HAL_DMA_PollForTransfer+0x804>)
 8004c12:	4299      	cmp	r1, r3
 8004c14:	d048      	beq.n	8004ca8 <HAL_DMA_PollForTransfer+0x634>
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4b97      	ldr	r3, [pc, #604]	; (8004e7c <HAL_DMA_PollForTransfer+0x808>)
 8004c1e:	4299      	cmp	r1, r3
 8004c20:	d03f      	beq.n	8004ca2 <HAL_DMA_PollForTransfer+0x62e>
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4619      	mov	r1, r3
 8004c28:	4b95      	ldr	r3, [pc, #596]	; (8004e80 <HAL_DMA_PollForTransfer+0x80c>)
 8004c2a:	4299      	cmp	r1, r3
 8004c2c:	d036      	beq.n	8004c9c <HAL_DMA_PollForTransfer+0x628>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4619      	mov	r1, r3
 8004c34:	4b93      	ldr	r3, [pc, #588]	; (8004e84 <HAL_DMA_PollForTransfer+0x810>)
 8004c36:	4299      	cmp	r1, r3
 8004c38:	d02d      	beq.n	8004c96 <HAL_DMA_PollForTransfer+0x622>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4b91      	ldr	r3, [pc, #580]	; (8004e88 <HAL_DMA_PollForTransfer+0x814>)
 8004c42:	4299      	cmp	r1, r3
 8004c44:	d024      	beq.n	8004c90 <HAL_DMA_PollForTransfer+0x61c>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	4b8f      	ldr	r3, [pc, #572]	; (8004e8c <HAL_DMA_PollForTransfer+0x818>)
 8004c4e:	4299      	cmp	r1, r3
 8004c50:	d01c      	beq.n	8004c8c <HAL_DMA_PollForTransfer+0x618>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4619      	mov	r1, r3
 8004c58:	4b8d      	ldr	r3, [pc, #564]	; (8004e90 <HAL_DMA_PollForTransfer+0x81c>)
 8004c5a:	4299      	cmp	r1, r3
 8004c5c:	d014      	beq.n	8004c88 <HAL_DMA_PollForTransfer+0x614>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4619      	mov	r1, r3
 8004c64:	4b8b      	ldr	r3, [pc, #556]	; (8004e94 <HAL_DMA_PollForTransfer+0x820>)
 8004c66:	4299      	cmp	r1, r3
 8004c68:	d00b      	beq.n	8004c82 <HAL_DMA_PollForTransfer+0x60e>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4619      	mov	r1, r3
 8004c70:	4b89      	ldr	r3, [pc, #548]	; (8004e98 <HAL_DMA_PollForTransfer+0x824>)
 8004c72:	4299      	cmp	r1, r3
 8004c74:	d102      	bne.n	8004c7c <HAL_DMA_PollForTransfer+0x608>
 8004c76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c7a:	e01b      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c80:	e018      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c86:	e015      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c88:	2320      	movs	r3, #32
 8004c8a:	e013      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e011      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c94:	e00e      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c96:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004c9a:	e00b      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004c9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ca0:	e008      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004ca2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ca6:	e005      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cac:	e002      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004cae:	2320      	movs	r3, #32
 8004cb0:	e000      	b.n	8004cb4 <HAL_DMA_PollForTransfer+0x640>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	6053      	str	r3, [r2, #4]

    /* The selected Channelx EN bit is cleared (DMA is disabled and
    all transfers are complete) */
    hdma->State = HAL_DMA_STATE_READY;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8004cbe:	e0cc      	b.n	8004e5a <HAL_DMA_PollForTransfer+0x7e6>
  }
  else
  {
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	4b70      	ldr	r3, [pc, #448]	; (8004e88 <HAL_DMA_PollForTransfer+0x814>)
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d963      	bls.n	8004d94 <HAL_DMA_PollForTransfer+0x720>
 8004ccc:	4a73      	ldr	r2, [pc, #460]	; (8004e9c <HAL_DMA_PollForTransfer+0x828>)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4b66      	ldr	r3, [pc, #408]	; (8004e70 <HAL_DMA_PollForTransfer+0x7fc>)
 8004cd6:	4299      	cmp	r1, r3
 8004cd8:	d059      	beq.n	8004d8e <HAL_DMA_PollForTransfer+0x71a>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4b64      	ldr	r3, [pc, #400]	; (8004e74 <HAL_DMA_PollForTransfer+0x800>)
 8004ce2:	4299      	cmp	r1, r3
 8004ce4:	d051      	beq.n	8004d8a <HAL_DMA_PollForTransfer+0x716>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4619      	mov	r1, r3
 8004cec:	4b62      	ldr	r3, [pc, #392]	; (8004e78 <HAL_DMA_PollForTransfer+0x804>)
 8004cee:	4299      	cmp	r1, r3
 8004cf0:	d048      	beq.n	8004d84 <HAL_DMA_PollForTransfer+0x710>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4b60      	ldr	r3, [pc, #384]	; (8004e7c <HAL_DMA_PollForTransfer+0x808>)
 8004cfa:	4299      	cmp	r1, r3
 8004cfc:	d03f      	beq.n	8004d7e <HAL_DMA_PollForTransfer+0x70a>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4619      	mov	r1, r3
 8004d04:	4b5e      	ldr	r3, [pc, #376]	; (8004e80 <HAL_DMA_PollForTransfer+0x80c>)
 8004d06:	4299      	cmp	r1, r3
 8004d08:	d036      	beq.n	8004d78 <HAL_DMA_PollForTransfer+0x704>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4619      	mov	r1, r3
 8004d10:	4b5c      	ldr	r3, [pc, #368]	; (8004e84 <HAL_DMA_PollForTransfer+0x810>)
 8004d12:	4299      	cmp	r1, r3
 8004d14:	d02d      	beq.n	8004d72 <HAL_DMA_PollForTransfer+0x6fe>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4b5a      	ldr	r3, [pc, #360]	; (8004e88 <HAL_DMA_PollForTransfer+0x814>)
 8004d1e:	4299      	cmp	r1, r3
 8004d20:	d024      	beq.n	8004d6c <HAL_DMA_PollForTransfer+0x6f8>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4619      	mov	r1, r3
 8004d28:	4b58      	ldr	r3, [pc, #352]	; (8004e8c <HAL_DMA_PollForTransfer+0x818>)
 8004d2a:	4299      	cmp	r1, r3
 8004d2c:	d01c      	beq.n	8004d68 <HAL_DMA_PollForTransfer+0x6f4>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4619      	mov	r1, r3
 8004d34:	4b56      	ldr	r3, [pc, #344]	; (8004e90 <HAL_DMA_PollForTransfer+0x81c>)
 8004d36:	4299      	cmp	r1, r3
 8004d38:	d014      	beq.n	8004d64 <HAL_DMA_PollForTransfer+0x6f0>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4619      	mov	r1, r3
 8004d40:	4b54      	ldr	r3, [pc, #336]	; (8004e94 <HAL_DMA_PollForTransfer+0x820>)
 8004d42:	4299      	cmp	r1, r3
 8004d44:	d00b      	beq.n	8004d5e <HAL_DMA_PollForTransfer+0x6ea>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4619      	mov	r1, r3
 8004d4c:	4b52      	ldr	r3, [pc, #328]	; (8004e98 <HAL_DMA_PollForTransfer+0x824>)
 8004d4e:	4299      	cmp	r1, r3
 8004d50:	d102      	bne.n	8004d58 <HAL_DMA_PollForTransfer+0x6e4>
 8004d52:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d56:	e01b      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d58:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d5c:	e018      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d62:	e015      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d64:	2340      	movs	r3, #64	; 0x40
 8004d66:	e013      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d68:	2304      	movs	r3, #4
 8004d6a:	e011      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d6c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004d70:	e00e      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d72:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004d76:	e00b      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d7c:	e008      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004d82:	e005      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d88:	e002      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d8a:	2340      	movs	r3, #64	; 0x40
 8004d8c:	e000      	b.n	8004d90 <HAL_DMA_PollForTransfer+0x71c>
 8004d8e:	2304      	movs	r3, #4
 8004d90:	6053      	str	r3, [r2, #4]
 8004d92:	e062      	b.n	8004e5a <HAL_DMA_PollForTransfer+0x7e6>
 8004d94:	4a35      	ldr	r2, [pc, #212]	; (8004e6c <HAL_DMA_PollForTransfer+0x7f8>)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	4b34      	ldr	r3, [pc, #208]	; (8004e70 <HAL_DMA_PollForTransfer+0x7fc>)
 8004d9e:	4299      	cmp	r1, r3
 8004da0:	d059      	beq.n	8004e56 <HAL_DMA_PollForTransfer+0x7e2>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4619      	mov	r1, r3
 8004da8:	4b32      	ldr	r3, [pc, #200]	; (8004e74 <HAL_DMA_PollForTransfer+0x800>)
 8004daa:	4299      	cmp	r1, r3
 8004dac:	d051      	beq.n	8004e52 <HAL_DMA_PollForTransfer+0x7de>
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4619      	mov	r1, r3
 8004db4:	4b30      	ldr	r3, [pc, #192]	; (8004e78 <HAL_DMA_PollForTransfer+0x804>)
 8004db6:	4299      	cmp	r1, r3
 8004db8:	d048      	beq.n	8004e4c <HAL_DMA_PollForTransfer+0x7d8>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	4b2e      	ldr	r3, [pc, #184]	; (8004e7c <HAL_DMA_PollForTransfer+0x808>)
 8004dc2:	4299      	cmp	r1, r3
 8004dc4:	d03f      	beq.n	8004e46 <HAL_DMA_PollForTransfer+0x7d2>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4b2c      	ldr	r3, [pc, #176]	; (8004e80 <HAL_DMA_PollForTransfer+0x80c>)
 8004dce:	4299      	cmp	r1, r3
 8004dd0:	d036      	beq.n	8004e40 <HAL_DMA_PollForTransfer+0x7cc>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4b2a      	ldr	r3, [pc, #168]	; (8004e84 <HAL_DMA_PollForTransfer+0x810>)
 8004dda:	4299      	cmp	r1, r3
 8004ddc:	d02d      	beq.n	8004e3a <HAL_DMA_PollForTransfer+0x7c6>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4619      	mov	r1, r3
 8004de4:	4b28      	ldr	r3, [pc, #160]	; (8004e88 <HAL_DMA_PollForTransfer+0x814>)
 8004de6:	4299      	cmp	r1, r3
 8004de8:	d024      	beq.n	8004e34 <HAL_DMA_PollForTransfer+0x7c0>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4619      	mov	r1, r3
 8004df0:	4b26      	ldr	r3, [pc, #152]	; (8004e8c <HAL_DMA_PollForTransfer+0x818>)
 8004df2:	4299      	cmp	r1, r3
 8004df4:	d01c      	beq.n	8004e30 <HAL_DMA_PollForTransfer+0x7bc>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <HAL_DMA_PollForTransfer+0x81c>)
 8004dfe:	4299      	cmp	r1, r3
 8004e00:	d014      	beq.n	8004e2c <HAL_DMA_PollForTransfer+0x7b8>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4619      	mov	r1, r3
 8004e08:	4b22      	ldr	r3, [pc, #136]	; (8004e94 <HAL_DMA_PollForTransfer+0x820>)
 8004e0a:	4299      	cmp	r1, r3
 8004e0c:	d00b      	beq.n	8004e26 <HAL_DMA_PollForTransfer+0x7b2>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4619      	mov	r1, r3
 8004e14:	4b20      	ldr	r3, [pc, #128]	; (8004e98 <HAL_DMA_PollForTransfer+0x824>)
 8004e16:	4299      	cmp	r1, r3
 8004e18:	d102      	bne.n	8004e20 <HAL_DMA_PollForTransfer+0x7ac>
 8004e1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e1e:	e01b      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e24:	e018      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e2a:	e015      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e2c:	2340      	movs	r3, #64	; 0x40
 8004e2e:	e013      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e30:	2304      	movs	r3, #4
 8004e32:	e011      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e34:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004e38:	e00e      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004e3e:	e00b      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e44:	e008      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e46:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e4a:	e005      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e50:	e002      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e52:	2340      	movs	r3, #64	; 0x40
 8004e54:	e000      	b.n	8004e58 <HAL_DMA_PollForTransfer+0x7e4>
 8004e56:	2304      	movs	r3, #4
 8004e58:	6053      	str	r3, [r2, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40020000 	.word	0x40020000
 8004e70:	40020008 	.word	0x40020008
 8004e74:	4002001c 	.word	0x4002001c
 8004e78:	40020030 	.word	0x40020030
 8004e7c:	40020044 	.word	0x40020044
 8004e80:	40020058 	.word	0x40020058
 8004e84:	4002006c 	.word	0x4002006c
 8004e88:	40020080 	.word	0x40020080
 8004e8c:	40020408 	.word	0x40020408
 8004e90:	4002041c 	.word	0x4002041c
 8004e94:	40020430 	.word	0x40020430
 8004e98:	40020444 	.word	0x40020444
 8004e9c:	40020400 	.word	0x40020400

08004ea0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	2204      	movs	r2, #4
 8004ebe:	409a      	lsls	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f000 8107 	beq.w	80050d8 <HAL_DMA_IRQHandler+0x238>
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8101 	beq.w	80050d8 <HAL_DMA_IRQHandler+0x238>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0320 	and.w	r3, r3, #32
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d107      	bne.n	8004ef4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6812      	ldr	r2, [r2, #0]
 8004eec:	6812      	ldr	r2, [r2, #0]
 8004eee:	f022 0204 	bic.w	r2, r2, #4
 8004ef2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b6a      	ldr	r3, [pc, #424]	; (80050a4 <HAL_DMA_IRQHandler+0x204>)
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d963      	bls.n	8004fc8 <HAL_DMA_IRQHandler+0x128>
 8004f00:	4a69      	ldr	r2, [pc, #420]	; (80050a8 <HAL_DMA_IRQHandler+0x208>)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4619      	mov	r1, r3
 8004f08:	4b68      	ldr	r3, [pc, #416]	; (80050ac <HAL_DMA_IRQHandler+0x20c>)
 8004f0a:	4299      	cmp	r1, r3
 8004f0c:	d059      	beq.n	8004fc2 <HAL_DMA_IRQHandler+0x122>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4619      	mov	r1, r3
 8004f14:	4b66      	ldr	r3, [pc, #408]	; (80050b0 <HAL_DMA_IRQHandler+0x210>)
 8004f16:	4299      	cmp	r1, r3
 8004f18:	d051      	beq.n	8004fbe <HAL_DMA_IRQHandler+0x11e>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4619      	mov	r1, r3
 8004f20:	4b64      	ldr	r3, [pc, #400]	; (80050b4 <HAL_DMA_IRQHandler+0x214>)
 8004f22:	4299      	cmp	r1, r3
 8004f24:	d048      	beq.n	8004fb8 <HAL_DMA_IRQHandler+0x118>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4b62      	ldr	r3, [pc, #392]	; (80050b8 <HAL_DMA_IRQHandler+0x218>)
 8004f2e:	4299      	cmp	r1, r3
 8004f30:	d03f      	beq.n	8004fb2 <HAL_DMA_IRQHandler+0x112>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4619      	mov	r1, r3
 8004f38:	4b60      	ldr	r3, [pc, #384]	; (80050bc <HAL_DMA_IRQHandler+0x21c>)
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	d036      	beq.n	8004fac <HAL_DMA_IRQHandler+0x10c>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4619      	mov	r1, r3
 8004f44:	4b5e      	ldr	r3, [pc, #376]	; (80050c0 <HAL_DMA_IRQHandler+0x220>)
 8004f46:	4299      	cmp	r1, r3
 8004f48:	d02d      	beq.n	8004fa6 <HAL_DMA_IRQHandler+0x106>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4b54      	ldr	r3, [pc, #336]	; (80050a4 <HAL_DMA_IRQHandler+0x204>)
 8004f52:	4299      	cmp	r1, r3
 8004f54:	d024      	beq.n	8004fa0 <HAL_DMA_IRQHandler+0x100>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4b59      	ldr	r3, [pc, #356]	; (80050c4 <HAL_DMA_IRQHandler+0x224>)
 8004f5e:	4299      	cmp	r1, r3
 8004f60:	d01c      	beq.n	8004f9c <HAL_DMA_IRQHandler+0xfc>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4619      	mov	r1, r3
 8004f68:	4b57      	ldr	r3, [pc, #348]	; (80050c8 <HAL_DMA_IRQHandler+0x228>)
 8004f6a:	4299      	cmp	r1, r3
 8004f6c:	d014      	beq.n	8004f98 <HAL_DMA_IRQHandler+0xf8>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4619      	mov	r1, r3
 8004f74:	4b55      	ldr	r3, [pc, #340]	; (80050cc <HAL_DMA_IRQHandler+0x22c>)
 8004f76:	4299      	cmp	r1, r3
 8004f78:	d00b      	beq.n	8004f92 <HAL_DMA_IRQHandler+0xf2>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4619      	mov	r1, r3
 8004f80:	4b53      	ldr	r3, [pc, #332]	; (80050d0 <HAL_DMA_IRQHandler+0x230>)
 8004f82:	4299      	cmp	r1, r3
 8004f84:	d102      	bne.n	8004f8c <HAL_DMA_IRQHandler+0xec>
 8004f86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004f8a:	e01b      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004f8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f90:	e018      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004f92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f96:	e015      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004f98:	2340      	movs	r3, #64	; 0x40
 8004f9a:	e013      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004f9c:	2304      	movs	r3, #4
 8004f9e:	e011      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fa0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004fa4:	e00e      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fa6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004faa:	e00b      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fb0:	e008      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fb2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fb6:	e005      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004fbc:	e002      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fbe:	2340      	movs	r3, #64	; 0x40
 8004fc0:	e000      	b.n	8004fc4 <HAL_DMA_IRQHandler+0x124>
 8004fc2:	2304      	movs	r3, #4
 8004fc4:	6053      	str	r3, [r2, #4]
 8004fc6:	e062      	b.n	800508e <HAL_DMA_IRQHandler+0x1ee>
 8004fc8:	4a42      	ldr	r2, [pc, #264]	; (80050d4 <HAL_DMA_IRQHandler+0x234>)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4b36      	ldr	r3, [pc, #216]	; (80050ac <HAL_DMA_IRQHandler+0x20c>)
 8004fd2:	4299      	cmp	r1, r3
 8004fd4:	d059      	beq.n	800508a <HAL_DMA_IRQHandler+0x1ea>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4b34      	ldr	r3, [pc, #208]	; (80050b0 <HAL_DMA_IRQHandler+0x210>)
 8004fde:	4299      	cmp	r1, r3
 8004fe0:	d051      	beq.n	8005086 <HAL_DMA_IRQHandler+0x1e6>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	4b32      	ldr	r3, [pc, #200]	; (80050b4 <HAL_DMA_IRQHandler+0x214>)
 8004fea:	4299      	cmp	r1, r3
 8004fec:	d048      	beq.n	8005080 <HAL_DMA_IRQHandler+0x1e0>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	4b30      	ldr	r3, [pc, #192]	; (80050b8 <HAL_DMA_IRQHandler+0x218>)
 8004ff6:	4299      	cmp	r1, r3
 8004ff8:	d03f      	beq.n	800507a <HAL_DMA_IRQHandler+0x1da>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4619      	mov	r1, r3
 8005000:	4b2e      	ldr	r3, [pc, #184]	; (80050bc <HAL_DMA_IRQHandler+0x21c>)
 8005002:	4299      	cmp	r1, r3
 8005004:	d036      	beq.n	8005074 <HAL_DMA_IRQHandler+0x1d4>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4619      	mov	r1, r3
 800500c:	4b2c      	ldr	r3, [pc, #176]	; (80050c0 <HAL_DMA_IRQHandler+0x220>)
 800500e:	4299      	cmp	r1, r3
 8005010:	d02d      	beq.n	800506e <HAL_DMA_IRQHandler+0x1ce>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4619      	mov	r1, r3
 8005018:	4b22      	ldr	r3, [pc, #136]	; (80050a4 <HAL_DMA_IRQHandler+0x204>)
 800501a:	4299      	cmp	r1, r3
 800501c:	d024      	beq.n	8005068 <HAL_DMA_IRQHandler+0x1c8>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4619      	mov	r1, r3
 8005024:	4b27      	ldr	r3, [pc, #156]	; (80050c4 <HAL_DMA_IRQHandler+0x224>)
 8005026:	4299      	cmp	r1, r3
 8005028:	d01c      	beq.n	8005064 <HAL_DMA_IRQHandler+0x1c4>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4619      	mov	r1, r3
 8005030:	4b25      	ldr	r3, [pc, #148]	; (80050c8 <HAL_DMA_IRQHandler+0x228>)
 8005032:	4299      	cmp	r1, r3
 8005034:	d014      	beq.n	8005060 <HAL_DMA_IRQHandler+0x1c0>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4619      	mov	r1, r3
 800503c:	4b23      	ldr	r3, [pc, #140]	; (80050cc <HAL_DMA_IRQHandler+0x22c>)
 800503e:	4299      	cmp	r1, r3
 8005040:	d00b      	beq.n	800505a <HAL_DMA_IRQHandler+0x1ba>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4619      	mov	r1, r3
 8005048:	4b21      	ldr	r3, [pc, #132]	; (80050d0 <HAL_DMA_IRQHandler+0x230>)
 800504a:	4299      	cmp	r1, r3
 800504c:	d102      	bne.n	8005054 <HAL_DMA_IRQHandler+0x1b4>
 800504e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005052:	e01b      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005054:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005058:	e018      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 800505a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800505e:	e015      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005060:	2340      	movs	r3, #64	; 0x40
 8005062:	e013      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005064:	2304      	movs	r3, #4
 8005066:	e011      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005068:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800506c:	e00e      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 800506e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005072:	e00b      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005074:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005078:	e008      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 800507a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800507e:	e005      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005080:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005084:	e002      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 8005086:	2340      	movs	r3, #64	; 0x40
 8005088:	e000      	b.n	800508c <HAL_DMA_IRQHandler+0x1ec>
 800508a:	2304      	movs	r3, #4
 800508c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 814c 	beq.w	8005330 <HAL_DMA_IRQHandler+0x490>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80050a0:	e146      	b.n	8005330 <HAL_DMA_IRQHandler+0x490>
 80050a2:	bf00      	nop
 80050a4:	40020080 	.word	0x40020080
 80050a8:	40020400 	.word	0x40020400
 80050ac:	40020008 	.word	0x40020008
 80050b0:	4002001c 	.word	0x4002001c
 80050b4:	40020030 	.word	0x40020030
 80050b8:	40020044 	.word	0x40020044
 80050bc:	40020058 	.word	0x40020058
 80050c0:	4002006c 	.word	0x4002006c
 80050c4:	40020408 	.word	0x40020408
 80050c8:	4002041c 	.word	0x4002041c
 80050cc:	40020430 	.word	0x40020430
 80050d0:	40020444 	.word	0x40020444
 80050d4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050dc:	2202      	movs	r2, #2
 80050de:	409a      	lsls	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	f000 80f3 	beq.w	80052d0 <HAL_DMA_IRQHandler+0x430>
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 80ed 	beq.w	80052d0 <HAL_DMA_IRQHandler+0x430>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f003 0320 	and.w	r3, r3, #32
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <HAL_DMA_IRQHandler+0x27c>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6812      	ldr	r2, [r2, #0]
 800510c:	6812      	ldr	r2, [r2, #0]
 800510e:	f022 020a 	bic.w	r2, r2, #10
 8005112:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	461a      	mov	r2, r3
 8005122:	4b86      	ldr	r3, [pc, #536]	; (800533c <HAL_DMA_IRQHandler+0x49c>)
 8005124:	429a      	cmp	r2, r3
 8005126:	d963      	bls.n	80051f0 <HAL_DMA_IRQHandler+0x350>
 8005128:	4a85      	ldr	r2, [pc, #532]	; (8005340 <HAL_DMA_IRQHandler+0x4a0>)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4619      	mov	r1, r3
 8005130:	4b84      	ldr	r3, [pc, #528]	; (8005344 <HAL_DMA_IRQHandler+0x4a4>)
 8005132:	4299      	cmp	r1, r3
 8005134:	d059      	beq.n	80051ea <HAL_DMA_IRQHandler+0x34a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4619      	mov	r1, r3
 800513c:	4b82      	ldr	r3, [pc, #520]	; (8005348 <HAL_DMA_IRQHandler+0x4a8>)
 800513e:	4299      	cmp	r1, r3
 8005140:	d051      	beq.n	80051e6 <HAL_DMA_IRQHandler+0x346>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4619      	mov	r1, r3
 8005148:	4b80      	ldr	r3, [pc, #512]	; (800534c <HAL_DMA_IRQHandler+0x4ac>)
 800514a:	4299      	cmp	r1, r3
 800514c:	d048      	beq.n	80051e0 <HAL_DMA_IRQHandler+0x340>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4619      	mov	r1, r3
 8005154:	4b7e      	ldr	r3, [pc, #504]	; (8005350 <HAL_DMA_IRQHandler+0x4b0>)
 8005156:	4299      	cmp	r1, r3
 8005158:	d03f      	beq.n	80051da <HAL_DMA_IRQHandler+0x33a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4619      	mov	r1, r3
 8005160:	4b7c      	ldr	r3, [pc, #496]	; (8005354 <HAL_DMA_IRQHandler+0x4b4>)
 8005162:	4299      	cmp	r1, r3
 8005164:	d036      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x334>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4619      	mov	r1, r3
 800516c:	4b7a      	ldr	r3, [pc, #488]	; (8005358 <HAL_DMA_IRQHandler+0x4b8>)
 800516e:	4299      	cmp	r1, r3
 8005170:	d02d      	beq.n	80051ce <HAL_DMA_IRQHandler+0x32e>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4619      	mov	r1, r3
 8005178:	4b70      	ldr	r3, [pc, #448]	; (800533c <HAL_DMA_IRQHandler+0x49c>)
 800517a:	4299      	cmp	r1, r3
 800517c:	d024      	beq.n	80051c8 <HAL_DMA_IRQHandler+0x328>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4619      	mov	r1, r3
 8005184:	4b75      	ldr	r3, [pc, #468]	; (800535c <HAL_DMA_IRQHandler+0x4bc>)
 8005186:	4299      	cmp	r1, r3
 8005188:	d01c      	beq.n	80051c4 <HAL_DMA_IRQHandler+0x324>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4619      	mov	r1, r3
 8005190:	4b73      	ldr	r3, [pc, #460]	; (8005360 <HAL_DMA_IRQHandler+0x4c0>)
 8005192:	4299      	cmp	r1, r3
 8005194:	d014      	beq.n	80051c0 <HAL_DMA_IRQHandler+0x320>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4619      	mov	r1, r3
 800519c:	4b71      	ldr	r3, [pc, #452]	; (8005364 <HAL_DMA_IRQHandler+0x4c4>)
 800519e:	4299      	cmp	r1, r3
 80051a0:	d00b      	beq.n	80051ba <HAL_DMA_IRQHandler+0x31a>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4619      	mov	r1, r3
 80051a8:	4b6f      	ldr	r3, [pc, #444]	; (8005368 <HAL_DMA_IRQHandler+0x4c8>)
 80051aa:	4299      	cmp	r1, r3
 80051ac:	d102      	bne.n	80051b4 <HAL_DMA_IRQHandler+0x314>
 80051ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051b2:	e01b      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051b8:	e018      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051be:	e015      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051c0:	2320      	movs	r3, #32
 80051c2:	e013      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e011      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051cc:	e00e      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051ce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051d2:	e00b      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051d8:	e008      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051de:	e005      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051e4:	e002      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051e6:	2320      	movs	r3, #32
 80051e8:	e000      	b.n	80051ec <HAL_DMA_IRQHandler+0x34c>
 80051ea:	2302      	movs	r3, #2
 80051ec:	6053      	str	r3, [r2, #4]
 80051ee:	e062      	b.n	80052b6 <HAL_DMA_IRQHandler+0x416>
 80051f0:	4a5e      	ldr	r2, [pc, #376]	; (800536c <HAL_DMA_IRQHandler+0x4cc>)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4619      	mov	r1, r3
 80051f8:	4b52      	ldr	r3, [pc, #328]	; (8005344 <HAL_DMA_IRQHandler+0x4a4>)
 80051fa:	4299      	cmp	r1, r3
 80051fc:	d059      	beq.n	80052b2 <HAL_DMA_IRQHandler+0x412>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4619      	mov	r1, r3
 8005204:	4b50      	ldr	r3, [pc, #320]	; (8005348 <HAL_DMA_IRQHandler+0x4a8>)
 8005206:	4299      	cmp	r1, r3
 8005208:	d051      	beq.n	80052ae <HAL_DMA_IRQHandler+0x40e>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4619      	mov	r1, r3
 8005210:	4b4e      	ldr	r3, [pc, #312]	; (800534c <HAL_DMA_IRQHandler+0x4ac>)
 8005212:	4299      	cmp	r1, r3
 8005214:	d048      	beq.n	80052a8 <HAL_DMA_IRQHandler+0x408>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4619      	mov	r1, r3
 800521c:	4b4c      	ldr	r3, [pc, #304]	; (8005350 <HAL_DMA_IRQHandler+0x4b0>)
 800521e:	4299      	cmp	r1, r3
 8005220:	d03f      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x402>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4619      	mov	r1, r3
 8005228:	4b4a      	ldr	r3, [pc, #296]	; (8005354 <HAL_DMA_IRQHandler+0x4b4>)
 800522a:	4299      	cmp	r1, r3
 800522c:	d036      	beq.n	800529c <HAL_DMA_IRQHandler+0x3fc>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4619      	mov	r1, r3
 8005234:	4b48      	ldr	r3, [pc, #288]	; (8005358 <HAL_DMA_IRQHandler+0x4b8>)
 8005236:	4299      	cmp	r1, r3
 8005238:	d02d      	beq.n	8005296 <HAL_DMA_IRQHandler+0x3f6>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4619      	mov	r1, r3
 8005240:	4b3e      	ldr	r3, [pc, #248]	; (800533c <HAL_DMA_IRQHandler+0x49c>)
 8005242:	4299      	cmp	r1, r3
 8005244:	d024      	beq.n	8005290 <HAL_DMA_IRQHandler+0x3f0>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4619      	mov	r1, r3
 800524c:	4b43      	ldr	r3, [pc, #268]	; (800535c <HAL_DMA_IRQHandler+0x4bc>)
 800524e:	4299      	cmp	r1, r3
 8005250:	d01c      	beq.n	800528c <HAL_DMA_IRQHandler+0x3ec>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4619      	mov	r1, r3
 8005258:	4b41      	ldr	r3, [pc, #260]	; (8005360 <HAL_DMA_IRQHandler+0x4c0>)
 800525a:	4299      	cmp	r1, r3
 800525c:	d014      	beq.n	8005288 <HAL_DMA_IRQHandler+0x3e8>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4619      	mov	r1, r3
 8005264:	4b3f      	ldr	r3, [pc, #252]	; (8005364 <HAL_DMA_IRQHandler+0x4c4>)
 8005266:	4299      	cmp	r1, r3
 8005268:	d00b      	beq.n	8005282 <HAL_DMA_IRQHandler+0x3e2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4619      	mov	r1, r3
 8005270:	4b3d      	ldr	r3, [pc, #244]	; (8005368 <HAL_DMA_IRQHandler+0x4c8>)
 8005272:	4299      	cmp	r1, r3
 8005274:	d102      	bne.n	800527c <HAL_DMA_IRQHandler+0x3dc>
 8005276:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800527a:	e01b      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 800527c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005280:	e018      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 8005282:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005286:	e015      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 8005288:	2320      	movs	r3, #32
 800528a:	e013      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 800528c:	2302      	movs	r3, #2
 800528e:	e011      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 8005290:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005294:	e00e      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 8005296:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800529a:	e00b      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 800529c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80052a0:	e008      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 80052a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052a6:	e005      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 80052a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052ac:	e002      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 80052ae:	2320      	movs	r3, #32
 80052b0:	e000      	b.n	80052b4 <HAL_DMA_IRQHandler+0x414>
 80052b2:	2302      	movs	r3, #2
 80052b4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d034      	beq.n	8005330 <HAL_DMA_IRQHandler+0x490>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80052ce:	e02f      	b.n	8005330 <HAL_DMA_IRQHandler+0x490>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d4:	2208      	movs	r2, #8
 80052d6:	409a      	lsls	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4013      	ands	r3, r2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d028      	beq.n	8005332 <HAL_DMA_IRQHandler+0x492>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f003 0308 	and.w	r3, r3, #8
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d023      	beq.n	8005332 <HAL_DMA_IRQHandler+0x492>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	6812      	ldr	r2, [r2, #0]
 80052f2:	6812      	ldr	r2, [r2, #0]
 80052f4:	f022 020e 	bic.w	r2, r2, #14
 80052f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005302:	2101      	movs	r1, #1
 8005304:	fa01 f202 	lsl.w	r2, r1, r2
 8005308:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005324:	2b00      	cmp	r3, #0
 8005326:	d004      	beq.n	8005332 <HAL_DMA_IRQHandler+0x492>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	4798      	blx	r3
    }
  }
  return;
 8005330:	bf00      	nop
 8005332:	bf00      	nop
}
 8005334:	3710      	adds	r7, #16
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40020080 	.word	0x40020080
 8005340:	40020400 	.word	0x40020400
 8005344:	40020008 	.word	0x40020008
 8005348:	4002001c 	.word	0x4002001c
 800534c:	40020030 	.word	0x40020030
 8005350:	40020044 	.word	0x40020044
 8005354:	40020058 	.word	0x40020058
 8005358:	4002006c 	.word	0x4002006c
 800535c:	40020408 	.word	0x40020408
 8005360:	4002041c 	.word	0x4002041c
 8005364:	40020430 	.word	0x40020430
 8005368:	40020444 	.word	0x40020444
 800536c:	40020000 	.word	0x40020000

08005370 <HAL_DMA_RegisterCallback>:
  * @param pCallback: pointer to private callbacsk function which has pointer to 
  *                   a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                          
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8005370:	b480      	push	{r7}
 8005372:	b087      	sub	sp, #28
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	460b      	mov	r3, r1
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	75fb      	strb	r3, [r7, #23]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_DMA_RegisterCallback+0x20>
 800538c:	2302      	movs	r3, #2
 800538e:	e032      	b.n	80053f6 <HAL_DMA_RegisterCallback+0x86>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d122      	bne.n	80053e8 <HAL_DMA_RegisterCallback+0x78>
  {
    switch (CallbackID)
 80053a2:	7afb      	ldrb	r3, [r7, #11]
 80053a4:	2b03      	cmp	r3, #3
 80053a6:	d81b      	bhi.n	80053e0 <HAL_DMA_RegisterCallback+0x70>
 80053a8:	a201      	add	r2, pc, #4	; (adr r2, 80053b0 <HAL_DMA_RegisterCallback+0x40>)
 80053aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ae:	bf00      	nop
 80053b0:	080053c1 	.word	0x080053c1
 80053b4:	080053c9 	.word	0x080053c9
 80053b8:	080053d1 	.word	0x080053d1
 80053bc:	080053d9 	.word	0x080053d9
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80053c6:	e011      	b.n	80053ec <HAL_DMA_RegisterCallback+0x7c>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	62da      	str	r2, [r3, #44]	; 0x2c
      break;         
 80053ce:	e00d      	b.n	80053ec <HAL_DMA_RegisterCallback+0x7c>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	631a      	str	r2, [r3, #48]	; 0x30
      break;         
 80053d6:	e009      	b.n	80053ec <HAL_DMA_RegisterCallback+0x7c>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	635a      	str	r2, [r3, #52]	; 0x34
      break; 
 80053de:	e005      	b.n	80053ec <HAL_DMA_RegisterCallback+0x7c>
      
    default:
      status = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	75fb      	strb	r3, [r7, #23]
      break;                                                            
 80053e4:	bf00      	nop
 80053e6:	e001      	b.n	80053ec <HAL_DMA_RegisterCallback+0x7c>
    }
  }
  else
  {
    status = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	75fb      	strb	r3, [r7, #23]
  } 
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status;
 80053f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	371c      	adds	r7, #28
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr

08005400 <HAL_DMA_UnRegisterCallback>:
  * @param CallbackID: User Callback identifer
  *                    a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
  * @retval HAL status
  */              
HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	73fb      	strb	r3, [r7, #15]

  /* Process locked */
  __HAL_LOCK(hdma);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d101      	bne.n	800541e <HAL_DMA_UnRegisterCallback+0x1e>
 800541a:	2302      	movs	r3, #2
 800541c:	e040      	b.n	80054a0 <HAL_DMA_UnRegisterCallback+0xa0>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800542c:	2b01      	cmp	r3, #1
 800542e:	d130      	bne.n	8005492 <HAL_DMA_UnRegisterCallback+0x92>
  {
    switch (CallbackID)
 8005430:	78fb      	ldrb	r3, [r7, #3]
 8005432:	2b04      	cmp	r3, #4
 8005434:	d829      	bhi.n	800548a <HAL_DMA_UnRegisterCallback+0x8a>
 8005436:	a201      	add	r2, pc, #4	; (adr r2, 800543c <HAL_DMA_UnRegisterCallback+0x3c>)
 8005438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543c:	08005451 	.word	0x08005451
 8005440:	08005459 	.word	0x08005459
 8005444:	08005461 	.word	0x08005461
 8005448:	08005469 	.word	0x08005469
 800544c:	08005471 	.word	0x08005471
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = NULL;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8005456:	e01e      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = NULL;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	62da      	str	r2, [r3, #44]	; 0x2c
      break;         
 800545e:	e01a      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = NULL;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	631a      	str	r2, [r3, #48]	; 0x30
      break;         
 8005466:	e016      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = NULL;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	635a      	str	r2, [r3, #52]	; 0x34
      break; 
 800546e:	e012      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>

    case   HAL_DMA_XFER_ALL_CB_ID:
      hdma->XferCpltCallback = NULL;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	629a      	str	r2, [r3, #40]	; 0x28
      hdma->XferHalfCpltCallback = NULL;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	62da      	str	r2, [r3, #44]	; 0x2c
      hdma->XferErrorCallback = NULL;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	631a      	str	r2, [r3, #48]	; 0x30
      hdma->XferAbortCallback = NULL;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	635a      	str	r2, [r3, #52]	; 0x34
      break; 
 8005488:	e005      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>

    default:
      status = HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	73fb      	strb	r3, [r7, #15]
      break;
 800548e:	bf00      	nop
 8005490:	e001      	b.n	8005496 <HAL_DMA_UnRegisterCallback+0x96>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
  } 
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status;
 800549e:	7bfb      	ldrb	r3, [r7, #15]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3714      	adds	r7, #20
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bc80      	pop	{r7}
 80054a8:	4770      	bx	lr

080054aa <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	bc80      	pop	{r7}
 80054c0:	4770      	bx	lr

080054c2 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80054ee:	2101      	movs	r1, #1
 80054f0:	fa01 f202 	lsl.w	r2, r1, r2
 80054f4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b10      	cmp	r3, #16
 8005504:	d108      	bne.n	8005518 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005516:	e007      	b.n	8005528 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	60da      	str	r2, [r3, #12]
}
 8005528:	bf00      	nop
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop

08005534 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005534:	b480      	push	{r7}
 8005536:	b08b      	sub	sp, #44	; 0x2c
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800553e:	2300      	movs	r3, #0
 8005540:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8005542:	2300      	movs	r3, #0
 8005544:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8005546:	2300      	movs	r3, #0
 8005548:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800554a:	2300      	movs	r3, #0
 800554c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800554e:	2300      	movs	r3, #0
 8005550:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8005552:	2300      	movs	r3, #0
 8005554:	627b      	str	r3, [r7, #36]	; 0x24
 8005556:	e127      	b.n	80057a8 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8005558:	2201      	movs	r2, #1
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	4013      	ands	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800556c:	69ba      	ldr	r2, [r7, #24]
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	429a      	cmp	r2, r3
 8005572:	f040 8116 	bne.w	80057a2 <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	2b12      	cmp	r3, #18
 800557c:	d034      	beq.n	80055e8 <HAL_GPIO_Init+0xb4>
 800557e:	2b12      	cmp	r3, #18
 8005580:	d80d      	bhi.n	800559e <HAL_GPIO_Init+0x6a>
 8005582:	2b02      	cmp	r3, #2
 8005584:	d02b      	beq.n	80055de <HAL_GPIO_Init+0xaa>
 8005586:	2b02      	cmp	r3, #2
 8005588:	d804      	bhi.n	8005594 <HAL_GPIO_Init+0x60>
 800558a:	2b00      	cmp	r3, #0
 800558c:	d031      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
 800558e:	2b01      	cmp	r3, #1
 8005590:	d01c      	beq.n	80055cc <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8005592:	e048      	b.n	8005626 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8005594:	2b03      	cmp	r3, #3
 8005596:	d043      	beq.n	8005620 <HAL_GPIO_Init+0xec>
 8005598:	2b11      	cmp	r3, #17
 800559a:	d01b      	beq.n	80055d4 <HAL_GPIO_Init+0xa0>
          break;
 800559c:	e043      	b.n	8005626 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 800559e:	4a87      	ldr	r2, [pc, #540]	; (80057bc <HAL_GPIO_Init+0x288>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d026      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
 80055a4:	4a85      	ldr	r2, [pc, #532]	; (80057bc <HAL_GPIO_Init+0x288>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d806      	bhi.n	80055b8 <HAL_GPIO_Init+0x84>
 80055aa:	4a85      	ldr	r2, [pc, #532]	; (80057c0 <HAL_GPIO_Init+0x28c>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d020      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
 80055b0:	4a84      	ldr	r2, [pc, #528]	; (80057c4 <HAL_GPIO_Init+0x290>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d01d      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
          break;
 80055b6:	e036      	b.n	8005626 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80055b8:	4a83      	ldr	r2, [pc, #524]	; (80057c8 <HAL_GPIO_Init+0x294>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d019      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
 80055be:	4a83      	ldr	r2, [pc, #524]	; (80057cc <HAL_GPIO_Init+0x298>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d016      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
 80055c4:	4a82      	ldr	r2, [pc, #520]	; (80057d0 <HAL_GPIO_Init+0x29c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d013      	beq.n	80055f2 <HAL_GPIO_Init+0xbe>
          break;
 80055ca:	e02c      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	623b      	str	r3, [r7, #32]
          break;
 80055d2:	e028      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	3304      	adds	r3, #4
 80055da:	623b      	str	r3, [r7, #32]
          break;
 80055dc:	e023      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	3308      	adds	r3, #8
 80055e4:	623b      	str	r3, [r7, #32]
          break;
 80055e6:	e01e      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	330c      	adds	r3, #12
 80055ee:	623b      	str	r3, [r7, #32]
          break;
 80055f0:	e019      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d102      	bne.n	8005600 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80055fa:	2304      	movs	r3, #4
 80055fc:	623b      	str	r3, [r7, #32]
          break; 
 80055fe:	e012      	b.n	8005626 <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d105      	bne.n	8005614 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005608:	2308      	movs	r3, #8
 800560a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69fa      	ldr	r2, [r7, #28]
 8005610:	611a      	str	r2, [r3, #16]
          break; 
 8005612:	e008      	b.n	8005626 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005614:	2308      	movs	r3, #8
 8005616:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	615a      	str	r2, [r3, #20]
          break; 
 800561e:	e002      	b.n	8005626 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005620:	2300      	movs	r3, #0
 8005622:	623b      	str	r3, [r7, #32]
          break;
 8005624:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	2bff      	cmp	r3, #255	; 0xff
 800562a:	d801      	bhi.n	8005630 <HAL_GPIO_Init+0xfc>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	e001      	b.n	8005634 <HAL_GPIO_Init+0x100>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3304      	adds	r3, #4
 8005634:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	2bff      	cmp	r3, #255	; 0xff
 800563a:	d802      	bhi.n	8005642 <HAL_GPIO_Init+0x10e>
 800563c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	e002      	b.n	8005648 <HAL_GPIO_Init+0x114>
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	3b08      	subs	r3, #8
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	210f      	movs	r1, #15
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	fa01 f303 	lsl.w	r3, r1, r3
 8005656:	43db      	mvns	r3, r3
 8005658:	401a      	ands	r2, r3
 800565a:	6a39      	ldr	r1, [r7, #32]
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	fa01 f303 	lsl.w	r3, r1, r3
 8005662:	431a      	orrs	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 8096 	beq.w	80057a2 <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005676:	4a57      	ldr	r2, [pc, #348]	; (80057d4 <HAL_GPIO_Init+0x2a0>)
 8005678:	4b56      	ldr	r3, [pc, #344]	; (80057d4 <HAL_GPIO_Init+0x2a0>)
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	f043 0301 	orr.w	r3, r3, #1
 8005680:	6193      	str	r3, [r2, #24]
 8005682:	4b54      	ldr	r3, [pc, #336]	; (80057d4 <HAL_GPIO_Init+0x2a0>)
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	60bb      	str	r3, [r7, #8]
 800568c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800568e:	4a52      	ldr	r2, [pc, #328]	; (80057d8 <HAL_GPIO_Init+0x2a4>)
 8005690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005692:	089b      	lsrs	r3, r3, #2
 8005694:	3302      	adds	r3, #2
 8005696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800569a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	f003 0303 	and.w	r3, r3, #3
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	220f      	movs	r2, #15
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	43db      	mvns	r3, r3
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	4013      	ands	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a49      	ldr	r2, [pc, #292]	; (80057dc <HAL_GPIO_Init+0x2a8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_GPIO_Init+0x1ae>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a48      	ldr	r2, [pc, #288]	; (80057e0 <HAL_GPIO_Init+0x2ac>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00d      	beq.n	80056de <HAL_GPIO_Init+0x1aa>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a47      	ldr	r2, [pc, #284]	; (80057e4 <HAL_GPIO_Init+0x2b0>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d007      	beq.n	80056da <HAL_GPIO_Init+0x1a6>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a46      	ldr	r2, [pc, #280]	; (80057e8 <HAL_GPIO_Init+0x2b4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d101      	bne.n	80056d6 <HAL_GPIO_Init+0x1a2>
 80056d2:	2303      	movs	r3, #3
 80056d4:	e006      	b.n	80056e4 <HAL_GPIO_Init+0x1b0>
 80056d6:	2304      	movs	r3, #4
 80056d8:	e004      	b.n	80056e4 <HAL_GPIO_Init+0x1b0>
 80056da:	2302      	movs	r3, #2
 80056dc:	e002      	b.n	80056e4 <HAL_GPIO_Init+0x1b0>
 80056de:	2301      	movs	r3, #1
 80056e0:	e000      	b.n	80056e4 <HAL_GPIO_Init+0x1b0>
 80056e2:	2300      	movs	r3, #0
 80056e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056e6:	f002 0203 	and.w	r2, r2, #3
 80056ea:	0092      	lsls	r2, r2, #2
 80056ec:	4093      	lsls	r3, r2
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80056f4:	4938      	ldr	r1, [pc, #224]	; (80057d8 <HAL_GPIO_Init+0x2a4>)
 80056f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f8:	089b      	lsrs	r3, r3, #2
 80056fa:	3302      	adds	r3, #2
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d006      	beq.n	800571c <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 800570e:	4937      	ldr	r1, [pc, #220]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005710:	4b36      	ldr	r3, [pc, #216]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	69bb      	ldr	r3, [r7, #24]
 8005716:	4313      	orrs	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
 800571a:	e006      	b.n	800572a <HAL_GPIO_Init+0x1f6>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 800571c:	4933      	ldr	r1, [pc, #204]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 800571e:	4b33      	ldr	r3, [pc, #204]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	43db      	mvns	r3, r3
 8005726:	4013      	ands	r3, r2
 8005728:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d006      	beq.n	8005744 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8005736:	492d      	ldr	r1, [pc, #180]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005738:	4b2c      	ldr	r3, [pc, #176]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	4313      	orrs	r3, r2
 8005740:	604b      	str	r3, [r1, #4]
 8005742:	e006      	b.n	8005752 <HAL_GPIO_Init+0x21e>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8005744:	4929      	ldr	r1, [pc, #164]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005746:	4b29      	ldr	r3, [pc, #164]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	43db      	mvns	r3, r3
 800574e:	4013      	ands	r3, r2
 8005750:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d006      	beq.n	800576c <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 800575e:	4923      	ldr	r1, [pc, #140]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005760:	4b22      	ldr	r3, [pc, #136]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005762:	689a      	ldr	r2, [r3, #8]
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	4313      	orrs	r3, r2
 8005768:	608b      	str	r3, [r1, #8]
 800576a:	e006      	b.n	800577a <HAL_GPIO_Init+0x246>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 800576c:	491f      	ldr	r1, [pc, #124]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 800576e:	4b1f      	ldr	r3, [pc, #124]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	43db      	mvns	r3, r3
 8005776:	4013      	ands	r3, r2
 8005778:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d006      	beq.n	8005794 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8005786:	4919      	ldr	r1, [pc, #100]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005788:	4b18      	ldr	r3, [pc, #96]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 800578a:	68da      	ldr	r2, [r3, #12]
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	4313      	orrs	r3, r2
 8005790:	60cb      	str	r3, [r1, #12]
 8005792:	e006      	b.n	80057a2 <HAL_GPIO_Init+0x26e>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8005794:	4915      	ldr	r1, [pc, #84]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005796:	4b15      	ldr	r3, [pc, #84]	; (80057ec <HAL_GPIO_Init+0x2b8>)
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	43db      	mvns	r3, r3
 800579e:	4013      	ands	r3, r2
 80057a0:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80057a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a4:	3301      	adds	r3, #1
 80057a6:	627b      	str	r3, [r7, #36]	; 0x24
 80057a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057aa:	2b0f      	cmp	r3, #15
 80057ac:	f67f aed4 	bls.w	8005558 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80057b0:	bf00      	nop
 80057b2:	372c      	adds	r7, #44	; 0x2c
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bc80      	pop	{r7}
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	10210000 	.word	0x10210000
 80057c0:	10110000 	.word	0x10110000
 80057c4:	10120000 	.word	0x10120000
 80057c8:	10310000 	.word	0x10310000
 80057cc:	10320000 	.word	0x10320000
 80057d0:	10220000 	.word	0x10220000
 80057d4:	40021000 	.word	0x40021000
 80057d8:	40010000 	.word	0x40010000
 80057dc:	40010800 	.word	0x40010800
 80057e0:	40010c00 	.word	0x40010c00
 80057e4:	40011000 	.word	0x40011000
 80057e8:	40011400 	.word	0x40011400
 80057ec:	40010400 	.word	0x40010400

080057f0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{ 
 80057f0:	b480      	push	{r7}
 80057f2:	b089      	sub	sp, #36	; 0x24
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 80057fe:	2300      	movs	r3, #0
 8005800:	61bb      	str	r3, [r7, #24]
  uint32_t tmp = 0x00U;
 8005802:	2300      	movs	r3, #0
 8005804:	617b      	str	r3, [r7, #20]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U;
 8005806:	2300      	movs	r3, #0
 8005808:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800580a:	e09a      	b.n	8005942 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 800580c:	2201      	movs	r2, #1
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	409a      	lsls	r2, r3
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	4013      	ands	r3, r2
 8005816:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 808e 	beq.w	800593c <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2bff      	cmp	r3, #255	; 0xff
 8005824:	d801      	bhi.n	800582a <HAL_GPIO_DeInit+0x3a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	e001      	b.n	800582e <HAL_GPIO_DeInit+0x3e>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	3304      	adds	r3, #4
 800582e:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	2bff      	cmp	r3, #255	; 0xff
 8005834:	d802      	bhi.n	800583c <HAL_GPIO_DeInit+0x4c>
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	e002      	b.n	8005842 <HAL_GPIO_DeInit+0x52>
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	3b08      	subs	r3, #8
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	613b      	str	r3, [r7, #16]
      
      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), GPIO_CRL_CNF0_0 << registeroffset);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	210f      	movs	r1, #15
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	fa01 f303 	lsl.w	r3, r1, r3
 8005850:	43db      	mvns	r3, r3
 8005852:	401a      	ands	r2, r3
 8005854:	2104      	movs	r1, #4
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	fa01 f303 	lsl.w	r3, r1, r3
 800585c:	431a      	orrs	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	601a      	str	r2, [r3, #0]
      
      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	43db      	mvns	r3, r3
 800586a:	401a      	ands	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60da      	str	r2, [r3, #12]
      
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = AFIO->EXTICR[position >> 2U];
 8005870:	4a3a      	ldr	r2, [pc, #232]	; (800595c <HAL_GPIO_DeInit+0x16c>)
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	089b      	lsrs	r3, r3, #2
 8005876:	3302      	adds	r3, #2
 8005878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800587c:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FU << (4U * (position & 0x03U));
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	f003 0303 	and.w	r3, r3, #3
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	220f      	movs	r2, #15
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	4013      	ands	r3, r2
 8005890:	617b      	str	r3, [r7, #20]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a32      	ldr	r2, [pc, #200]	; (8005960 <HAL_GPIO_DeInit+0x170>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d013      	beq.n	80058c2 <HAL_GPIO_DeInit+0xd2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a31      	ldr	r2, [pc, #196]	; (8005964 <HAL_GPIO_DeInit+0x174>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d00d      	beq.n	80058be <HAL_GPIO_DeInit+0xce>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a30      	ldr	r2, [pc, #192]	; (8005968 <HAL_GPIO_DeInit+0x178>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d007      	beq.n	80058ba <HAL_GPIO_DeInit+0xca>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a2f      	ldr	r2, [pc, #188]	; (800596c <HAL_GPIO_DeInit+0x17c>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <HAL_GPIO_DeInit+0xc6>
 80058b2:	2303      	movs	r3, #3
 80058b4:	e006      	b.n	80058c4 <HAL_GPIO_DeInit+0xd4>
 80058b6:	2304      	movs	r3, #4
 80058b8:	e004      	b.n	80058c4 <HAL_GPIO_DeInit+0xd4>
 80058ba:	2302      	movs	r3, #2
 80058bc:	e002      	b.n	80058c4 <HAL_GPIO_DeInit+0xd4>
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <HAL_GPIO_DeInit+0xd4>
 80058c2:	2300      	movs	r3, #0
 80058c4:	69fa      	ldr	r2, [r7, #28]
 80058c6:	f002 0203 	and.w	r2, r2, #3
 80058ca:	0092      	lsls	r2, r2, #2
 80058cc:	fa03 f202 	lsl.w	r2, r3, r2
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d132      	bne.n	800593c <HAL_GPIO_DeInit+0x14c>
      {
        tmp = 0x0FU << (4U * (position & 0x03U));
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	f003 0303 	and.w	r3, r3, #3
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	220f      	movs	r2, #15
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2U], tmp);
 80058e6:	481d      	ldr	r0, [pc, #116]	; (800595c <HAL_GPIO_DeInit+0x16c>)
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	089b      	lsrs	r3, r3, #2
 80058ec:	491b      	ldr	r1, [pc, #108]	; (800595c <HAL_GPIO_DeInit+0x16c>)
 80058ee:	69fa      	ldr	r2, [r7, #28]
 80058f0:	0892      	lsrs	r2, r2, #2
 80058f2:	3202      	adds	r2, #2
 80058f4:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	43d2      	mvns	r2, r2
 80058fc:	400a      	ands	r2, r1
 80058fe:	3302      	adds	r3, #2
 8005900:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
          
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8005904:	491a      	ldr	r1, [pc, #104]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005906:	4b1a      	ldr	r3, [pc, #104]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	43db      	mvns	r3, r3
 800590e:	4013      	ands	r3, r2
 8005910:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8005912:	4917      	ldr	r1, [pc, #92]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005914:	4b16      	ldr	r3, [pc, #88]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	43db      	mvns	r3, r3
 800591c:	4013      	ands	r3, r2
 800591e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005920:	4913      	ldr	r1, [pc, #76]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005922:	4b13      	ldr	r3, [pc, #76]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005924:	689a      	ldr	r2, [r3, #8]
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	43db      	mvns	r3, r3
 800592a:	4013      	ands	r3, r2
 800592c:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 800592e:	4910      	ldr	r1, [pc, #64]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005930:	4b0f      	ldr	r3, [pc, #60]	; (8005970 <HAL_GPIO_DeInit+0x180>)
 8005932:	68da      	ldr	r2, [r3, #12]
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	43db      	mvns	r3, r3
 8005938:	4013      	ands	r3, r2
 800593a:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	3301      	adds	r3, #1
 8005940:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0U)
 8005942:	683a      	ldr	r2, [r7, #0]
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	fa22 f303 	lsr.w	r3, r2, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	f47f af5e 	bne.w	800580c <HAL_GPIO_DeInit+0x1c>
  }
}
 8005950:	bf00      	nop
 8005952:	3724      	adds	r7, #36	; 0x24
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40010000 	.word	0x40010000
 8005960:	40010800 	.word	0x40010800
 8005964:	40010c00 	.word	0x40010c00
 8005968:	40011000 	.word	0x40011000
 800596c:	40011400 	.word	0x40011400
 8005970:	40010400 	.word	0x40010400

08005974 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	460b      	mov	r3, r1
 800597e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	887b      	ldrh	r3, [r7, #2]
 8005986:	4013      	ands	r3, r2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d002      	beq.n	8005992 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800598c:	2301      	movs	r3, #1
 800598e:	73fb      	strb	r3, [r7, #15]
 8005990:	e001      	b.n	8005996 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005992:	2300      	movs	r3, #0
 8005994:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005996:	7bfb      	ldrb	r3, [r7, #15]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr

080059a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
 80059aa:	460b      	mov	r3, r1
 80059ac:	807b      	strh	r3, [r7, #2]
 80059ae:	4613      	mov	r3, r2
 80059b0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059b2:	787b      	ldrb	r3, [r7, #1]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059b8:	887a      	ldrh	r2, [r7, #2]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059be:	e003      	b.n	80059c8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059c0:	887b      	ldrh	r3, [r7, #2]
 80059c2:	041a      	lsls	r2, r3, #16
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	611a      	str	r2, [r3, #16]
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bc80      	pop	{r7}
 80059d0:	4770      	bx	lr

080059d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b083      	sub	sp, #12
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
 80059da:	460b      	mov	r3, r1
 80059dc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	887b      	ldrh	r3, [r7, #2]
 80059e4:	405a      	eors	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	60da      	str	r2, [r3, #12]
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bc80      	pop	{r7}
 80059f2:	4770      	bx	lr

080059f4 <HAL_GPIO_LockPin>:
* @param  GPIO_Pin: specifies the port bit to be locked.
*         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
* @retval None
*/
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	460b      	mov	r3, r1
 80059fe:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8005a00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a04:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  SET_BIT(tmp, GPIO_Pin);
 8005a06:	887a      	ldrh	r2, [r7, #2]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	619a      	str	r2, [r3, #24]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8005a14:	887a      	ldrh	r2, [r7, #2]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	619a      	str	r2, [r3, #24]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	60fb      	str	r3, [r7, #12]

  if((uint32_t)(GPIOx->LCKR & GPIO_LCKR_LCKK))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 8005a32:	2300      	movs	r3, #0
 8005a34:	e000      	b.n	8005a38 <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
  }
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bc80      	pop	{r7}
 8005a40:	4770      	bx	lr

08005a42 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b082      	sub	sp, #8
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	4603      	mov	r3, r0
 8005a4a:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a4c:	4b08      	ldr	r3, [pc, #32]	; (8005a70 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8005a4e:	695a      	ldr	r2, [r3, #20]
 8005a50:	88fb      	ldrh	r3, [r7, #6]
 8005a52:	4013      	ands	r3, r2
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d006      	beq.n	8005a66 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a58:	4a05      	ldr	r2, [pc, #20]	; (8005a70 <HAL_GPIO_EXTI_IRQHandler+0x2e>)
 8005a5a:	88fb      	ldrh	r3, [r7, #6]
 8005a5c:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 f807 	bl	8005a74 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a66:	bf00      	nop
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	40010400 	.word	0x40010400

08005a74 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bc80      	pop	{r7}
 8005a86:	4770      	bx	lr

08005a88 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval None
  */
void HAL_RCC_DeInit(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  /* Switch SYSCLK to HSI */
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005a8c:	4a14      	ldr	r2, [pc, #80]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005a8e:	4b14      	ldr	r3, [pc, #80]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	6053      	str	r3, [r2, #4]

  /* Reset HSEON, CSSON, & PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8005a98:	4a11      	ldr	r2, [pc, #68]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005a9a:	4b11      	ldr	r3, [pc, #68]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005aa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005aa6:	6013      	str	r3, [r2, #0]
  
  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8005aa8:	4a0d      	ldr	r2, [pc, #52]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005aaa:	4b0d      	ldr	r3, [pc, #52]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ab2:	6013      	str	r3, [r2, #0]
  
  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8005ab4:	4b0a      	ldr	r3, [pc, #40]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	605a      	str	r2, [r3, #4]
  
  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8005aba:	4a09      	ldr	r2, [pc, #36]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005abc:	4b08      	ldr	r3, [pc, #32]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ac8:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);

#endif /* RCC_CFGR2_SUPPORT */
  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8005aca:	4b05      	ldr	r3, [pc, #20]	; (8005ae0 <HAL_RCC_DeInit+0x58>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8005ad0:	4b04      	ldr	r3, [pc, #16]	; (8005ae4 <HAL_RCC_DeInit+0x5c>)
 8005ad2:	4a05      	ldr	r2, [pc, #20]	; (8005ae8 <HAL_RCC_DeInit+0x60>)
 8005ad4:	601a      	str	r2, [r3, #0]
}
 8005ad6:	bf00      	nop
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bc80      	pop	{r7}
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	40021000 	.word	0x40021000
 8005ae4:	20000010 	.word	0x20000010
 8005ae8:	007a1200 	.word	0x007a1200

08005aec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8005af4:	2300      	movs	r3, #0
 8005af6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	f000 8087 	beq.w	8005c14 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005b06:	4b92      	ldr	r3, [pc, #584]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	f003 030c 	and.w	r3, r3, #12
 8005b0e:	2b04      	cmp	r3, #4
 8005b10:	d00c      	beq.n	8005b2c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b12:	4b8f      	ldr	r3, [pc, #572]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f003 030c 	and.w	r3, r3, #12
 8005b1a:	2b08      	cmp	r3, #8
 8005b1c:	d112      	bne.n	8005b44 <HAL_RCC_OscConfig+0x58>
 8005b1e:	4b8c      	ldr	r3, [pc, #560]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b2a:	d10b      	bne.n	8005b44 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b2c:	4b88      	ldr	r3, [pc, #544]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d06c      	beq.n	8005c12 <HAL_RCC_OscConfig+0x126>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d168      	bne.n	8005c12 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e2c5      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b4c:	d106      	bne.n	8005b5c <HAL_RCC_OscConfig+0x70>
 8005b4e:	4a80      	ldr	r2, [pc, #512]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b50:	4b7f      	ldr	r3, [pc, #508]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b58:	6013      	str	r3, [r2, #0]
 8005b5a:	e02e      	b.n	8005bba <HAL_RCC_OscConfig+0xce>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	689b      	ldr	r3, [r3, #8]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10c      	bne.n	8005b7e <HAL_RCC_OscConfig+0x92>
 8005b64:	4a7a      	ldr	r2, [pc, #488]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b66:	4b7a      	ldr	r3, [pc, #488]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	4a77      	ldr	r2, [pc, #476]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b72:	4b77      	ldr	r3, [pc, #476]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b7a:	6013      	str	r3, [r2, #0]
 8005b7c:	e01d      	b.n	8005bba <HAL_RCC_OscConfig+0xce>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b86:	d10c      	bne.n	8005ba2 <HAL_RCC_OscConfig+0xb6>
 8005b88:	4a71      	ldr	r2, [pc, #452]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b8a:	4b71      	ldr	r3, [pc, #452]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	4a6e      	ldr	r2, [pc, #440]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b96:	4b6e      	ldr	r3, [pc, #440]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b9e:	6013      	str	r3, [r2, #0]
 8005ba0:	e00b      	b.n	8005bba <HAL_RCC_OscConfig+0xce>
 8005ba2:	4a6b      	ldr	r2, [pc, #428]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005ba4:	4b6a      	ldr	r3, [pc, #424]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bac:	6013      	str	r3, [r2, #0]
 8005bae:	4a68      	ldr	r2, [pc, #416]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005bb0:	4b67      	ldr	r3, [pc, #412]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005bb8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d013      	beq.n	8005bea <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc2:	f7fa fb9b 	bl	80002fc <HAL_GetTick>
 8005bc6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bc8:	e008      	b.n	8005bdc <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bca:	f7fa fb97 	bl	80002fc <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b64      	cmp	r3, #100	; 0x64
 8005bd6:	d901      	bls.n	8005bdc <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e279      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bdc:	4b5c      	ldr	r3, [pc, #368]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d0f0      	beq.n	8005bca <HAL_RCC_OscConfig+0xde>
 8005be8:	e014      	b.n	8005c14 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bea:	f7fa fb87 	bl	80002fc <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005bf2:	f7fa fb83 	bl	80002fc <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b64      	cmp	r3, #100	; 0x64
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e265      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c04:	4b52      	ldr	r3, [pc, #328]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1f0      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x106>
 8005c10:	e000      	b.n	8005c14 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c12:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d063      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005c20:	4b4b      	ldr	r3, [pc, #300]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f003 030c 	and.w	r3, r3, #12
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00b      	beq.n	8005c44 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005c2c:	4b48      	ldr	r3, [pc, #288]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f003 030c 	and.w	r3, r3, #12
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d11c      	bne.n	8005c72 <HAL_RCC_OscConfig+0x186>
 8005c38:	4b45      	ldr	r3, [pc, #276]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d116      	bne.n	8005c72 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c44:	4b42      	ldr	r3, [pc, #264]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0302 	and.w	r3, r3, #2
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d005      	beq.n	8005c5c <HAL_RCC_OscConfig+0x170>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d001      	beq.n	8005c5c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e239      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c5c:	493c      	ldr	r1, [pc, #240]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c5e:	4b3c      	ldr	r3, [pc, #240]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c70:	e03a      	b.n	8005ce8 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d020      	beq.n	8005cbc <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c7a:	4b36      	ldr	r3, [pc, #216]	; (8005d54 <HAL_RCC_OscConfig+0x268>)
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c80:	f7fa fb3c 	bl	80002fc <HAL_GetTick>
 8005c84:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c86:	e008      	b.n	8005c9a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c88:	f7fa fb38 	bl	80002fc <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e21a      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c9a:	4b2d      	ldr	r3, [pc, #180]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0302 	and.w	r3, r3, #2
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d0f0      	beq.n	8005c88 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ca6:	492a      	ldr	r1, [pc, #168]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005ca8:	4b29      	ldr	r3, [pc, #164]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	600b      	str	r3, [r1, #0]
 8005cba:	e015      	b.n	8005ce8 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cbc:	4b25      	ldr	r3, [pc, #148]	; (8005d54 <HAL_RCC_OscConfig+0x268>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fa fb1b 	bl	80002fc <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cc8:	e008      	b.n	8005cdc <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cca:	f7fa fb17 	bl	80002fc <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e1f9      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cdc:	4b1c      	ldr	r3, [pc, #112]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1f0      	bne.n	8005cca <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0308 	and.w	r3, r3, #8
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d039      	beq.n	8005d68 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	69db      	ldr	r3, [r3, #28]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d019      	beq.n	8005d30 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cfc:	4b16      	ldr	r3, [pc, #88]	; (8005d58 <HAL_RCC_OscConfig+0x26c>)
 8005cfe:	2201      	movs	r2, #1
 8005d00:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d02:	f7fa fafb 	bl	80002fc <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d08:	e008      	b.n	8005d1c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d0a:	f7fa faf7 	bl	80002fc <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d901      	bls.n	8005d1c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8005d18:	2303      	movs	r3, #3
 8005d1a:	e1d9      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d1c:	4b0c      	ldr	r3, [pc, #48]	; (8005d50 <HAL_RCC_OscConfig+0x264>)
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	f003 0302 	and.w	r3, r3, #2
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0f0      	beq.n	8005d0a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8005d28:	2001      	movs	r0, #1
 8005d2a:	f000 fcc9 	bl	80066c0 <RCC_Delay>
 8005d2e:	e01b      	b.n	8005d68 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d30:	4b09      	ldr	r3, [pc, #36]	; (8005d58 <HAL_RCC_OscConfig+0x26c>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d36:	f7fa fae1 	bl	80002fc <HAL_GetTick>
 8005d3a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d3c:	e00e      	b.n	8005d5c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d3e:	f7fa fadd 	bl	80002fc <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	2b02      	cmp	r3, #2
 8005d4a:	d907      	bls.n	8005d5c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e1bf      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
 8005d50:	40021000 	.word	0x40021000
 8005d54:	42420000 	.word	0x42420000
 8005d58:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d5c:	4b9b      	ldr	r3, [pc, #620]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1ea      	bne.n	8005d3e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	f000 80a6 	beq.w	8005ec2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d76:	2300      	movs	r3, #0
 8005d78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d7a:	4b94      	ldr	r3, [pc, #592]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005d7c:	69db      	ldr	r3, [r3, #28]
 8005d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d10d      	bne.n	8005da2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d86:	4a91      	ldr	r2, [pc, #580]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005d88:	4b90      	ldr	r3, [pc, #576]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005d8a:	69db      	ldr	r3, [r3, #28]
 8005d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d90:	61d3      	str	r3, [r2, #28]
 8005d92:	4b8e      	ldr	r3, [pc, #568]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da2:	4b8b      	ldr	r3, [pc, #556]	; (8005fd0 <HAL_RCC_OscConfig+0x4e4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d118      	bne.n	8005de0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dae:	4a88      	ldr	r2, [pc, #544]	; (8005fd0 <HAL_RCC_OscConfig+0x4e4>)
 8005db0:	4b87      	ldr	r3, [pc, #540]	; (8005fd0 <HAL_RCC_OscConfig+0x4e4>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005db8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dba:	f7fa fa9f 	bl	80002fc <HAL_GetTick>
 8005dbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dc0:	e008      	b.n	8005dd4 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dc2:	f7fa fa9b 	bl	80002fc <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b64      	cmp	r3, #100	; 0x64
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e17d      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dd4:	4b7e      	ldr	r3, [pc, #504]	; (8005fd0 <HAL_RCC_OscConfig+0x4e4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d0f0      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d106      	bne.n	8005df6 <HAL_RCC_OscConfig+0x30a>
 8005de8:	4a78      	ldr	r2, [pc, #480]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005dea:	4b78      	ldr	r3, [pc, #480]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	f043 0301 	orr.w	r3, r3, #1
 8005df2:	6213      	str	r3, [r2, #32]
 8005df4:	e02d      	b.n	8005e52 <HAL_RCC_OscConfig+0x366>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	691b      	ldr	r3, [r3, #16]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10c      	bne.n	8005e18 <HAL_RCC_OscConfig+0x32c>
 8005dfe:	4a73      	ldr	r2, [pc, #460]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e00:	4b72      	ldr	r3, [pc, #456]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	f023 0301 	bic.w	r3, r3, #1
 8005e08:	6213      	str	r3, [r2, #32]
 8005e0a:	4a70      	ldr	r2, [pc, #448]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e0c:	4b6f      	ldr	r3, [pc, #444]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	f023 0304 	bic.w	r3, r3, #4
 8005e14:	6213      	str	r3, [r2, #32]
 8005e16:	e01c      	b.n	8005e52 <HAL_RCC_OscConfig+0x366>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	2b05      	cmp	r3, #5
 8005e1e:	d10c      	bne.n	8005e3a <HAL_RCC_OscConfig+0x34e>
 8005e20:	4a6a      	ldr	r2, [pc, #424]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e22:	4b6a      	ldr	r3, [pc, #424]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	f043 0304 	orr.w	r3, r3, #4
 8005e2a:	6213      	str	r3, [r2, #32]
 8005e2c:	4a67      	ldr	r2, [pc, #412]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e2e:	4b67      	ldr	r3, [pc, #412]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e30:	6a1b      	ldr	r3, [r3, #32]
 8005e32:	f043 0301 	orr.w	r3, r3, #1
 8005e36:	6213      	str	r3, [r2, #32]
 8005e38:	e00b      	b.n	8005e52 <HAL_RCC_OscConfig+0x366>
 8005e3a:	4a64      	ldr	r2, [pc, #400]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e3c:	4b63      	ldr	r3, [pc, #396]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	f023 0301 	bic.w	r3, r3, #1
 8005e44:	6213      	str	r3, [r2, #32]
 8005e46:	4a61      	ldr	r2, [pc, #388]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e48:	4b60      	ldr	r3, [pc, #384]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f023 0304 	bic.w	r3, r3, #4
 8005e50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d015      	beq.n	8005e86 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5a:	f7fa fa4f 	bl	80002fc <HAL_GetTick>
 8005e5e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e60:	e00a      	b.n	8005e78 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e62:	f7fa fa4b 	bl	80002fc <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d901      	bls.n	8005e78 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e12b      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e78:	4b54      	ldr	r3, [pc, #336]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005e7a:	6a1b      	ldr	r3, [r3, #32]
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d0ee      	beq.n	8005e62 <HAL_RCC_OscConfig+0x376>
 8005e84:	e014      	b.n	8005eb0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e86:	f7fa fa39 	bl	80002fc <HAL_GetTick>
 8005e8a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e8c:	e00a      	b.n	8005ea4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e8e:	f7fa fa35 	bl	80002fc <HAL_GetTick>
 8005e92:	4602      	mov	r2, r0
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	1ad3      	subs	r3, r2, r3
 8005e98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d901      	bls.n	8005ea4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e115      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ea4:	4b49      	ldr	r3, [pc, #292]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	f003 0302 	and.w	r3, r3, #2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1ee      	bne.n	8005e8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005eb0:	7dfb      	ldrb	r3, [r7, #23]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d105      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eb6:	4a45      	ldr	r2, [pc, #276]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005eb8:	4b44      	ldr	r3, [pc, #272]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005eba:	69db      	ldr	r3, [r3, #28]
 8005ebc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ec0:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 808c 	beq.w	8005fe4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005ecc:	4b3f      	ldr	r3, [pc, #252]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ed8:	d10e      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x40c>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005eda:	4b3c      	ldr	r3, [pc, #240]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005ee2:	2b08      	cmp	r3, #8
 8005ee4:	d108      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x40c>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005ee6:	4b39      	ldr	r3, [pc, #228]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005eee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ef2:	d101      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x40c>
    {
      return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e0eb      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
    }
    else
    {
      if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005efc:	2b02      	cmp	r3, #2
 8005efe:	d14e      	bne.n	8005f9e <HAL_RCC_OscConfig+0x4b2>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8005f00:	4b32      	ldr	r3, [pc, #200]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d009      	beq.n	8005f20 <HAL_RCC_OscConfig+0x434>
          (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005f0c:	4b2f      	ldr	r3, [pc, #188]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d001      	beq.n	8005f20 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e0d7      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        }
        
        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005f20:	4b2c      	ldr	r3, [pc, #176]	; (8005fd4 <HAL_RCC_OscConfig+0x4e8>)
 8005f22:	2200      	movs	r2, #0
 8005f24:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f26:	f7fa f9e9 	bl	80002fc <HAL_GetTick>
 8005f2a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005f2c:	e008      	b.n	8005f40 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005f2e:	f7fa f9e5 	bl	80002fc <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	2b64      	cmp	r3, #100	; 0x64
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e0c7      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005f40:	4b22      	ldr	r3, [pc, #136]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1f0      	bne.n	8005f2e <HAL_RCC_OscConfig+0x442>
          }
        }
        
        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005f4c:	491f      	ldr	r1, [pc, #124]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f4e:	4b1f      	ldr	r3, [pc, #124]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005f5e:	491b      	ldr	r1, [pc, #108]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f60:	4b1a      	ldr	r3, [pc, #104]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f64:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	62cb      	str	r3, [r1, #44]	; 0x2c
        
        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005f70:	4b18      	ldr	r3, [pc, #96]	; (8005fd4 <HAL_RCC_OscConfig+0x4e8>)
 8005f72:	2201      	movs	r2, #1
 8005f74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f76:	f7fa f9c1 	bl	80002fc <HAL_GetTick>
 8005f7a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005f7c:	e008      	b.n	8005f90 <HAL_RCC_OscConfig+0x4a4>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005f7e:	f7fa f9bd 	bl	80002fc <HAL_GetTick>
 8005f82:	4602      	mov	r2, r0
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	1ad3      	subs	r3, r2, r3
 8005f88:	2b64      	cmp	r3, #100	; 0x64
 8005f8a:	d901      	bls.n	8005f90 <HAL_RCC_OscConfig+0x4a4>
          {
            return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e09f      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005f90:	4b0e      	ldr	r3, [pc, #56]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0f0      	beq.n	8005f7e <HAL_RCC_OscConfig+0x492>
 8005f9c:	e022      	b.n	8005fe4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
       /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005f9e:	4a0b      	ldr	r2, [pc, #44]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005fa0:	4b0a      	ldr	r3, [pc, #40]	; (8005fcc <HAL_RCC_OscConfig+0x4e0>)
 8005fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fa8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005faa:	4b0a      	ldr	r3, [pc, #40]	; (8005fd4 <HAL_RCC_OscConfig+0x4e8>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fb0:	f7fa f9a4 	bl	80002fc <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL2 is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005fb6:	e00f      	b.n	8005fd8 <HAL_RCC_OscConfig+0x4ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005fb8:	f7fa f9a0 	bl	80002fc <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b64      	cmp	r3, #100	; 0x64
 8005fc4:	d908      	bls.n	8005fd8 <HAL_RCC_OscConfig+0x4ec>
          {
            return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e082      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
 8005fca:	bf00      	nop
 8005fcc:	40021000 	.word	0x40021000
 8005fd0:	40007000 	.word	0x40007000
 8005fd4:	42420068 	.word	0x42420068
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005fd8:	4b3f      	ldr	r3, [pc, #252]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1e9      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x4cc>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d070      	beq.n	80060ce <HAL_RCC_OscConfig+0x5e2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fec:	4b3a      	ldr	r3, [pc, #232]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	f003 030c 	and.w	r3, r3, #12
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d068      	beq.n	80060ca <HAL_RCC_OscConfig+0x5de>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d14d      	bne.n	800609c <HAL_RCC_OscConfig+0x5b0>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006000:	4b36      	ldr	r3, [pc, #216]	; (80060dc <HAL_RCC_OscConfig+0x5f0>)
 8006002:	2200      	movs	r2, #0
 8006004:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006006:	f7fa f979 	bl	80002fc <HAL_GetTick>
 800600a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800600c:	e008      	b.n	8006020 <HAL_RCC_OscConfig+0x534>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800600e:	f7fa f975 	bl	80002fc <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	2b02      	cmp	r3, #2
 800601a:	d901      	bls.n	8006020 <HAL_RCC_OscConfig+0x534>
          {
            return HAL_TIMEOUT;
 800601c:	2303      	movs	r3, #3
 800601e:	e057      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006020:	4b2d      	ldr	r3, [pc, #180]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1f0      	bne.n	800600e <HAL_RCC_OscConfig+0x522>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006030:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006034:	d10f      	bne.n	8006056 <HAL_RCC_OscConfig+0x56a>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
          
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8006036:	4928      	ldr	r1, [pc, #160]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006038:	4b27      	ldr	r3, [pc, #156]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 800603a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	4313      	orrs	r3, r2
 8006042:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006044:	4924      	ldr	r1, [pc, #144]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006046:	4b24      	ldr	r3, [pc, #144]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800604a:	f023 020f 	bic.w	r2, r3, #15
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	4313      	orrs	r3, r2
 8006054:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006056:	4820      	ldr	r0, [pc, #128]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006058:	4b1f      	ldr	r3, [pc, #124]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006068:	430b      	orrs	r3, r1
 800606a:	4313      	orrs	r3, r2
 800606c:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800606e:	4b1b      	ldr	r3, [pc, #108]	; (80060dc <HAL_RCC_OscConfig+0x5f0>)
 8006070:	2201      	movs	r2, #1
 8006072:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006074:	f7fa f942 	bl	80002fc <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800607a:	e008      	b.n	800608e <HAL_RCC_OscConfig+0x5a2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800607c:	f7fa f93e 	bl	80002fc <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	2b02      	cmp	r3, #2
 8006088:	d901      	bls.n	800608e <HAL_RCC_OscConfig+0x5a2>
          {
            return HAL_TIMEOUT;
 800608a:	2303      	movs	r3, #3
 800608c:	e020      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800608e:	4b12      	ldr	r3, [pc, #72]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d0f0      	beq.n	800607c <HAL_RCC_OscConfig+0x590>
 800609a:	e018      	b.n	80060ce <HAL_RCC_OscConfig+0x5e2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800609c:	4b0f      	ldr	r3, [pc, #60]	; (80060dc <HAL_RCC_OscConfig+0x5f0>)
 800609e:	2200      	movs	r2, #0
 80060a0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a2:	f7fa f92b 	bl	80002fc <HAL_GetTick>
 80060a6:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060a8:	e008      	b.n	80060bc <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060aa:	f7fa f927 	bl	80002fc <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d901      	bls.n	80060bc <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e009      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060bc:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <HAL_RCC_OscConfig+0x5ec>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1f0      	bne.n	80060aa <HAL_RCC_OscConfig+0x5be>
 80060c8:	e001      	b.n	80060ce <HAL_RCC_OscConfig+0x5e2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e000      	b.n	80060d0 <HAL_RCC_OscConfig+0x5e4>
    }
  }
  
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3718      	adds	r7, #24
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	40021000 	.word	0x40021000
 80060dc:	42420060 	.word	0x42420060

080060e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80060ea:	2300      	movs	r3, #0
 80060ec:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80060ee:	4b72      	ldr	r3, [pc, #456]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0207 	and.w	r2, r3, #7
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d210      	bcs.n	800611e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060fc:	496e      	ldr	r1, [pc, #440]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 80060fe:	4b6e      	ldr	r3, [pc, #440]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f023 0207 	bic.w	r2, r3, #7
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	4313      	orrs	r3, r2
 800610a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800610c:	4b6a      	ldr	r3, [pc, #424]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0207 	and.w	r2, r3, #7
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	d001      	beq.n	800611e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e0c8      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0302 	and.w	r3, r3, #2
 8006126:	2b00      	cmp	r3, #0
 8006128:	d008      	beq.n	800613c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800612a:	4964      	ldr	r1, [pc, #400]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800612c:	4b63      	ldr	r3, [pc, #396]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	4313      	orrs	r3, r2
 800613a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d06a      	beq.n	800621e <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d107      	bne.n	8006160 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006150:	4b5a      	ldr	r3, [pc, #360]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d115      	bne.n	8006188 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e0a7      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	2b02      	cmp	r3, #2
 8006166:	d107      	bne.n	8006178 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006168:	4b54      	ldr	r3, [pc, #336]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006174:	2301      	movs	r3, #1
 8006176:	e09b      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006178:	4b50      	ldr	r3, [pc, #320]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e093      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006188:	494c      	ldr	r1, [pc, #304]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800618a:	4b4c      	ldr	r3, [pc, #304]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f023 0203 	bic.w	r2, r3, #3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	4313      	orrs	r3, r2
 8006198:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800619a:	f7fa f8af 	bl	80002fc <HAL_GetTick>
 800619e:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d112      	bne.n	80061ce <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80061a8:	e00a      	b.n	80061c0 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061aa:	f7fa f8a7 	bl	80002fc <HAL_GetTick>
 80061ae:	4602      	mov	r2, r0
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	1ad3      	subs	r3, r2, r3
 80061b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d901      	bls.n	80061c0 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e077      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80061c0:	4b3e      	ldr	r3, [pc, #248]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	f003 030c 	and.w	r3, r3, #12
 80061c8:	2b04      	cmp	r3, #4
 80061ca:	d1ee      	bne.n	80061aa <HAL_RCC_ClockConfig+0xca>
 80061cc:	e027      	b.n	800621e <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d11d      	bne.n	8006212 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061d6:	e00a      	b.n	80061ee <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061d8:	f7fa f890 	bl	80002fc <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e060      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061ee:	4b33      	ldr	r3, [pc, #204]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f003 030c 	and.w	r3, r3, #12
 80061f6:	2b08      	cmp	r3, #8
 80061f8:	d1ee      	bne.n	80061d8 <HAL_RCC_ClockConfig+0xf8>
 80061fa:	e010      	b.n	800621e <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061fc:	f7fa f87e 	bl	80002fc <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	f241 3288 	movw	r2, #5000	; 0x1388
 800620a:	4293      	cmp	r3, r2
 800620c:	d901      	bls.n	8006212 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 800620e:	2303      	movs	r3, #3
 8006210:	e04e      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006212:	4b2a      	ldr	r3, [pc, #168]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f003 030c 	and.w	r3, r3, #12
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1ee      	bne.n	80061fc <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800621e:	4b26      	ldr	r3, [pc, #152]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0207 	and.w	r2, r3, #7
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	429a      	cmp	r2, r3
 800622a:	d910      	bls.n	800624e <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622c:	4922      	ldr	r1, [pc, #136]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 800622e:	4b22      	ldr	r3, [pc, #136]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f023 0207 	bic.w	r2, r3, #7
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	4313      	orrs	r3, r2
 800623a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800623c:	4b1e      	ldr	r3, [pc, #120]	; (80062b8 <HAL_RCC_ClockConfig+0x1d8>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0207 	and.w	r2, r3, #7
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d001      	beq.n	800624e <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e030      	b.n	80062b0 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0304 	and.w	r3, r3, #4
 8006256:	2b00      	cmp	r3, #0
 8006258:	d008      	beq.n	800626c <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800625a:	4918      	ldr	r1, [pc, #96]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800625c:	4b17      	ldr	r3, [pc, #92]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0308 	and.w	r3, r3, #8
 8006274:	2b00      	cmp	r3, #0
 8006276:	d009      	beq.n	800628c <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006278:	4910      	ldr	r1, [pc, #64]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800627a:	4b10      	ldr	r3, [pc, #64]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	00db      	lsls	r3, r3, #3
 8006288:	4313      	orrs	r3, r2
 800628a:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800628c:	f000 f86c 	bl	8006368 <HAL_RCC_GetSysClockFreq>
 8006290:	4601      	mov	r1, r0
 8006292:	4b0a      	ldr	r3, [pc, #40]	; (80062bc <HAL_RCC_ClockConfig+0x1dc>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	091b      	lsrs	r3, r3, #4
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	4a08      	ldr	r2, [pc, #32]	; (80062c0 <HAL_RCC_ClockConfig+0x1e0>)
 800629e:	5cd3      	ldrb	r3, [r2, r3]
 80062a0:	fa21 f303 	lsr.w	r3, r1, r3
 80062a4:	4a07      	ldr	r2, [pc, #28]	; (80062c4 <HAL_RCC_ClockConfig+0x1e4>)
 80062a6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80062a8:	2000      	movs	r0, #0
 80062aa:	f7f9 fffd 	bl	80002a8 <HAL_InitTick>
  
  return HAL_OK;
 80062ae:	2300      	movs	r3, #0
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	40022000 	.word	0x40022000
 80062bc:	40021000 	.word	0x40021000
 80062c0:	08011c6c 	.word	0x08011c6c
 80062c4:	20000010 	.word	0x20000010

080062c8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08a      	sub	sp, #40	; 0x28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 80062d4:	f107 0318 	add.w	r3, r7, #24
 80062d8:	2200      	movs	r2, #0
 80062da:	601a      	str	r2, [r3, #0]
 80062dc:	605a      	str	r2, [r3, #4]
 80062de:	609a      	str	r2, [r3, #8]
 80062e0:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80062e2:	2302      	movs	r3, #2
 80062e4:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80062e6:	2303      	movs	r3, #3
 80062e8:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 80062ea:	2300      	movs	r3, #0
 80062ec:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 80062ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80062f2:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80062f4:	4a0e      	ldr	r2, [pc, #56]	; (8006330 <HAL_RCC_MCOConfig+0x68>)
 80062f6:	4b0e      	ldr	r3, [pc, #56]	; (8006330 <HAL_RCC_MCOConfig+0x68>)
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	f043 0304 	orr.w	r3, r3, #4
 80062fe:	6193      	str	r3, [r2, #24]
 8006300:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <HAL_RCC_MCOConfig+0x68>)
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	617b      	str	r3, [r7, #20]
 800630a:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 800630c:	f107 0318 	add.w	r3, r7, #24
 8006310:	4619      	mov	r1, r3
 8006312:	4808      	ldr	r0, [pc, #32]	; (8006334 <HAL_RCC_MCOConfig+0x6c>)
 8006314:	f7ff f90e 	bl	8005534 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8006318:	4905      	ldr	r1, [pc, #20]	; (8006330 <HAL_RCC_MCOConfig+0x68>)
 800631a:	4b05      	ldr	r3, [pc, #20]	; (8006330 <HAL_RCC_MCOConfig+0x68>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	4313      	orrs	r3, r2
 8006326:	604b      	str	r3, [r1, #4]
}
 8006328:	bf00      	nop
 800632a:	3728      	adds	r7, #40	; 0x28
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}
 8006330:	40021000 	.word	0x40021000
 8006334:	40010800 	.word	0x40010800

08006338 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800633c:	4b03      	ldr	r3, [pc, #12]	; (800634c <HAL_RCC_EnableCSS+0x14>)
 800633e:	2201      	movs	r2, #1
 8006340:	601a      	str	r2, [r3, #0]
}
 8006342:	bf00      	nop
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	4242004c 	.word	0x4242004c

08006350 <HAL_RCC_DisableCSS>:
/**
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8006354:	4b03      	ldr	r3, [pc, #12]	; (8006364 <HAL_RCC_DisableCSS+0x14>)
 8006356:	2200      	movs	r2, #0
 8006358:	601a      	str	r2, [r3, #0]
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	bc80      	pop	{r7}
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	4242004c 	.word	0x4242004c

08006368 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006368:	b490      	push	{r4, r7}
 800636a:	b090      	sub	sp, #64	; 0x40
 800636c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 800636e:	4b43      	ldr	r3, [pc, #268]	; (800647c <HAL_RCC_GetSysClockFreq+0x114>)
 8006370:	f107 0414 	add.w	r4, r7, #20
 8006374:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006376:	c407      	stmia	r4!, {r0, r1, r2}
 8006378:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800637a:	4b41      	ldr	r3, [pc, #260]	; (8006480 <HAL_RCC_GetSysClockFreq+0x118>)
 800637c:	1d3c      	adds	r4, r7, #4
 800637e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006380:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	637b      	str	r3, [r7, #52]	; 0x34
 8006388:	2300      	movs	r3, #0
 800638a:	633b      	str	r3, [r7, #48]	; 0x30
 800638c:	2300      	movs	r3, #0
 800638e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006390:	2300      	movs	r3, #0
 8006392:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8006398:	2300      	movs	r3, #0
 800639a:	62bb      	str	r3, [r7, #40]	; 0x28
 800639c:	2300      	movs	r3, #0
 800639e:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 80063a0:	4b38      	ldr	r3, [pc, #224]	; (8006484 <HAL_RCC_GetSysClockFreq+0x11c>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	637b      	str	r3, [r7, #52]	; 0x34
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80063a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063a8:	f003 030c 	and.w	r3, r3, #12
 80063ac:	2b04      	cmp	r3, #4
 80063ae:	d002      	beq.n	80063b6 <HAL_RCC_GetSysClockFreq+0x4e>
 80063b0:	2b08      	cmp	r3, #8
 80063b2:	d003      	beq.n	80063bc <HAL_RCC_GetSysClockFreq+0x54>
 80063b4:	e058      	b.n	8006468 <HAL_RCC_GetSysClockFreq+0x100>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80063b6:	4b34      	ldr	r3, [pc, #208]	; (8006488 <HAL_RCC_GetSysClockFreq+0x120>)
 80063b8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80063ba:	e058      	b.n	800646e <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80063bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063be:	0c9b      	lsrs	r3, r3, #18
 80063c0:	f003 030f 	and.w	r3, r3, #15
 80063c4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80063c8:	4413      	add	r3, r2
 80063ca:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80063ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d03e      	beq.n	8006458 <HAL_RCC_GetSysClockFreq+0xf0>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80063da:	4b2a      	ldr	r3, [pc, #168]	; (8006484 <HAL_RCC_GetSysClockFreq+0x11c>)
 80063dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80063e6:	4413      	add	r3, r2
 80063e8:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80063ec:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80063ee:	4b25      	ldr	r3, [pc, #148]	; (8006484 <HAL_RCC_GetSysClockFreq+0x11c>)
 80063f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d01c      	beq.n	8006434 <HAL_RCC_GetSysClockFreq+0xcc>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80063fa:	4b22      	ldr	r3, [pc, #136]	; (8006484 <HAL_RCC_GetSysClockFreq+0x11c>)
 80063fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fe:	091b      	lsrs	r3, r3, #4
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	3301      	adds	r3, #1
 8006406:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8006408:	4b1e      	ldr	r3, [pc, #120]	; (8006484 <HAL_RCC_GetSysClockFreq+0x11c>)
 800640a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800640c:	0a1b      	lsrs	r3, r3, #8
 800640e:	f003 030f 	and.w	r3, r3, #15
 8006412:	3302      	adds	r3, #2
 8006414:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 8006416:	4a1c      	ldr	r2, [pc, #112]	; (8006488 <HAL_RCC_GetSysClockFreq+0x120>)
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	fbb2 f3f3 	udiv	r3, r2, r3
 800641e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006420:	fb02 f203 	mul.w	r2, r2, r3
 8006424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006426:	fbb2 f3f3 	udiv	r3, r2, r3
 800642a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800642c:	fb02 f303 	mul.w	r3, r2, r3
 8006430:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006432:	e007      	b.n	8006444 <HAL_RCC_GetSysClockFreq+0xdc>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8006434:	4a14      	ldr	r2, [pc, #80]	; (8006488 <HAL_RCC_GetSysClockFreq+0x120>)
 8006436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006438:	fbb2 f3f3 	udiv	r3, r2, r3
 800643c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800643e:	fb02 f303 	mul.w	r3, r2, r3
 8006442:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        
        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006444:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8006448:	461a      	mov	r2, r3
 800644a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800644c:	429a      	cmp	r2, r3
 800644e:	d108      	bne.n	8006462 <HAL_RCC_GetSysClockFreq+0xfa>
        {
            pllclk = pllclk / 2;
 8006450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006452:	085b      	lsrs	r3, r3, #1
 8006454:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006456:	e004      	b.n	8006462 <HAL_RCC_GetSysClockFreq+0xfa>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800645a:	4a0c      	ldr	r2, [pc, #48]	; (800648c <HAL_RCC_GetSysClockFreq+0x124>)
 800645c:	fb02 f303 	mul.w	r3, r2, r3
 8006460:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8006462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006464:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006466:	e002      	b.n	800646e <HAL_RCC_GetSysClockFreq+0x106>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006468:	4b07      	ldr	r3, [pc, #28]	; (8006488 <HAL_RCC_GetSysClockFreq+0x120>)
 800646a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800646c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800646e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006470:	4618      	mov	r0, r3
 8006472:	3740      	adds	r7, #64	; 0x40
 8006474:	46bd      	mov	sp, r7
 8006476:	bc90      	pop	{r4, r7}
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	08011820 	.word	0x08011820
 8006480:	08011830 	.word	0x08011830
 8006484:	40021000 	.word	0x40021000
 8006488:	007a1200 	.word	0x007a1200
 800648c:	003d0900 	.word	0x003d0900

08006490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006490:	b480      	push	{r7}
 8006492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006494:	4b02      	ldr	r3, [pc, #8]	; (80064a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006496:	681b      	ldr	r3, [r3, #0]
}
 8006498:	4618      	mov	r0, r3
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr
 80064a0:	20000010 	.word	0x20000010

080064a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80064a8:	f7ff fff2 	bl	8006490 <HAL_RCC_GetHCLKFreq>
 80064ac:	4601      	mov	r1, r0
 80064ae:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	0a1b      	lsrs	r3, r3, #8
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	4a03      	ldr	r2, [pc, #12]	; (80064c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ba:	5cd3      	ldrb	r3, [r2, r3]
 80064bc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80064c0:	4618      	mov	r0, r3
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40021000 	.word	0x40021000
 80064c8:	08011c7c 	.word	0x08011c7c

080064cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80064d0:	f7ff ffde 	bl	8006490 <HAL_RCC_GetHCLKFreq>
 80064d4:	4601      	mov	r1, r0
 80064d6:	4b05      	ldr	r3, [pc, #20]	; (80064ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	0adb      	lsrs	r3, r3, #11
 80064dc:	f003 0307 	and.w	r3, r3, #7
 80064e0:	4a03      	ldr	r2, [pc, #12]	; (80064f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064e2:	5cd3      	ldrb	r3, [r2, r3]
 80064e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80064e8:	4618      	mov	r0, r3
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40021000 	.word	0x40021000
 80064f0:	08011c7c 	.word	0x08011c7c

080064f4 <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
  * will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	220f      	movs	r2, #15
 8006500:	601a      	str	r2, [r3, #0]
                  | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;

#if defined(RCC_CFGR2_PREDIV1SRC)
  /* Get the Prediv1 source --------------------------------------------------*/
  RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC);
 8006502:	4b4c      	ldr	r3, [pc, #304]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006506:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	605a      	str	r2, [r3, #4]
#endif /* RCC_CFGR2_PREDIV1SRC */

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800650e:	4b49      	ldr	r3, [pc, #292]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006516:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800651a:	d104      	bne.n	8006526 <HAL_RCC_GetOscConfig+0x32>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8006522:	609a      	str	r2, [r3, #8]
 8006524:	e00e      	b.n	8006544 <HAL_RCC_GetOscConfig+0x50>
  }
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8006526:	4b43      	ldr	r3, [pc, #268]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800652e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006532:	d104      	bne.n	800653e <HAL_RCC_GetOscConfig+0x4a>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800653a:	609a      	str	r2, [r3, #8]
 800653c:	e002      	b.n	8006544 <HAL_RCC_GetOscConfig+0x50>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	609a      	str	r2, [r3, #8]
  }
  RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 8006544:	4b3b      	ldr	r3, [pc, #236]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006548:	f003 020f 	and.w	r2, r3, #15
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	60da      	str	r2, [r3, #12]

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8006550:	4b38      	ldr	r3, [pc, #224]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b01      	cmp	r3, #1
 800655a:	d103      	bne.n	8006564 <HAL_RCC_GetOscConfig+0x70>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	615a      	str	r2, [r3, #20]
 8006562:	e002      	b.n	800656a <HAL_RCC_GetOscConfig+0x76>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	615a      	str	r2, [r3, #20]
  }
  
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 800656a:	4b32      	ldr	r3, [pc, #200]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	08db      	lsrs	r3, r3, #3
 8006570:	f003 021f 	and.w	r2, r3, #31
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	619a      	str	r2, [r3, #24]
  
  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8006578:	4b2e      	ldr	r3, [pc, #184]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	f003 0304 	and.w	r3, r3, #4
 8006580:	2b04      	cmp	r3, #4
 8006582:	d103      	bne.n	800658c <HAL_RCC_GetOscConfig+0x98>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2205      	movs	r2, #5
 8006588:	611a      	str	r2, [r3, #16]
 800658a:	e00c      	b.n	80065a6 <HAL_RCC_GetOscConfig+0xb2>
  }
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 800658c:	4b29      	ldr	r3, [pc, #164]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	f003 0301 	and.w	r3, r3, #1
 8006594:	2b01      	cmp	r3, #1
 8006596:	d103      	bne.n	80065a0 <HAL_RCC_GetOscConfig+0xac>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	611a      	str	r2, [r3, #16]
 800659e:	e002      	b.n	80065a6 <HAL_RCC_GetOscConfig+0xb2>
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	611a      	str	r2, [r3, #16]
  }
  
  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 80065a6:	4b23      	ldr	r3, [pc, #140]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d103      	bne.n	80065ba <HAL_RCC_GetOscConfig+0xc6>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	61da      	str	r2, [r3, #28]
 80065b8:	e002      	b.n	80065c0 <HAL_RCC_GetOscConfig+0xcc>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	61da      	str	r2, [r3, #28]
  }
  

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 80065c0:	4b1c      	ldr	r3, [pc, #112]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065cc:	d103      	bne.n	80065d6 <HAL_RCC_GetOscConfig+0xe2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2202      	movs	r2, #2
 80065d2:	621a      	str	r2, [r3, #32]
 80065d4:	e002      	b.n	80065dc <HAL_RCC_GetOscConfig+0xe8>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	621a      	str	r2, [r3, #32]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 80065dc:	4b15      	ldr	r3, [pc, #84]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 80065e8:	4b12      	ldr	r3, [pc, #72]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	629a      	str	r2, [r3, #40]	; 0x28
#if defined(RCC_CR_PLL2ON)
  /* Get the PLL2 configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
 80065f4:	4b0f      	ldr	r3, [pc, #60]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80065fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006600:	d103      	bne.n	800660a <HAL_RCC_GetOscConfig+0x116>
  {
    RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2202      	movs	r2, #2
 8006606:	62da      	str	r2, [r3, #44]	; 0x2c
 8006608:	e002      	b.n	8006610 <HAL_RCC_GetOscConfig+0x11c>
  }
  else
  {
    RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
 8006610:	4b08      	ldr	r3, [pc, #32]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 8006612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006614:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
 800661c:	4b05      	ldr	r3, [pc, #20]	; (8006634 <HAL_RCC_GetOscConfig+0x140>)
 800661e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006620:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* RCC_CR_PLL2ON */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	bc80      	pop	{r7}
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	40021000 	.word	0x40021000

08006638 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	220f      	movs	r2, #15
 8006646:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006648:	4b11      	ldr	r3, [pc, #68]	; (8006690 <HAL_RCC_GetClockConfig+0x58>)
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f003 0203 	and.w	r2, r3, #3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006654:	4b0e      	ldr	r3, [pc, #56]	; (8006690 <HAL_RCC_GetClockConfig+0x58>)
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8006660:	4b0b      	ldr	r3, [pc, #44]	; (8006690 <HAL_RCC_GetClockConfig+0x58>)
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800666c:	4b08      	ldr	r3, [pc, #32]	; (8006690 <HAL_RCC_GetClockConfig+0x58>)
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	08db      	lsrs	r3, r3, #3
 8006672:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	611a      	str	r2, [r3, #16]
  
#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800667a:	4b06      	ldr	r3, [pc, #24]	; (8006694 <HAL_RCC_GetClockConfig+0x5c>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f003 0207 	and.w	r2, r3, #7
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0; 
#endif
}
 8006686:	bf00      	nop
 8006688:	370c      	adds	r7, #12
 800668a:	46bd      	mov	sp, r7
 800668c:	bc80      	pop	{r7}
 800668e:	4770      	bx	lr
 8006690:	40021000 	.word	0x40021000
 8006694:	40022000 	.word	0x40022000

08006698 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800669c:	4b06      	ldr	r3, [pc, #24]	; (80066b8 <HAL_RCC_NMI_IRQHandler+0x20>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a4:	2b80      	cmp	r3, #128	; 0x80
 80066a6:	d104      	bne.n	80066b2 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80066a8:	f000 f828 	bl	80066fc <HAL_RCC_CSSCallback>
    
    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80066ac:	4b03      	ldr	r3, [pc, #12]	; (80066bc <HAL_RCC_NMI_IRQHandler+0x24>)
 80066ae:	2280      	movs	r2, #128	; 0x80
 80066b0:	701a      	strb	r2, [r3, #0]
  }
}
 80066b2:	bf00      	nop
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	40021000 	.word	0x40021000
 80066bc:	4002100a 	.word	0x4002100a

080066c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80066c8:	4b0a      	ldr	r3, [pc, #40]	; (80066f4 <RCC_Delay+0x34>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a0a      	ldr	r2, [pc, #40]	; (80066f8 <RCC_Delay+0x38>)
 80066ce:	fba2 2303 	umull	r2, r3, r2, r3
 80066d2:	0a5b      	lsrs	r3, r3, #9
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	fb02 f303 	mul.w	r3, r2, r3
 80066da:	60fb      	str	r3, [r7, #12]
 80066dc:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	1e5a      	subs	r2, r3, #1
 80066e2:	60fa      	str	r2, [r7, #12]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d1f9      	bne.n	80066dc <RCC_Delay+0x1c>
}
 80066e8:	bf00      	nop
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bc80      	pop	{r7}
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	20000010 	.word	0x20000010
 80066f8:	10624dd3 	.word	0x10624dd3

080066fc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80066fc:	b480      	push	{r7}
 80066fe:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */ 
}
 8006700:	bf00      	nop
 8006702:	46bd      	mov	sp, r7
 8006704:	bc80      	pop	{r7}
 8006706:	4770      	bx	lr

08006708 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b088      	sub	sp, #32
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006710:	2300      	movs	r3, #0
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	2300      	movs	r3, #0
 8006716:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8006718:	2300      	movs	r3, #0
 800671a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0301 	and.w	r3, r3, #1
 8006724:	2b00      	cmp	r3, #0
 8006726:	d07d      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006728:	2300      	movs	r3, #0
 800672a:	76fb      	strb	r3, [r7, #27]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800672c:	4b8b      	ldr	r3, [pc, #556]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800672e:	69db      	ldr	r3, [r3, #28]
 8006730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10d      	bne.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006738:	4a88      	ldr	r2, [pc, #544]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800673a:	4b88      	ldr	r3, [pc, #544]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800673c:	69db      	ldr	r3, [r3, #28]
 800673e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006742:	61d3      	str	r3, [r2, #28]
 8006744:	4b85      	ldr	r3, [pc, #532]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006746:	69db      	ldr	r3, [r3, #28]
 8006748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006750:	2301      	movs	r3, #1
 8006752:	76fb      	strb	r3, [r7, #27]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006754:	4b82      	ldr	r3, [pc, #520]	; (8006960 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800675c:	2b00      	cmp	r3, #0
 800675e:	d118      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006760:	4a7f      	ldr	r2, [pc, #508]	; (8006960 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006762:	4b7f      	ldr	r3, [pc, #508]	; (8006960 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800676a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800676c:	f7f9 fdc6 	bl	80002fc <HAL_GetTick>
 8006770:	6178      	str	r0, [r7, #20]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006772:	e008      	b.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006774:	f7f9 fdc2 	bl	80002fc <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b64      	cmp	r3, #100	; 0x64
 8006780:	d901      	bls.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e0e5      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006786:	4b76      	ldr	r3, [pc, #472]	; (8006960 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0f0      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006792:	4b72      	ldr	r3, [pc, #456]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800679a:	613b      	str	r3, [r7, #16]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d02e      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d027      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80067b0:	4b6a      	ldr	r3, [pc, #424]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067b8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067ba:	4b6a      	ldr	r3, [pc, #424]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067bc:	2201      	movs	r2, #1
 80067be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067c0:	4b68      	ldr	r3, [pc, #416]	; (8006964 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80067c6:	4a65      	ldr	r2, [pc, #404]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d014      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d6:	f7f9 fd91 	bl	80002fc <HAL_GetTick>
 80067da:	6178      	str	r0, [r7, #20]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067dc:	e00a      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067de:	f7f9 fd8d 	bl	80002fc <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e0ae      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f4:	4b59      	ldr	r3, [pc, #356]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d0ee      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006800:	4956      	ldr	r1, [pc, #344]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006802:	4b56      	ldr	r3, [pc, #344]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	4313      	orrs	r3, r2
 8006810:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006812:	7efb      	ldrb	r3, [r7, #27]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d105      	bne.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006818:	4a50      	ldr	r2, [pc, #320]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800681a:	4b50      	ldr	r3, [pc, #320]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006822:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d008      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006830:	494a      	ldr	r1, [pc, #296]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006832:	4b4a      	ldr	r3, [pc, #296]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	4313      	orrs	r3, r2
 8006840:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0304 	and.w	r3, r3, #4
 800684a:	2b00      	cmp	r3, #0
 800684c:	d008      	beq.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800684e:	4943      	ldr	r1, [pc, #268]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006850:	4b42      	ldr	r3, [pc, #264]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006854:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	4313      	orrs	r3, r2
 800685e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b00      	cmp	r3, #0
 800686a:	d008      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
    
    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 800686c:	493b      	ldr	r1, [pc, #236]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800686e:	4b3b      	ldr	r3, [pc, #236]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006872:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	691b      	ldr	r3, [r3, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/ 
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800687e:	4b37      	ldr	r3, [pc, #220]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006886:	2b00      	cmp	r3, #0
 8006888:	d105      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800688a:	4b34      	ldr	r3, [pc, #208]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800688c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800688e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8006896:	2301      	movs	r3, #1
 8006898:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800689a:	69fb      	ldr	r3, [r7, #28]
 800689c:	2b01      	cmp	r3, #1
 800689e:	d148      	bne.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80068a0:	4b2e      	ldr	r3, [pc, #184]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d138      	bne.n	800691e <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 80068ac:	4b2b      	ldr	r3, [pc, #172]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d009      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 80068b8:	4b28      	ldr	r3, [pc, #160]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d001      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e042      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 80068cc:	4923      	ldr	r1, [pc, #140]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068ce:	4b23      	ldr	r3, [pc, #140]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	4313      	orrs	r3, r2
 80068dc:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 80068de:	491f      	ldr	r1, [pc, #124]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068e0:	4b1e      	ldr	r3, [pc, #120]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80068e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e4:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	62cb      	str	r3, [r1, #44]	; 0x2c
      
      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 80068f0:	4b1d      	ldr	r3, [pc, #116]	; (8006968 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80068f2:	2201      	movs	r2, #1
 80068f4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f6:	f7f9 fd01 	bl	80002fc <HAL_GetTick>
 80068fa:	6178      	str	r0, [r7, #20]
      
      /* Wait till PLLI2S is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80068fc:	e008      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80068fe:	f7f9 fcfd 	bl	80002fc <HAL_GetTick>
 8006902:	4602      	mov	r2, r0
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	2b64      	cmp	r3, #100	; 0x64
 800690a:	d901      	bls.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e020      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006910:	4b12      	ldr	r3, [pc, #72]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d0f0      	beq.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800691c:	e009      	b.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 800691e:	4b0f      	ldr	r3, [pc, #60]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006922:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	695b      	ldr	r3, [r3, #20]
 800692a:	429a      	cmp	r2, r3
 800692c:	d001      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
          return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e00f      	b.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0310 	and.w	r3, r3, #16
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800693e:	4907      	ldr	r1, [pc, #28]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006940:	4b06      	ldr	r3, [pc, #24]	; (800695c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	69db      	ldr	r3, [r3, #28]
 800694c:	4313      	orrs	r3, r2
 800694e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop
 800695c:	40021000 	.word	0x40021000
 8006960:	40007000 	.word	0x40007000
 8006964:	42420440 	.word	0x42420440
 8006968:	42420070 	.word	0x42420070

0800696c <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that 
  *         returns the configuration information for the Extended Peripherals clocks(RTC, I2S, ADC clocks).
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t srcclk = 0U;
 8006974:	2300      	movs	r3, #0
 8006976:	60fb      	str	r3, [r7, #12]
  
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	601a      	str	r2, [r3, #0]

  /* Get the RTC configuration -----------------------------------------------*/
  srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800697e:	4b1e      	ldr	r3, [pc, #120]	; (80069f8 <HAL_RCCEx_GetPeriphCLKConfig+0x8c>)
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006986:	60fb      	str	r3, [r7, #12]
  /* Source clock is LSE or LSI*/
  PeriphClkInit->RTCClockSelection = srcclk;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	605a      	str	r2, [r3, #4]

  /* Get the ADC clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f043 0202 	orr.w	r2, r3, #2
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	601a      	str	r2, [r3, #0]
  PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 800699a:	4b17      	ldr	r3, [pc, #92]	; (80069f8 <HAL_RCCEx_GetPeriphCLKConfig+0x8c>)
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	609a      	str	r2, [r3, #8]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the I2S2 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f043 0204 	orr.w	r2, r3, #4
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	601a      	str	r2, [r3, #0]
  PeriphClkInit->I2s2ClockSelection = __HAL_RCC_GET_I2S2_SOURCE();
 80069b2:	4b11      	ldr	r3, [pc, #68]	; (80069f8 <HAL_RCCEx_GetPeriphCLKConfig+0x8c>)
 80069b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	60da      	str	r2, [r3, #12]

  /* Get the I2S3 clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f043 0208 	orr.w	r2, r3, #8
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	601a      	str	r2, [r3, #0]
  PeriphClkInit->I2s3ClockSelection = __HAL_RCC_GET_I2S3_SOURCE();
 80069ca:	4b0b      	ldr	r3, [pc, #44]	; (80069f8 <HAL_RCCEx_GetPeriphCLKConfig+0x8c>)
 80069cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ce:	f403 2280 	and.w	r2, r3, #262144	; 0x40000
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	611a      	str	r2, [r3, #16]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /* Get the USB clock configuration -----------------------------------------*/
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f043 0210 	orr.w	r2, r3, #16
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	601a      	str	r2, [r3, #0]
  PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 80069e2:	4b05      	ldr	r3, [pc, #20]	; (80069f8 <HAL_RCCEx_GetPeriphCLKConfig+0x8c>)
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	61da      	str	r2, [r3, #28]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
}
 80069ee:	bf00      	nop
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr
 80069f8:	40021000 	.word	0x40021000

080069fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80069fc:	b590      	push	{r4, r7, lr}
 80069fe:	b093      	sub	sp, #76	; 0x4c
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8006a04:	4ba9      	ldr	r3, [pc, #676]	; (8006cac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8006a06:	f107 0418 	add.w	r4, r7, #24
 8006a0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a0c:	c407      	stmia	r4!, {r0, r1, r2}
 8006a0e:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8006a10:	4ba7      	ldr	r3, [pc, #668]	; (8006cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006a12:	f107 0408 	add.w	r4, r7, #8
 8006a16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006a18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006a20:	2300      	movs	r3, #0
 8006a22:	647b      	str	r3, [r7, #68]	; 0x44
 8006a24:	2300      	movs	r3, #0
 8006a26:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	633b      	str	r3, [r7, #48]	; 0x30
 8006a30:	2300      	movs	r3, #0
 8006a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006a34:	2300      	movs	r3, #0
 8006a36:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a38:	2300      	movs	r3, #0
 8006a3a:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	2b0f      	cmp	r3, #15
 8006a42:	f200 8127 	bhi.w	8006c94 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
 8006a46:	a201      	add	r2, pc, #4	; (adr r2, 8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006c0d 	.word	0x08006c0d
 8006a50:	08006c79 	.word	0x08006c79
 8006a54:	08006c95 	.word	0x08006c95
 8006a58:	08006b6b 	.word	0x08006b6b
 8006a5c:	08006c95 	.word	0x08006c95
 8006a60:	08006c95 	.word	0x08006c95
 8006a64:	08006c95 	.word	0x08006c95
 8006a68:	08006bbd 	.word	0x08006bbd
 8006a6c:	08006c95 	.word	0x08006c95
 8006a70:	08006c95 	.word	0x08006c95
 8006a74:	08006c95 	.word	0x08006c95
 8006a78:	08006c95 	.word	0x08006c95
 8006a7c:	08006c95 	.word	0x08006c95
 8006a80:	08006c95 	.word	0x08006c95
 8006a84:	08006c95 	.word	0x08006c95
 8006a88:	08006a8d 	.word	0x08006a8d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006a8c:	4b89      	ldr	r3, [pc, #548]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	62bb      	str	r3, [r7, #40]	; 0x28
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8006a92:	4b88      	ldr	r3, [pc, #544]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 80fc 	beq.w	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa2:	0c9b      	lsrs	r3, r3, #18
 8006aa4:	f003 030f 	and.w	r3, r3, #15
 8006aa8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006aac:	4413      	add	r3, r2
 8006aae:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8006ab2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d03e      	beq.n	8006b3c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8006abe:	4b7d      	ldr	r3, [pc, #500]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac2:	f003 030f 	and.w	r3, r3, #15
 8006ac6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006aca:	4413      	add	r3, r2
 8006acc:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8006ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8006ad2:	4b78      	ldr	r3, [pc, #480]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d01c      	beq.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006ade:	4b75      	ldr	r3, [pc, #468]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae2:	091b      	lsrs	r3, r3, #4
 8006ae4:	f003 030f 	and.w	r3, r3, #15
 8006ae8:	3301      	adds	r3, #1
 8006aea:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8006aec:	4b71      	ldr	r3, [pc, #452]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af0:	0a1b      	lsrs	r3, r3, #8
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	3302      	adds	r3, #2
 8006af8:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 8006afa:	4a6f      	ldr	r2, [pc, #444]	; (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b04:	fb02 f203 	mul.w	r2, r2, r3
 8006b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b10:	fb02 f303 	mul.w	r3, r2, r3
 8006b14:	647b      	str	r3, [r7, #68]	; 0x44
 8006b16:	e007      	b.n	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006b18:	4a67      	ldr	r2, [pc, #412]	; (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006b1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b22:	fb02 f303 	mul.w	r3, r2, r3
 8006b26:	647b      	str	r3, [r7, #68]	; 0x44
          }
          
          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006b28:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d108      	bne.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
              pllclk = pllclk / 2;
 8006b34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b36:	085b      	lsrs	r3, r3, #1
 8006b38:	647b      	str	r3, [r7, #68]	; 0x44
 8006b3a:	e004      	b.n	8006b46 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b3e:	4a5f      	ldr	r2, [pc, #380]	; (8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006b40:	fb02 f303 	mul.w	r3, r2, r3
 8006b44:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8006b46:	4b5b      	ldr	r3, [pc, #364]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b52:	d102      	bne.n	8006b5a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */ 
          frequency = pllclk;
 8006b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b56:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006b58:	e09e      	b.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          frequency = (2 * pllclk) / 3;
 8006b5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b5c:	005b      	lsls	r3, r3, #1
 8006b5e:	4a58      	ldr	r2, [pc, #352]	; (8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006b60:	fba2 2303 	umull	r2, r3, r2, r3
 8006b64:	085b      	lsrs	r3, r3, #1
 8006b66:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8006b68:	e096      	b.n	8006c98 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8006b6a:	4b52      	ldr	r3, [pc, #328]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d103      	bne.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006b76:	f7ff fbf7 	bl	8006368 <HAL_RCC_GetSysClockFreq>
 8006b7a:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006b7c:	e08e      	b.n	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8006b7e:	4b4d      	ldr	r3, [pc, #308]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	f000 8088 	beq.w	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006b8c:	4b49      	ldr	r3, [pc, #292]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	091b      	lsrs	r3, r3, #4
 8006b92:	f003 030f 	and.w	r3, r3, #15
 8006b96:	3301      	adds	r3, #1
 8006b98:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8006b9a:	4b46      	ldr	r3, [pc, #280]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9e:	0b1b      	lsrs	r3, r3, #12
 8006ba0:	f003 030f 	and.w	r3, r3, #15
 8006ba4:	3302      	adds	r3, #2
 8006ba6:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8006ba8:	4a43      	ldr	r2, [pc, #268]	; (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bb2:	fb02 f303 	mul.w	r3, r2, r3
 8006bb6:	005b      	lsls	r3, r3, #1
 8006bb8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8006bba:	e06f      	b.n	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8006bbc:	4b3d      	ldr	r3, [pc, #244]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d103      	bne.n	8006bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006bc8:	f7ff fbce 	bl	8006368 <HAL_RCC_GetSysClockFreq>
 8006bcc:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006bce:	e067      	b.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8006bd0:	4b38      	ldr	r3, [pc, #224]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d061      	beq.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006bdc:	4b35      	ldr	r3, [pc, #212]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	091b      	lsrs	r3, r3, #4
 8006be2:	f003 030f 	and.w	r3, r3, #15
 8006be6:	3301      	adds	r3, #1
 8006be8:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8006bea:	4b32      	ldr	r3, [pc, #200]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bee:	0b1b      	lsrs	r3, r3, #12
 8006bf0:	f003 030f 	and.w	r3, r3, #15
 8006bf4:	3302      	adds	r3, #2
 8006bf6:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8006bf8:	4a2f      	ldr	r2, [pc, #188]	; (8006cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c02:	fb02 f303 	mul.w	r3, r2, r3
 8006c06:	005b      	lsls	r3, r3, #1
 8006c08:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8006c0a:	e049      	b.n	8006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006c0c:	4b29      	ldr	r3, [pc, #164]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006c0e:	6a1b      	ldr	r3, [r3, #32]
 8006c10:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c1c:	d108      	bne.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8006c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c20:	f003 0302 	and.w	r3, r3, #2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 8006c28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c2c:	643b      	str	r3, [r7, #64]	; 0x40
 8006c2e:	e022      	b.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c3a:	d109      	bne.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8006c3c:	4b1d      	ldr	r3, [pc, #116]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c40:	f003 0302 	and.w	r3, r3, #2
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d003      	beq.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 8006c48:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006c4c:	643b      	str	r3, [r7, #64]	; 0x40
 8006c4e:	e012      	b.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c5a:	d109      	bne.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8006c5c:	4b15      	ldr	r3, [pc, #84]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d003      	beq.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      {
        frequency = HSE_VALUE / 128U;
 8006c68:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006c6c:	643b      	str	r3, [r7, #64]	; 0x40
 8006c6e:	e002      	b.n	8006c76 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0U;
 8006c70:	2300      	movs	r3, #0
 8006c72:	643b      	str	r3, [r7, #64]	; 0x40
      }
      break;
 8006c74:	e015      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8006c76:	e014      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006c78:	f7ff fc28 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	4b0d      	ldr	r3, [pc, #52]	; (8006cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	0b9b      	lsrs	r3, r3, #14
 8006c84:	f003 0303 	and.w	r3, r3, #3
 8006c88:	3301      	adds	r3, #1
 8006c8a:	005b      	lsls	r3, r3, #1
 8006c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c90:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8006c92:	e006      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
    }
  default: 
    {
      break;
 8006c94:	bf00      	nop
 8006c96:	e004      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
      break;
 8006c98:	bf00      	nop
 8006c9a:	e002      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
      break;
 8006c9c:	bf00      	nop
 8006c9e:	e000      	b.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
      break;
 8006ca0:	bf00      	nop
    }
  }
  return(frequency);
 8006ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	374c      	adds	r7, #76	; 0x4c
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd90      	pop	{r4, r7, pc}
 8006cac:	08011840 	.word	0x08011840
 8006cb0:	08011850 	.word	0x08011850
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	007a1200 	.word	0x007a1200
 8006cbc:	003d0900 	.word	0x003d0900
 8006cc0:	aaaaaaab 	.word	0xaaaaaaab

08006cc4 <HAL_RCCEx_EnablePLLI2S>:
  *         contains the configuration information for the PLLI2S
  * @note   The PLLI2S configuration not modified if used by I2S2 or I2S3 Interface.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Check that PLL I2S has not been already enabled by I2S2 or I2S3*/
  if (HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S2SRC) && HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8006cd0:	4b30      	ldr	r3, [pc, #192]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d154      	bne.n	8006d86 <HAL_RCCEx_EnablePLLI2S+0xc2>
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d14e      	bne.n	8006d86 <HAL_RCCEx_EnablePLLI2S+0xc2>
    assert_param(IS_RCC_PLLI2S_MUL(PLLI2SInit->PLLI2SMUL));
    assert_param(IS_RCC_HSE_PREDIV2(PLLI2SInit->HSEPrediv2Value));

    /* Prediv2 can be written only when the PLL2 is disabled. */
    /* Return an error only if new value is different from the programmed value */
    if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8006ce8:	4b2a      	ldr	r3, [pc, #168]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d009      	beq.n	8006d08 <HAL_RCCEx_EnablePLLI2S+0x44>
      (__HAL_RCC_HSE_GET_PREDIV2() != PLLI2SInit->HSEPrediv2Value))
 8006cf4:	4b27      	ldr	r3, [pc, #156]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
    if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL2ON) && \
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d001      	beq.n	8006d08 <HAL_RCCEx_EnablePLLI2S+0x44>
    {
      return HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e041      	b.n	8006d8c <HAL_RCCEx_EnablePLLI2S+0xc8>
    }

    /* Disable the main PLLI2S. */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d08:	4b23      	ldr	r3, [pc, #140]	; (8006d98 <HAL_RCCEx_EnablePLLI2S+0xd4>)
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d0e:	f7f9 faf5 	bl	80002fc <HAL_GetTick>
 8006d12:	60f8      	str	r0, [r7, #12]
    
    /* Wait till PLLI2S is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d14:	e008      	b.n	8006d28 <HAL_RCCEx_EnablePLLI2S+0x64>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d16:	f7f9 faf1 	bl	80002fc <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b64      	cmp	r3, #100	; 0x64
 8006d22:	d901      	bls.n	8006d28 <HAL_RCCEx_EnablePLLI2S+0x64>
      {
        return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e031      	b.n	8006d8c <HAL_RCCEx_EnablePLLI2S+0xc8>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d28:	4b1a      	ldr	r3, [pc, #104]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f0      	bne.n	8006d16 <HAL_RCCEx_EnablePLLI2S+0x52>
      }
    }

    /* Configure the HSE prediv2 factor --------------------------------*/
    __HAL_RCC_HSE_PREDIV2_CONFIG(PLLI2SInit->HSEPrediv2Value);
 8006d34:	4917      	ldr	r1, [pc, #92]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d36:	4b17      	ldr	r3, [pc, #92]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	62cb      	str	r3, [r1, #44]	; 0x2c
    

    /* Configure the main PLLI2S multiplication factors. */
    __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SMUL);
 8006d46:	4913      	ldr	r1, [pc, #76]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d48:	4b12      	ldr	r3, [pc, #72]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d4c:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Enable the main PLLI2S. */
    __HAL_RCC_PLLI2S_ENABLE();
 8006d58:	4b0f      	ldr	r3, [pc, #60]	; (8006d98 <HAL_RCCEx_EnablePLLI2S+0xd4>)
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d5e:	f7f9 facd 	bl	80002fc <HAL_GetTick>
 8006d62:	60f8      	str	r0, [r7, #12]
    
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d64:	e008      	b.n	8006d78 <HAL_RCCEx_EnablePLLI2S+0xb4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006d66:	f7f9 fac9 	bl	80002fc <HAL_GetTick>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	1ad3      	subs	r3, r2, r3
 8006d70:	2b64      	cmp	r3, #100	; 0x64
 8006d72:	d901      	bls.n	8006d78 <HAL_RCCEx_EnablePLLI2S+0xb4>
      {
        return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e009      	b.n	8006d8c <HAL_RCCEx_EnablePLLI2S+0xc8>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006d78:	4b06      	ldr	r3, [pc, #24]	; (8006d94 <HAL_RCCEx_EnablePLLI2S+0xd0>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0f0      	beq.n	8006d66 <HAL_RCCEx_EnablePLLI2S+0xa2>
  if (HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S2SRC) && HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8006d84:	e001      	b.n	8006d8a <HAL_RCCEx_EnablePLLI2S+0xc6>
    }
  }
  else
  {
    /* PLLI2S cannot be modified as already used by I2S2 or I2S3 */
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e000      	b.n	8006d8c <HAL_RCCEx_EnablePLLI2S+0xc8>
  }

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3710      	adds	r7, #16
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40021000 	.word	0x40021000
 8006d98:	42420070 	.word	0x42420070

08006d9c <HAL_RCCEx_DisablePLLI2S>:
  * @brief  Disable PLLI2S
  * @note   PLLI2S is not disabled if used by I2S2 or I2S3 Interface.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006da2:	2300      	movs	r3, #0
 8006da4:	607b      	str	r3, [r7, #4]

  /* Disable PLL I2S as not requested by I2S2 or I2S3*/
  if (HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S2SRC) && HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8006da6:	4b15      	ldr	r3, [pc, #84]	; (8006dfc <HAL_RCCEx_DisablePLLI2S+0x60>)
 8006da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d11c      	bne.n	8006dec <HAL_RCCEx_DisablePLLI2S+0x50>
 8006db2:	4b12      	ldr	r3, [pc, #72]	; (8006dfc <HAL_RCCEx_DisablePLLI2S+0x60>)
 8006db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006db6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d116      	bne.n	8006dec <HAL_RCCEx_DisablePLLI2S+0x50>
  {
    /* Disable the main PLLI2S. */
    __HAL_RCC_PLLI2S_DISABLE();
 8006dbe:	4b10      	ldr	r3, [pc, #64]	; (8006e00 <HAL_RCCEx_DisablePLLI2S+0x64>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	601a      	str	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dc4:	f7f9 fa9a 	bl	80002fc <HAL_GetTick>
 8006dc8:	6078      	str	r0, [r7, #4]
    
    /* Wait till PLLI2S is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dca:	e008      	b.n	8006dde <HAL_RCCEx_DisablePLLI2S+0x42>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006dcc:	f7f9 fa96 	bl	80002fc <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b64      	cmp	r3, #100	; 0x64
 8006dd8:	d901      	bls.n	8006dde <HAL_RCCEx_DisablePLLI2S+0x42>
      {
        return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e009      	b.n	8006df2 <HAL_RCCEx_DisablePLLI2S+0x56>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006dde:	4b07      	ldr	r3, [pc, #28]	; (8006dfc <HAL_RCCEx_DisablePLLI2S+0x60>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1f0      	bne.n	8006dcc <HAL_RCCEx_DisablePLLI2S+0x30>
  if (HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S2SRC) && HAL_IS_BIT_CLR(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8006dea:	e001      	b.n	8006df0 <HAL_RCCEx_DisablePLLI2S+0x54>
    }
  }
  else
  {
    /* PLLI2S is currently used by I2S2 or I2S3. Cannot be disabled.*/
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e000      	b.n	8006df2 <HAL_RCCEx_DisablePLLI2S+0x56>
  }
  
  return HAL_OK;
 8006df0:	2300      	movs	r3, #0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40021000 	.word	0x40021000
 8006e00:	42420070 	.word	0x42420070

08006e04 <HAL_RCCEx_EnablePLL2>:
  *         contains the configuration information for the PLL2
  * @note   The PLL2 configuration not modified if used indirectly as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLL2(RCC_PLL2InitTypeDef  *PLL2Init)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b084      	sub	sp, #16
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	60fb      	str	r3, [r7, #12]

  /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
    clock (i.e. it is used as PLL clock entry that is used as system clock). */
  if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8006e10:	4b34      	ldr	r3, [pc, #208]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e1c:	d10e      	bne.n	8006e3c <HAL_RCCEx_EnablePLL2+0x38>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8006e1e:	4b31      	ldr	r3, [pc, #196]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8006e26:	2b08      	cmp	r3, #8
 8006e28:	d108      	bne.n	8006e3c <HAL_RCCEx_EnablePLL2+0x38>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8006e2a:	4b2e      	ldr	r3, [pc, #184]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8006e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e36:	d101      	bne.n	8006e3c <HAL_RCCEx_EnablePLL2+0x38>
  {
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e04e      	b.n	8006eda <HAL_RCCEx_EnablePLL2+0xd6>
    assert_param(IS_RCC_PLL2_MUL(PLL2Init->PLL2MUL));
    assert_param(IS_RCC_HSE_PREDIV2(PLL2Init->HSEPrediv2Value));

    /* Prediv2 can be written only when the PLLI2S is disabled. */
    /* Return an error only if new value is different from the programmed value */
    if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8006e3c:	4b29      	ldr	r3, [pc, #164]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d009      	beq.n	8006e5c <HAL_RCCEx_EnablePLL2+0x58>
      (__HAL_RCC_HSE_GET_PREDIV2() != PLL2Init->HSEPrediv2Value))
 8006e48:	4b26      	ldr	r3, [pc, #152]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d001      	beq.n	8006e5c <HAL_RCCEx_EnablePLL2+0x58>
    {
      return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e03e      	b.n	8006eda <HAL_RCCEx_EnablePLL2+0xd6>
    }

    /* Disable the main PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006e5c:	4b22      	ldr	r3, [pc, #136]	; (8006ee8 <HAL_RCCEx_EnablePLL2+0xe4>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e62:	f7f9 fa4b 	bl	80002fc <HAL_GetTick>
 8006e66:	60f8      	str	r0, [r7, #12]
    
    /* Wait till PLL2 is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8006e68:	e008      	b.n	8006e7c <HAL_RCCEx_EnablePLL2+0x78>
    {
      if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006e6a:	f7f9 fa47 	bl	80002fc <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b64      	cmp	r3, #100	; 0x64
 8006e76:	d901      	bls.n	8006e7c <HAL_RCCEx_EnablePLL2+0x78>
      {
        return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e02e      	b.n	8006eda <HAL_RCCEx_EnablePLL2+0xd6>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8006e7c:	4b19      	ldr	r3, [pc, #100]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1f0      	bne.n	8006e6a <HAL_RCCEx_EnablePLL2+0x66>
      }
    }
    
    /* Configure the HSE prediv2 factor --------------------------------*/
    __HAL_RCC_HSE_PREDIV2_CONFIG(PLL2Init->HSEPrediv2Value);
 8006e88:	4916      	ldr	r1, [pc, #88]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e8a:	4b16      	ldr	r3, [pc, #88]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Configure the main PLL2 multiplication factors. */
    __HAL_RCC_PLL2_CONFIG(PLL2Init->PLL2MUL);
 8006e9a:	4912      	ldr	r1, [pc, #72]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e9c:	4b11      	ldr	r3, [pc, #68]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea0:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Enable the main PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006eac:	4b0e      	ldr	r3, [pc, #56]	; (8006ee8 <HAL_RCCEx_EnablePLL2+0xe4>)
 8006eae:	2201      	movs	r2, #1
 8006eb0:	601a      	str	r2, [r3, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eb2:	f7f9 fa23 	bl	80002fc <HAL_GetTick>
 8006eb6:	60f8      	str	r0, [r7, #12]
    
    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8006eb8:	e008      	b.n	8006ecc <HAL_RCCEx_EnablePLL2+0xc8>
    {
      if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006eba:	f7f9 fa1f 	bl	80002fc <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b64      	cmp	r3, #100	; 0x64
 8006ec6:	d901      	bls.n	8006ecc <HAL_RCCEx_EnablePLL2+0xc8>
      {
        return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e006      	b.n	8006eda <HAL_RCCEx_EnablePLL2+0xd6>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8006ecc:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <HAL_RCCEx_EnablePLL2+0xe0>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0f0      	beq.n	8006eba <HAL_RCCEx_EnablePLL2+0xb6>
      }
    }
  }

  return HAL_OK;
 8006ed8:	2300      	movs	r3, #0
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	40021000 	.word	0x40021000
 8006ee8:	42420068 	.word	0x42420068

08006eec <HAL_RCCEx_DisablePLL2>:
  * @brief  Disable PLL2
  * @note   PLL2 is not disabled if used indirectly as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLL2(void)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	607b      	str	r3, [r7, #4]

  /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
    clock (i.e. it is used as PLL clock entry that is used as system clock). */
  if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8006ef6:	4b18      	ldr	r3, [pc, #96]	; (8006f58 <HAL_RCCEx_DisablePLL2+0x6c>)
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006efe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f02:	d10e      	bne.n	8006f22 <HAL_RCCEx_DisablePLL2+0x36>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8006f04:	4b14      	ldr	r3, [pc, #80]	; (8006f58 <HAL_RCCEx_DisablePLL2+0x6c>)
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8006f0c:	2b08      	cmp	r3, #8
 8006f0e:	d108      	bne.n	8006f22 <HAL_RCCEx_DisablePLL2+0x36>
        ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8006f10:	4b11      	ldr	r3, [pc, #68]	; (8006f58 <HAL_RCCEx_DisablePLL2+0x6c>)
 8006f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8006f18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f1c:	d101      	bne.n	8006f22 <HAL_RCCEx_DisablePLL2+0x36>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e016      	b.n	8006f50 <HAL_RCCEx_DisablePLL2+0x64>
  }
  else
  {
    /* Disable the main PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006f22:	4b0e      	ldr	r3, [pc, #56]	; (8006f5c <HAL_RCCEx_DisablePLL2+0x70>)
 8006f24:	2200      	movs	r2, #0
 8006f26:	601a      	str	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f28:	f7f9 f9e8 	bl	80002fc <HAL_GetTick>
 8006f2c:	6078      	str	r0, [r7, #4]
    
    /* Wait till PLL2 is disabled */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8006f2e:	e008      	b.n	8006f42 <HAL_RCCEx_DisablePLL2+0x56>
    {
      if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006f30:	f7f9 f9e4 	bl	80002fc <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	2b64      	cmp	r3, #100	; 0x64
 8006f3c:	d901      	bls.n	8006f42 <HAL_RCCEx_DisablePLL2+0x56>
      {
        return HAL_TIMEOUT;
 8006f3e:	2303      	movs	r3, #3
 8006f40:	e006      	b.n	8006f50 <HAL_RCCEx_DisablePLL2+0x64>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8006f42:	4b05      	ldr	r3, [pc, #20]	; (8006f58 <HAL_RCCEx_DisablePLL2+0x6c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d1f0      	bne.n	8006f30 <HAL_RCCEx_DisablePLL2+0x44>
      }
    }
  }

  return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	42420068 	.word	0x42420068

08006f60 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d101      	bne.n	8006f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e01d      	b.n	8006fae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d106      	bne.n	8006f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f009 fd2c 	bl	80109e4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2202      	movs	r2, #2
 8006f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3304      	adds	r3, #4
 8006f9c:	4619      	mov	r1, r3
 8006f9e:	4610      	mov	r0, r2
 8006fa0:	f003 f949 	bl	800a236 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral 
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b082      	sub	sp, #8
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2202      	movs	r2, #2
 8006fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	6a1a      	ldr	r2, [r3, #32]
 8006fcc:	f241 1311 	movw	r3, #4369	; 0x1111
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10f      	bne.n	8006ff6 <HAL_TIM_Base_DeInit+0x40>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6a1a      	ldr	r2, [r3, #32]
 8006fdc:	f240 4344 	movw	r3, #1092	; 0x444
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d107      	bne.n	8006ff6 <HAL_TIM_Base_DeInit+0x40>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	6812      	ldr	r2, [r2, #0]
 8006fee:	6812      	ldr	r2, [r2, #0]
 8006ff0:	f022 0201 	bic.w	r2, r2, #1
 8006ff4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f009 fd44 	bl	8010a84 <HAL_TIM_Base_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3708      	adds	r7, #8
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800701e:	bf00      	nop
 8007020:	370c      	adds	r7, #12
 8007022:	46bd      	mov	sp, r7
 8007024:	bc80      	pop	{r7}
 8007026:	4770      	bx	lr
  * @brief  DeInitializes TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
{
 8007028:	b480      	push	{r7}
 800702a:	b083      	sub	sp, #12
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspDeInit could be implemented in the user file
   */
}
 8007030:	bf00      	nop
 8007032:	370c      	adds	r7, #12
 8007034:	46bd      	mov	sp, r7
 8007036:	bc80      	pop	{r7}
 8007038:	4770      	bx	lr

0800703a <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800703a:	b480      	push	{r7}
 800703c:	b083      	sub	sp, #12
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2202      	movs	r2, #2
 8007046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6812      	ldr	r2, [r2, #0]
 8007052:	6812      	ldr	r2, [r2, #0]
 8007054:	f042 0201 	orr.w	r2, r2, #1
 8007058:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	bc80      	pop	{r7}
 800706c:	4770      	bx	lr

0800706e <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800706e:	b480      	push	{r7}
 8007070:	b083      	sub	sp, #12
 8007072:	af00      	add	r7, sp, #0
 8007074:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2202      	movs	r2, #2
 800707a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6a1a      	ldr	r2, [r3, #32]
 8007084:	f241 1311 	movw	r3, #4369	; 0x1111
 8007088:	4013      	ands	r3, r2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10f      	bne.n	80070ae <HAL_TIM_Base_Stop+0x40>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6a1a      	ldr	r2, [r3, #32]
 8007094:	f240 4344 	movw	r3, #1092	; 0x444
 8007098:	4013      	ands	r3, r2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d107      	bne.n	80070ae <HAL_TIM_Base_Stop+0x40>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	6812      	ldr	r2, [r2, #0]
 80070a6:	6812      	ldr	r2, [r2, #0]
 80070a8:	f022 0201 	bic.w	r2, r2, #1
 80070ac:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	bc80      	pop	{r7}
 80070c0:	4770      	bx	lr

080070c2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070c2:	b480      	push	{r7}
 80070c4:	b083      	sub	sp, #12
 80070c6:	af00      	add	r7, sp, #0
 80070c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	6812      	ldr	r2, [r2, #0]
 80070d2:	68d2      	ldr	r2, [r2, #12]
 80070d4:	f042 0201 	orr.w	r2, r2, #1
 80070d8:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6812      	ldr	r2, [r2, #0]
 80070e2:	6812      	ldr	r2, [r2, #0]
 80070e4:	f042 0201 	orr.w	r2, r2, #1
 80070e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bc80      	pop	{r7}
 80070f4:	4770      	bx	lr

080070f6 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b083      	sub	sp, #12
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	6812      	ldr	r2, [r2, #0]
 8007106:	68d2      	ldr	r2, [r2, #12]
 8007108:	f022 0201 	bic.w	r2, r2, #1
 800710c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6a1a      	ldr	r2, [r3, #32]
 8007114:	f241 1311 	movw	r3, #4369	; 0x1111
 8007118:	4013      	ands	r3, r2
 800711a:	2b00      	cmp	r3, #0
 800711c:	d10f      	bne.n	800713e <HAL_TIM_Base_Stop_IT+0x48>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6a1a      	ldr	r2, [r3, #32]
 8007124:	f240 4344 	movw	r3, #1092	; 0x444
 8007128:	4013      	ands	r3, r2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d107      	bne.n	800713e <HAL_TIM_Base_Stop_IT+0x48>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	6812      	ldr	r2, [r2, #0]
 8007136:	6812      	ldr	r2, [r2, #0]
 8007138:	f022 0201 	bic.w	r2, r2, #1
 800713c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800713e:	2300      	movs	r3, #0
}
 8007140:	4618      	mov	r0, r3
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	bc80      	pop	{r7}
 8007148:	4770      	bx	lr

0800714a <HAL_TIM_Base_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to peripheral.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b084      	sub	sp, #16
 800714e:	af00      	add	r7, sp, #0
 8007150:	60f8      	str	r0, [r7, #12]
 8007152:	60b9      	str	r1, [r7, #8]
 8007154:	4613      	mov	r3, r2
 8007156:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715e:	b2db      	uxtb	r3, r3
 8007160:	2b02      	cmp	r3, #2
 8007162:	d101      	bne.n	8007168 <HAL_TIM_Base_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8007164:	2302      	movs	r3, #2
 8007166:	e034      	b.n	80071d2 <HAL_TIM_Base_Start_DMA+0x88>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800716e:	b2db      	uxtb	r3, r3
 8007170:	2b01      	cmp	r3, #1
 8007172:	d10b      	bne.n	800718c <HAL_TIM_Base_Start_DMA+0x42>
  {
    if((pData == 0U) && (Length > 0U))
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d104      	bne.n	8007184 <HAL_TIM_Base_Start_DMA+0x3a>
 800717a:	88fb      	ldrh	r3, [r7, #6]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d001      	beq.n	8007184 <HAL_TIM_Base_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8007180:	2301      	movs	r3, #1
 8007182:	e026      	b.n	80071d2 <HAL_TIM_Base_Start_DMA+0x88>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  /* Set the DMA Period elapsed callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a1b      	ldr	r3, [r3, #32]
 8007190:	4a12      	ldr	r2, [pc, #72]	; (80071dc <HAL_TIM_Base_Start_DMA+0x92>)
 8007192:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6a1b      	ldr	r3, [r3, #32]
 8007198:	4a11      	ldr	r2, [pc, #68]	; (80071e0 <HAL_TIM_Base_Start_DMA+0x96>)
 800719a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Enable the DMA channel */
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6a18      	ldr	r0, [r3, #32]
 80071a0:	68b9      	ldr	r1, [r7, #8]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	332c      	adds	r3, #44	; 0x2c
 80071a8:	461a      	mov	r2, r3
 80071aa:	88fb      	ldrh	r3, [r7, #6]
 80071ac:	f7fd f8ba 	bl	8004324 <HAL_DMA_Start_IT>

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	68fa      	ldr	r2, [r7, #12]
 80071b6:	6812      	ldr	r2, [r2, #0]
 80071b8:	68d2      	ldr	r2, [r2, #12]
 80071ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	6812      	ldr	r2, [r2, #0]
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	f042 0201 	orr.w	r2, r2, #1
 80071ce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3710      	adds	r7, #16
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	0800a1ef 	.word	0x0800a1ef
 80071e0:	0800a0eb 	.word	0x0800a0eb

080071e4 <HAL_TIM_Base_Stop_DMA>:
  * @brief  Stops the TIM Base generation in DMA mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	687a      	ldr	r2, [r7, #4]
 80071f2:	6812      	ldr	r2, [r2, #0]
 80071f4:	68d2      	ldr	r2, [r2, #12]
 80071f6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071fa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	6a1a      	ldr	r2, [r3, #32]
 8007202:	f241 1311 	movw	r3, #4369	; 0x1111
 8007206:	4013      	ands	r3, r2
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10f      	bne.n	800722c <HAL_TIM_Base_Stop_DMA+0x48>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6a1a      	ldr	r2, [r3, #32]
 8007212:	f240 4344 	movw	r3, #1092	; 0x444
 8007216:	4013      	ands	r3, r2
 8007218:	2b00      	cmp	r3, #0
 800721a:	d107      	bne.n	800722c <HAL_TIM_Base_Stop_DMA+0x48>
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	687a      	ldr	r2, [r7, #4]
 8007222:	6812      	ldr	r2, [r2, #0]
 8007224:	6812      	ldr	r2, [r2, #0]
 8007226:	f022 0201 	bic.w	r2, r2, #1
 800722a:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	370c      	adds	r7, #12
 800723a:	46bd      	mov	sp, r7
 800723c:	bc80      	pop	{r7}
 800723e:	4770      	bx	lr

08007240 <HAL_TIM_OC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e01d      	b.n	800728e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007258:	b2db      	uxtb	r3, r3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d106      	bne.n	800726c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f845 	bl	80072f6 <HAL_TIM_OC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	3304      	adds	r3, #4
 800727c:	4619      	mov	r1, r3
 800727e:	4610      	mov	r0, r2
 8007280:	f002 ffd9 	bl	800a236 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral 
  * @param  htim : TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 8007296:	b580      	push	{r7, lr}
 8007298:	b082      	sub	sp, #8
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   htim->State = HAL_TIM_STATE_BUSY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2202      	movs	r2, #2
 80072a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6a1a      	ldr	r2, [r3, #32]
 80072ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80072b0:	4013      	ands	r3, r2
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10f      	bne.n	80072d6 <HAL_TIM_OC_DeInit+0x40>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	6a1a      	ldr	r2, [r3, #32]
 80072bc:	f240 4344 	movw	r3, #1092	; 0x444
 80072c0:	4013      	ands	r3, r2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d107      	bne.n	80072d6 <HAL_TIM_OC_DeInit+0x40>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	6812      	ldr	r2, [r2, #0]
 80072ce:	6812      	ldr	r2, [r2, #0]
 80072d0:	f022 0201 	bic.w	r2, r2, #1
 80072d4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f816 	bl	8007308 <HAL_TIM_OC_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3708      	adds	r7, #8
 80072f2:	46bd      	mov	sp, r7
 80072f4:	bd80      	pop	{r7, pc}

080072f6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80072f6:	b480      	push	{r7}
 80072f8:	b083      	sub	sp, #12
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80072fe:	bf00      	nop
 8007300:	370c      	adds	r7, #12
 8007302:	46bd      	mov	sp, r7
 8007304:	bc80      	pop	{r7}
 8007306:	4770      	bx	lr

08007308 <HAL_TIM_OC_MspDeInit>:
  * @brief  DeInitializes TIM Output Compare MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspDeInit could be implemented in the user file
   */
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	bc80      	pop	{r7}
 8007318:	4770      	bx	lr

0800731a <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800731a:	b580      	push	{r7, lr}
 800731c:	b082      	sub	sp, #8
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
 8007322:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2201      	movs	r2, #1
 800732a:	6839      	ldr	r1, [r7, #0]
 800732c:	4618      	mov	r0, r3
 800732e:	f003 fbe7 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a0c      	ldr	r2, [pc, #48]	; (8007368 <HAL_TIM_OC_Start+0x4e>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d107      	bne.n	800734c <HAL_TIM_OC_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	687a      	ldr	r2, [r7, #4]
 8007342:	6812      	ldr	r2, [r2, #0]
 8007344:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007346:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800734a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	6812      	ldr	r2, [r2, #0]
 8007354:	6812      	ldr	r2, [r2, #0]
 8007356:	f042 0201 	orr.w	r2, r2, #1
 800735a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3708      	adds	r7, #8
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	40012c00 	.word	0x40012c00

0800736c <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b082      	sub	sp, #8
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2200      	movs	r2, #0
 800737c:	6839      	ldr	r1, [r7, #0]
 800737e:	4618      	mov	r0, r3
 8007380:	f003 fbbe 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a1b      	ldr	r2, [pc, #108]	; (80073f8 <HAL_TIM_OC_Stop+0x8c>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d117      	bne.n	80073be <HAL_TIM_OC_Stop+0x52>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	6a1a      	ldr	r2, [r3, #32]
 8007394:	f241 1311 	movw	r3, #4369	; 0x1111
 8007398:	4013      	ands	r3, r2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d10f      	bne.n	80073be <HAL_TIM_OC_Stop+0x52>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6a1a      	ldr	r2, [r3, #32]
 80073a4:	f240 4344 	movw	r3, #1092	; 0x444
 80073a8:	4013      	ands	r3, r2
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d107      	bne.n	80073be <HAL_TIM_OC_Stop+0x52>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	6812      	ldr	r2, [r2, #0]
 80073b6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80073b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	6a1a      	ldr	r2, [r3, #32]
 80073c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80073c8:	4013      	ands	r3, r2
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10f      	bne.n	80073ee <HAL_TIM_OC_Stop+0x82>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	6a1a      	ldr	r2, [r3, #32]
 80073d4:	f240 4344 	movw	r3, #1092	; 0x444
 80073d8:	4013      	ands	r3, r2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d107      	bne.n	80073ee <HAL_TIM_OC_Stop+0x82>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	6812      	ldr	r2, [r2, #0]
 80073e6:	6812      	ldr	r2, [r2, #0]
 80073e8:	f022 0201 	bic.w	r2, r2, #1
 80073ec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3708      	adds	r7, #8
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	40012c00 	.word	0x40012c00

080073fc <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	2b0c      	cmp	r3, #12
 800740a:	d841      	bhi.n	8007490 <HAL_TIM_OC_Start_IT+0x94>
 800740c:	a201      	add	r2, pc, #4	; (adr r2, 8007414 <HAL_TIM_OC_Start_IT+0x18>)
 800740e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007412:	bf00      	nop
 8007414:	08007449 	.word	0x08007449
 8007418:	08007491 	.word	0x08007491
 800741c:	08007491 	.word	0x08007491
 8007420:	08007491 	.word	0x08007491
 8007424:	0800745b 	.word	0x0800745b
 8007428:	08007491 	.word	0x08007491
 800742c:	08007491 	.word	0x08007491
 8007430:	08007491 	.word	0x08007491
 8007434:	0800746d 	.word	0x0800746d
 8007438:	08007491 	.word	0x08007491
 800743c:	08007491 	.word	0x08007491
 8007440:	08007491 	.word	0x08007491
 8007444:	0800747f 	.word	0x0800747f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	6812      	ldr	r2, [r2, #0]
 8007450:	68d2      	ldr	r2, [r2, #12]
 8007452:	f042 0202 	orr.w	r2, r2, #2
 8007456:	60da      	str	r2, [r3, #12]
    }
    break;
 8007458:	e01b      	b.n	8007492 <HAL_TIM_OC_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	687a      	ldr	r2, [r7, #4]
 8007460:	6812      	ldr	r2, [r2, #0]
 8007462:	68d2      	ldr	r2, [r2, #12]
 8007464:	f042 0204 	orr.w	r2, r2, #4
 8007468:	60da      	str	r2, [r3, #12]
    }
    break;
 800746a:	e012      	b.n	8007492 <HAL_TIM_OC_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	6812      	ldr	r2, [r2, #0]
 8007474:	68d2      	ldr	r2, [r2, #12]
 8007476:	f042 0208 	orr.w	r2, r2, #8
 800747a:	60da      	str	r2, [r3, #12]
    }
    break;
 800747c:	e009      	b.n	8007492 <HAL_TIM_OC_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	6812      	ldr	r2, [r2, #0]
 8007486:	68d2      	ldr	r2, [r2, #12]
 8007488:	f042 0210 	orr.w	r2, r2, #16
 800748c:	60da      	str	r2, [r3, #12]
    }
    break;
 800748e:	e000      	b.n	8007492 <HAL_TIM_OC_Start_IT+0x96>

    default:
    break;
 8007490:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2201      	movs	r2, #1
 8007498:	6839      	ldr	r1, [r7, #0]
 800749a:	4618      	mov	r0, r3
 800749c:	f003 fb30 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a0b      	ldr	r2, [pc, #44]	; (80074d4 <HAL_TIM_OC_Start_IT+0xd8>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d107      	bne.n	80074ba <HAL_TIM_OC_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	6812      	ldr	r2, [r2, #0]
 80074b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80074b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80074b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	6812      	ldr	r2, [r2, #0]
 80074c2:	6812      	ldr	r2, [r2, #0]
 80074c4:	f042 0201 	orr.w	r2, r2, #1
 80074c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	40012c00 	.word	0x40012c00

080074d8 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b082      	sub	sp, #8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b0c      	cmp	r3, #12
 80074e6:	d841      	bhi.n	800756c <HAL_TIM_OC_Stop_IT+0x94>
 80074e8:	a201      	add	r2, pc, #4	; (adr r2, 80074f0 <HAL_TIM_OC_Stop_IT+0x18>)
 80074ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ee:	bf00      	nop
 80074f0:	08007525 	.word	0x08007525
 80074f4:	0800756d 	.word	0x0800756d
 80074f8:	0800756d 	.word	0x0800756d
 80074fc:	0800756d 	.word	0x0800756d
 8007500:	08007537 	.word	0x08007537
 8007504:	0800756d 	.word	0x0800756d
 8007508:	0800756d 	.word	0x0800756d
 800750c:	0800756d 	.word	0x0800756d
 8007510:	08007549 	.word	0x08007549
 8007514:	0800756d 	.word	0x0800756d
 8007518:	0800756d 	.word	0x0800756d
 800751c:	0800756d 	.word	0x0800756d
 8007520:	0800755b 	.word	0x0800755b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6812      	ldr	r2, [r2, #0]
 800752c:	68d2      	ldr	r2, [r2, #12]
 800752e:	f022 0202 	bic.w	r2, r2, #2
 8007532:	60da      	str	r2, [r3, #12]
    }
    break;
 8007534:	e01b      	b.n	800756e <HAL_TIM_OC_Stop_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	6812      	ldr	r2, [r2, #0]
 800753e:	68d2      	ldr	r2, [r2, #12]
 8007540:	f022 0204 	bic.w	r2, r2, #4
 8007544:	60da      	str	r2, [r3, #12]
    }
    break;
 8007546:	e012      	b.n	800756e <HAL_TIM_OC_Stop_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	6812      	ldr	r2, [r2, #0]
 8007550:	68d2      	ldr	r2, [r2, #12]
 8007552:	f022 0208 	bic.w	r2, r2, #8
 8007556:	60da      	str	r2, [r3, #12]
    }
    break;
 8007558:	e009      	b.n	800756e <HAL_TIM_OC_Stop_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	6812      	ldr	r2, [r2, #0]
 8007562:	68d2      	ldr	r2, [r2, #12]
 8007564:	f022 0210 	bic.w	r2, r2, #16
 8007568:	60da      	str	r2, [r3, #12]
    }
    break;
 800756a:	e000      	b.n	800756e <HAL_TIM_OC_Stop_IT+0x96>

    default:
    break;
 800756c:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2200      	movs	r2, #0
 8007574:	6839      	ldr	r1, [r7, #0]
 8007576:	4618      	mov	r0, r3
 8007578:	f003 fac2 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a1b      	ldr	r2, [pc, #108]	; (80075f0 <HAL_TIM_OC_Stop_IT+0x118>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d117      	bne.n	80075b6 <HAL_TIM_OC_Stop_IT+0xde>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6a1a      	ldr	r2, [r3, #32]
 800758c:	f241 1311 	movw	r3, #4369	; 0x1111
 8007590:	4013      	ands	r3, r2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10f      	bne.n	80075b6 <HAL_TIM_OC_Stop_IT+0xde>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	6a1a      	ldr	r2, [r3, #32]
 800759c:	f240 4344 	movw	r3, #1092	; 0x444
 80075a0:	4013      	ands	r3, r2
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d107      	bne.n	80075b6 <HAL_TIM_OC_Stop_IT+0xde>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	6812      	ldr	r2, [r2, #0]
 80075ae:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80075b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80075b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6a1a      	ldr	r2, [r3, #32]
 80075bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80075c0:	4013      	ands	r3, r2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10f      	bne.n	80075e6 <HAL_TIM_OC_Stop_IT+0x10e>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6a1a      	ldr	r2, [r3, #32]
 80075cc:	f240 4344 	movw	r3, #1092	; 0x444
 80075d0:	4013      	ands	r3, r2
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d107      	bne.n	80075e6 <HAL_TIM_OC_Stop_IT+0x10e>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	6812      	ldr	r2, [r2, #0]
 80075de:	6812      	ldr	r2, [r2, #0]
 80075e0:	f022 0201 	bic.w	r2, r2, #1
 80075e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80075e6:	2300      	movs	r3, #0
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	40012c00 	.word	0x40012c00

080075f4 <HAL_TIM_OC_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
 8007600:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d101      	bne.n	8007612 <HAL_TIM_OC_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800760e:	2302      	movs	r3, #2
 8007610:	e0bc      	b.n	800778c <HAL_TIM_OC_Start_DMA+0x198>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007618:	b2db      	uxtb	r3, r3
 800761a:	2b01      	cmp	r3, #1
 800761c:	d10b      	bne.n	8007636 <HAL_TIM_OC_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d104      	bne.n	800762e <HAL_TIM_OC_Start_DMA+0x3a>
 8007624:	887b      	ldrh	r3, [r7, #2]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <HAL_TIM_OC_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	e0ae      	b.n	800778c <HAL_TIM_OC_Start_DMA+0x198>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2202      	movs	r2, #2
 8007632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b0c      	cmp	r3, #12
 800763a:	f200 8089 	bhi.w	8007750 <HAL_TIM_OC_Start_DMA+0x15c>
 800763e:	a201      	add	r2, pc, #4	; (adr r2, 8007644 <HAL_TIM_OC_Start_DMA+0x50>)
 8007640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007644:	08007679 	.word	0x08007679
 8007648:	08007751 	.word	0x08007751
 800764c:	08007751 	.word	0x08007751
 8007650:	08007751 	.word	0x08007751
 8007654:	080076af 	.word	0x080076af
 8007658:	08007751 	.word	0x08007751
 800765c:	08007751 	.word	0x08007751
 8007660:	08007751 	.word	0x08007751
 8007664:	080076e5 	.word	0x080076e5
 8007668:	08007751 	.word	0x08007751
 800766c:	08007751 	.word	0x08007751
 8007670:	08007751 	.word	0x08007751
 8007674:	0800771b 	.word	0x0800771b
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	4a45      	ldr	r2, [pc, #276]	; (8007794 <HAL_TIM_OC_Start_DMA+0x1a0>)
 800767e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007684:	4a44      	ldr	r2, [pc, #272]	; (8007798 <HAL_TIM_OC_Start_DMA+0x1a4>)
 8007686:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3334      	adds	r3, #52	; 0x34
 8007694:	461a      	mov	r2, r3
 8007696:	887b      	ldrh	r3, [r7, #2]
 8007698:	f7fc fe44 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	6812      	ldr	r2, [r2, #0]
 80076a4:	68d2      	ldr	r2, [r2, #12]
 80076a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076aa:	60da      	str	r2, [r3, #12]
    }
    break;
 80076ac:	e051      	b.n	8007752 <HAL_TIM_OC_Start_DMA+0x15e>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b2:	4a38      	ldr	r2, [pc, #224]	; (8007794 <HAL_TIM_OC_Start_DMA+0x1a0>)
 80076b4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ba:	4a37      	ldr	r2, [pc, #220]	; (8007798 <HAL_TIM_OC_Start_DMA+0x1a4>)
 80076bc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80076c2:	6879      	ldr	r1, [r7, #4]
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	3338      	adds	r3, #56	; 0x38
 80076ca:	461a      	mov	r2, r3
 80076cc:	887b      	ldrh	r3, [r7, #2]
 80076ce:	f7fc fe29 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	6812      	ldr	r2, [r2, #0]
 80076da:	68d2      	ldr	r2, [r2, #12]
 80076dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076e0:	60da      	str	r2, [r3, #12]
    }
    break;
 80076e2:	e036      	b.n	8007752 <HAL_TIM_OC_Start_DMA+0x15e>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e8:	4a2a      	ldr	r2, [pc, #168]	; (8007794 <HAL_TIM_OC_Start_DMA+0x1a0>)
 80076ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076f0:	4a29      	ldr	r2, [pc, #164]	; (8007798 <HAL_TIM_OC_Start_DMA+0x1a4>)
 80076f2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	333c      	adds	r3, #60	; 0x3c
 8007700:	461a      	mov	r2, r3
 8007702:	887b      	ldrh	r3, [r7, #2]
 8007704:	f7fc fe0e 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68fa      	ldr	r2, [r7, #12]
 800770e:	6812      	ldr	r2, [r2, #0]
 8007710:	68d2      	ldr	r2, [r2, #12]
 8007712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007716:	60da      	str	r2, [r3, #12]
    }
    break;
 8007718:	e01b      	b.n	8007752 <HAL_TIM_OC_Start_DMA+0x15e>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800771e:	4a1d      	ldr	r2, [pc, #116]	; (8007794 <HAL_TIM_OC_Start_DMA+0x1a0>)
 8007720:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007726:	4a1c      	ldr	r2, [pc, #112]	; (8007798 <HAL_TIM_OC_Start_DMA+0x1a4>)
 8007728:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800772e:	6879      	ldr	r1, [r7, #4]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	3340      	adds	r3, #64	; 0x40
 8007736:	461a      	mov	r2, r3
 8007738:	887b      	ldrh	r3, [r7, #2]
 800773a:	f7fc fdf3 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	6812      	ldr	r2, [r2, #0]
 8007746:	68d2      	ldr	r2, [r2, #12]
 8007748:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800774c:	60da      	str	r2, [r3, #12]
    }
    break;
 800774e:	e000      	b.n	8007752 <HAL_TIM_OC_Start_DMA+0x15e>

    default:
    break;
 8007750:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2201      	movs	r2, #1
 8007758:	68b9      	ldr	r1, [r7, #8]
 800775a:	4618      	mov	r0, r3
 800775c:	f003 f9d0 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a0d      	ldr	r2, [pc, #52]	; (800779c <HAL_TIM_OC_Start_DMA+0x1a8>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d107      	bne.n	800777a <HAL_TIM_OC_Start_DMA+0x186>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	6812      	ldr	r2, [r2, #0]
 8007772:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007774:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007778:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	68fa      	ldr	r2, [r7, #12]
 8007780:	6812      	ldr	r2, [r2, #0]
 8007782:	6812      	ldr	r2, [r2, #0]
 8007784:	f042 0201 	orr.w	r2, r2, #1
 8007788:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3710      	adds	r7, #16
 8007790:	46bd      	mov	sp, r7
 8007792:	bd80      	pop	{r7, pc}
 8007794:	0800a10f 	.word	0x0800a10f
 8007798:	0800a0eb 	.word	0x0800a0eb
 800779c:	40012c00 	.word	0x40012c00

080077a0 <HAL_TIM_OC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b0c      	cmp	r3, #12
 80077ae:	d841      	bhi.n	8007834 <HAL_TIM_OC_Stop_DMA+0x94>
 80077b0:	a201      	add	r2, pc, #4	; (adr r2, 80077b8 <HAL_TIM_OC_Stop_DMA+0x18>)
 80077b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b6:	bf00      	nop
 80077b8:	080077ed 	.word	0x080077ed
 80077bc:	08007835 	.word	0x08007835
 80077c0:	08007835 	.word	0x08007835
 80077c4:	08007835 	.word	0x08007835
 80077c8:	080077ff 	.word	0x080077ff
 80077cc:	08007835 	.word	0x08007835
 80077d0:	08007835 	.word	0x08007835
 80077d4:	08007835 	.word	0x08007835
 80077d8:	08007811 	.word	0x08007811
 80077dc:	08007835 	.word	0x08007835
 80077e0:	08007835 	.word	0x08007835
 80077e4:	08007835 	.word	0x08007835
 80077e8:	08007823 	.word	0x08007823
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	6812      	ldr	r2, [r2, #0]
 80077f4:	68d2      	ldr	r2, [r2, #12]
 80077f6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80077fa:	60da      	str	r2, [r3, #12]
    }
    break;
 80077fc:	e01b      	b.n	8007836 <HAL_TIM_OC_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	6812      	ldr	r2, [r2, #0]
 8007806:	68d2      	ldr	r2, [r2, #12]
 8007808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800780c:	60da      	str	r2, [r3, #12]
    }
    break;
 800780e:	e012      	b.n	8007836 <HAL_TIM_OC_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	6812      	ldr	r2, [r2, #0]
 8007818:	68d2      	ldr	r2, [r2, #12]
 800781a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800781e:	60da      	str	r2, [r3, #12]
    }
    break;
 8007820:	e009      	b.n	8007836 <HAL_TIM_OC_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6812      	ldr	r2, [r2, #0]
 800782a:	68d2      	ldr	r2, [r2, #12]
 800782c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007830:	60da      	str	r2, [r3, #12]
    }
    break;
 8007832:	e000      	b.n	8007836 <HAL_TIM_OC_Stop_DMA+0x96>

    default:
    break;
 8007834:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2200      	movs	r2, #0
 800783c:	6839      	ldr	r1, [r7, #0]
 800783e:	4618      	mov	r0, r3
 8007840:	f003 f95e 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a1d      	ldr	r2, [pc, #116]	; (80078c0 <HAL_TIM_OC_Stop_DMA+0x120>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d117      	bne.n	800787e <HAL_TIM_OC_Stop_DMA+0xde>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	6a1a      	ldr	r2, [r3, #32]
 8007854:	f241 1311 	movw	r3, #4369	; 0x1111
 8007858:	4013      	ands	r3, r2
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10f      	bne.n	800787e <HAL_TIM_OC_Stop_DMA+0xde>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	6a1a      	ldr	r2, [r3, #32]
 8007864:	f240 4344 	movw	r3, #1092	; 0x444
 8007868:	4013      	ands	r3, r2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d107      	bne.n	800787e <HAL_TIM_OC_Stop_DMA+0xde>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6812      	ldr	r2, [r2, #0]
 8007876:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800787c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6a1a      	ldr	r2, [r3, #32]
 8007884:	f241 1311 	movw	r3, #4369	; 0x1111
 8007888:	4013      	ands	r3, r2
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10f      	bne.n	80078ae <HAL_TIM_OC_Stop_DMA+0x10e>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	6a1a      	ldr	r2, [r3, #32]
 8007894:	f240 4344 	movw	r3, #1092	; 0x444
 8007898:	4013      	ands	r3, r2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d107      	bne.n	80078ae <HAL_TIM_OC_Stop_DMA+0x10e>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	6812      	ldr	r2, [r2, #0]
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	f022 0201 	bic.w	r2, r2, #1
 80078ac:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3708      	adds	r7, #8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	40012c00 	.word	0x40012c00

080078c4 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d101      	bne.n	80078d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e01d      	b.n	8007912 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d106      	bne.n	80078f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f845 	bl	800797a <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2202      	movs	r2, #2
 80078f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	3304      	adds	r3, #4
 8007900:	4619      	mov	r1, r3
 8007902:	4610      	mov	r0, r2
 8007904:	f002 fc97 	bl	800a236 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007910:	2300      	movs	r3, #0
}
 8007912:	4618      	mov	r0, r3
 8007914:	3708      	adds	r7, #8
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}

0800791a <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral 
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b082      	sub	sp, #8
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2202      	movs	r2, #2
 8007926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6a1a      	ldr	r2, [r3, #32]
 8007930:	f241 1311 	movw	r3, #4369	; 0x1111
 8007934:	4013      	ands	r3, r2
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10f      	bne.n	800795a <HAL_TIM_PWM_DeInit+0x40>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	6a1a      	ldr	r2, [r3, #32]
 8007940:	f240 4344 	movw	r3, #1092	; 0x444
 8007944:	4013      	ands	r3, r2
 8007946:	2b00      	cmp	r3, #0
 8007948:	d107      	bne.n	800795a <HAL_TIM_PWM_DeInit+0x40>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	687a      	ldr	r2, [r7, #4]
 8007950:	6812      	ldr	r2, [r2, #0]
 8007952:	6812      	ldr	r2, [r2, #0]
 8007954:	f022 0201 	bic.w	r2, r2, #1
 8007958:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f000 f816 	bl	800798c <HAL_TIM_PWM_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3708      	adds	r7, #8
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800797a:	b480      	push	{r7}
 800797c:	b083      	sub	sp, #12
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007982:	bf00      	nop
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	bc80      	pop	{r7}
 800798a:	4770      	bx	lr

0800798c <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 8007994:	bf00      	nop
 8007996:	370c      	adds	r7, #12
 8007998:	46bd      	mov	sp, r7
 800799a:	bc80      	pop	{r7}
 800799c:	4770      	bx	lr

0800799e <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b082      	sub	sp, #8
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2201      	movs	r2, #1
 80079ae:	6839      	ldr	r1, [r7, #0]
 80079b0:	4618      	mov	r0, r3
 80079b2:	f003 f8a5 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4a0c      	ldr	r2, [pc, #48]	; (80079ec <HAL_TIM_PWM_Start+0x4e>)
 80079bc:	4293      	cmp	r3, r2
 80079be:	d107      	bne.n	80079d0 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	687a      	ldr	r2, [r7, #4]
 80079c6:	6812      	ldr	r2, [r2, #0]
 80079c8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80079ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80079ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	6812      	ldr	r2, [r2, #0]
 80079d8:	6812      	ldr	r2, [r2, #0]
 80079da:	f042 0201 	orr.w	r2, r2, #1
 80079de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	40012c00 	.word	0x40012c00

080079f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2200      	movs	r2, #0
 8007a00:	6839      	ldr	r1, [r7, #0]
 8007a02:	4618      	mov	r0, r3
 8007a04:	f003 f87c 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a1d      	ldr	r2, [pc, #116]	; (8007a84 <HAL_TIM_PWM_Stop+0x94>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d117      	bne.n	8007a42 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	6a1a      	ldr	r2, [r3, #32]
 8007a18:	f241 1311 	movw	r3, #4369	; 0x1111
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d10f      	bne.n	8007a42 <HAL_TIM_PWM_Stop+0x52>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6a1a      	ldr	r2, [r3, #32]
 8007a28:	f240 4344 	movw	r3, #1092	; 0x444
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d107      	bne.n	8007a42 <HAL_TIM_PWM_Stop+0x52>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	6812      	ldr	r2, [r2, #0]
 8007a3a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007a3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	6a1a      	ldr	r2, [r3, #32]
 8007a48:	f241 1311 	movw	r3, #4369	; 0x1111
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d10f      	bne.n	8007a72 <HAL_TIM_PWM_Stop+0x82>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	6a1a      	ldr	r2, [r3, #32]
 8007a58:	f240 4344 	movw	r3, #1092	; 0x444
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d107      	bne.n	8007a72 <HAL_TIM_PWM_Stop+0x82>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	6812      	ldr	r2, [r2, #0]
 8007a6a:	6812      	ldr	r2, [r2, #0]
 8007a6c:	f022 0201 	bic.w	r2, r2, #1
 8007a70:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3708      	adds	r7, #8
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	40012c00 	.word	0x40012c00

08007a88 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	2b0c      	cmp	r3, #12
 8007a96:	d841      	bhi.n	8007b1c <HAL_TIM_PWM_Start_IT+0x94>
 8007a98:	a201      	add	r2, pc, #4	; (adr r2, 8007aa0 <HAL_TIM_PWM_Start_IT+0x18>)
 8007a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9e:	bf00      	nop
 8007aa0:	08007ad5 	.word	0x08007ad5
 8007aa4:	08007b1d 	.word	0x08007b1d
 8007aa8:	08007b1d 	.word	0x08007b1d
 8007aac:	08007b1d 	.word	0x08007b1d
 8007ab0:	08007ae7 	.word	0x08007ae7
 8007ab4:	08007b1d 	.word	0x08007b1d
 8007ab8:	08007b1d 	.word	0x08007b1d
 8007abc:	08007b1d 	.word	0x08007b1d
 8007ac0:	08007af9 	.word	0x08007af9
 8007ac4:	08007b1d 	.word	0x08007b1d
 8007ac8:	08007b1d 	.word	0x08007b1d
 8007acc:	08007b1d 	.word	0x08007b1d
 8007ad0:	08007b0b 	.word	0x08007b0b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	6812      	ldr	r2, [r2, #0]
 8007adc:	68d2      	ldr	r2, [r2, #12]
 8007ade:	f042 0202 	orr.w	r2, r2, #2
 8007ae2:	60da      	str	r2, [r3, #12]
    }
    break;
 8007ae4:	e01b      	b.n	8007b1e <HAL_TIM_PWM_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	6812      	ldr	r2, [r2, #0]
 8007aee:	68d2      	ldr	r2, [r2, #12]
 8007af0:	f042 0204 	orr.w	r2, r2, #4
 8007af4:	60da      	str	r2, [r3, #12]
    }
    break;
 8007af6:	e012      	b.n	8007b1e <HAL_TIM_PWM_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	6812      	ldr	r2, [r2, #0]
 8007b00:	68d2      	ldr	r2, [r2, #12]
 8007b02:	f042 0208 	orr.w	r2, r2, #8
 8007b06:	60da      	str	r2, [r3, #12]
    }
    break;
 8007b08:	e009      	b.n	8007b1e <HAL_TIM_PWM_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	6812      	ldr	r2, [r2, #0]
 8007b12:	68d2      	ldr	r2, [r2, #12]
 8007b14:	f042 0210 	orr.w	r2, r2, #16
 8007b18:	60da      	str	r2, [r3, #12]
    }
    break;
 8007b1a:	e000      	b.n	8007b1e <HAL_TIM_PWM_Start_IT+0x96>

    default:
    break;
 8007b1c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2201      	movs	r2, #1
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f002 ffea 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a0b      	ldr	r2, [pc, #44]	; (8007b60 <HAL_TIM_PWM_Start_IT+0xd8>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d107      	bne.n	8007b46 <HAL_TIM_PWM_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6812      	ldr	r2, [r2, #0]
 8007b3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007b40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b44:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	6812      	ldr	r2, [r2, #0]
 8007b4e:	6812      	ldr	r2, [r2, #0]
 8007b50:	f042 0201 	orr.w	r2, r2, #1
 8007b54:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3708      	adds	r7, #8
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	40012c00 	.word	0x40012c00

08007b64 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	2b0c      	cmp	r3, #12
 8007b72:	d841      	bhi.n	8007bf8 <HAL_TIM_PWM_Stop_IT+0x94>
 8007b74:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <HAL_TIM_PWM_Stop_IT+0x18>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007bb1 	.word	0x08007bb1
 8007b80:	08007bf9 	.word	0x08007bf9
 8007b84:	08007bf9 	.word	0x08007bf9
 8007b88:	08007bf9 	.word	0x08007bf9
 8007b8c:	08007bc3 	.word	0x08007bc3
 8007b90:	08007bf9 	.word	0x08007bf9
 8007b94:	08007bf9 	.word	0x08007bf9
 8007b98:	08007bf9 	.word	0x08007bf9
 8007b9c:	08007bd5 	.word	0x08007bd5
 8007ba0:	08007bf9 	.word	0x08007bf9
 8007ba4:	08007bf9 	.word	0x08007bf9
 8007ba8:	08007bf9 	.word	0x08007bf9
 8007bac:	08007be7 	.word	0x08007be7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6812      	ldr	r2, [r2, #0]
 8007bb8:	68d2      	ldr	r2, [r2, #12]
 8007bba:	f022 0202 	bic.w	r2, r2, #2
 8007bbe:	60da      	str	r2, [r3, #12]
    }
    break;
 8007bc0:	e01b      	b.n	8007bfa <HAL_TIM_PWM_Stop_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	68d2      	ldr	r2, [r2, #12]
 8007bcc:	f022 0204 	bic.w	r2, r2, #4
 8007bd0:	60da      	str	r2, [r3, #12]
    }
    break;
 8007bd2:	e012      	b.n	8007bfa <HAL_TIM_PWM_Stop_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	6812      	ldr	r2, [r2, #0]
 8007bdc:	68d2      	ldr	r2, [r2, #12]
 8007bde:	f022 0208 	bic.w	r2, r2, #8
 8007be2:	60da      	str	r2, [r3, #12]
    }
    break;
 8007be4:	e009      	b.n	8007bfa <HAL_TIM_PWM_Stop_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	68d2      	ldr	r2, [r2, #12]
 8007bf0:	f022 0210 	bic.w	r2, r2, #16
 8007bf4:	60da      	str	r2, [r3, #12]
    }
    break;
 8007bf6:	e000      	b.n	8007bfa <HAL_TIM_PWM_Stop_IT+0x96>

    default:
    break;
 8007bf8:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	6839      	ldr	r1, [r7, #0]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f002 ff7c 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a1b      	ldr	r2, [pc, #108]	; (8007c7c <HAL_TIM_PWM_Stop_IT+0x118>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d117      	bne.n	8007c42 <HAL_TIM_PWM_Stop_IT+0xde>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6a1a      	ldr	r2, [r3, #32]
 8007c18:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10f      	bne.n	8007c42 <HAL_TIM_PWM_Stop_IT+0xde>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	6a1a      	ldr	r2, [r3, #32]
 8007c28:	f240 4344 	movw	r3, #1092	; 0x444
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d107      	bne.n	8007c42 <HAL_TIM_PWM_Stop_IT+0xde>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6812      	ldr	r2, [r2, #0]
 8007c3a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007c3c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6a1a      	ldr	r2, [r3, #32]
 8007c48:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c4c:	4013      	ands	r3, r2
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10f      	bne.n	8007c72 <HAL_TIM_PWM_Stop_IT+0x10e>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	6a1a      	ldr	r2, [r3, #32]
 8007c58:	f240 4344 	movw	r3, #1092	; 0x444
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d107      	bne.n	8007c72 <HAL_TIM_PWM_Stop_IT+0x10e>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	6812      	ldr	r2, [r2, #0]
 8007c6a:	6812      	ldr	r2, [r2, #0]
 8007c6c:	f022 0201 	bic.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3708      	adds	r7, #8
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	40012c00 	.word	0x40012c00

08007c80 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	607a      	str	r2, [r7, #4]
 8007c8c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d101      	bne.n	8007c9e <HAL_TIM_PWM_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	e0bc      	b.n	8007e18 <HAL_TIM_PWM_Start_DMA+0x198>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d10b      	bne.n	8007cc2 <HAL_TIM_PWM_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d104      	bne.n	8007cba <HAL_TIM_PWM_Start_DMA+0x3a>
 8007cb0:	887b      	ldrh	r3, [r7, #2]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d001      	beq.n	8007cba <HAL_TIM_PWM_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e0ae      	b.n	8007e18 <HAL_TIM_PWM_Start_DMA+0x198>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2202      	movs	r2, #2
 8007cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	2b0c      	cmp	r3, #12
 8007cc6:	f200 8089 	bhi.w	8007ddc <HAL_TIM_PWM_Start_DMA+0x15c>
 8007cca:	a201      	add	r2, pc, #4	; (adr r2, 8007cd0 <HAL_TIM_PWM_Start_DMA+0x50>)
 8007ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd0:	08007d05 	.word	0x08007d05
 8007cd4:	08007ddd 	.word	0x08007ddd
 8007cd8:	08007ddd 	.word	0x08007ddd
 8007cdc:	08007ddd 	.word	0x08007ddd
 8007ce0:	08007d3b 	.word	0x08007d3b
 8007ce4:	08007ddd 	.word	0x08007ddd
 8007ce8:	08007ddd 	.word	0x08007ddd
 8007cec:	08007ddd 	.word	0x08007ddd
 8007cf0:	08007d71 	.word	0x08007d71
 8007cf4:	08007ddd 	.word	0x08007ddd
 8007cf8:	08007ddd 	.word	0x08007ddd
 8007cfc:	08007ddd 	.word	0x08007ddd
 8007d00:	08007da7 	.word	0x08007da7
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d08:	4a45      	ldr	r2, [pc, #276]	; (8007e20 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8007d0a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d10:	4a44      	ldr	r2, [pc, #272]	; (8007e24 <HAL_TIM_PWM_Start_DMA+0x1a4>)
 8007d12:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007d18:	6879      	ldr	r1, [r7, #4]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	3334      	adds	r3, #52	; 0x34
 8007d20:	461a      	mov	r2, r3
 8007d22:	887b      	ldrh	r3, [r7, #2]
 8007d24:	f7fc fafe 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	68fa      	ldr	r2, [r7, #12]
 8007d2e:	6812      	ldr	r2, [r2, #0]
 8007d30:	68d2      	ldr	r2, [r2, #12]
 8007d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d36:	60da      	str	r2, [r3, #12]
    }
    break;
 8007d38:	e051      	b.n	8007dde <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d3e:	4a38      	ldr	r2, [pc, #224]	; (8007e20 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8007d40:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d46:	4a37      	ldr	r2, [pc, #220]	; (8007e24 <HAL_TIM_PWM_Start_DMA+0x1a4>)
 8007d48:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3338      	adds	r3, #56	; 0x38
 8007d56:	461a      	mov	r2, r3
 8007d58:	887b      	ldrh	r3, [r7, #2]
 8007d5a:	f7fc fae3 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	6812      	ldr	r2, [r2, #0]
 8007d66:	68d2      	ldr	r2, [r2, #12]
 8007d68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d6c:	60da      	str	r2, [r3, #12]
    }
    break;
 8007d6e:	e036      	b.n	8007dde <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d74:	4a2a      	ldr	r2, [pc, #168]	; (8007e20 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8007d76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d7c:	4a29      	ldr	r2, [pc, #164]	; (8007e24 <HAL_TIM_PWM_Start_DMA+0x1a4>)
 8007d7e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007d84:	6879      	ldr	r1, [r7, #4]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	333c      	adds	r3, #60	; 0x3c
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	887b      	ldrh	r3, [r7, #2]
 8007d90:	f7fc fac8 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	6812      	ldr	r2, [r2, #0]
 8007d9c:	68d2      	ldr	r2, [r2, #12]
 8007d9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007da2:	60da      	str	r2, [r3, #12]
    }
    break;
 8007da4:	e01b      	b.n	8007dde <HAL_TIM_PWM_Start_DMA+0x15e>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007daa:	4a1d      	ldr	r2, [pc, #116]	; (8007e20 <HAL_TIM_PWM_Start_DMA+0x1a0>)
 8007dac:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db2:	4a1c      	ldr	r2, [pc, #112]	; (8007e24 <HAL_TIM_PWM_Start_DMA+0x1a4>)
 8007db4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007dba:	6879      	ldr	r1, [r7, #4]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3340      	adds	r3, #64	; 0x40
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	887b      	ldrh	r3, [r7, #2]
 8007dc6:	f7fc faad 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68fa      	ldr	r2, [r7, #12]
 8007dd0:	6812      	ldr	r2, [r2, #0]
 8007dd2:	68d2      	ldr	r2, [r2, #12]
 8007dd4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007dd8:	60da      	str	r2, [r3, #12]
    }
    break;
 8007dda:	e000      	b.n	8007dde <HAL_TIM_PWM_Start_DMA+0x15e>

    default:
    break;
 8007ddc:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2201      	movs	r2, #1
 8007de4:	68b9      	ldr	r1, [r7, #8]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f002 fe8a 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a0d      	ldr	r2, [pc, #52]	; (8007e28 <HAL_TIM_PWM_Start_DMA+0x1a8>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d107      	bne.n	8007e06 <HAL_TIM_PWM_Start_DMA+0x186>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	6812      	ldr	r2, [r2, #0]
 8007dfe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007e00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	6812      	ldr	r2, [r2, #0]
 8007e0e:	6812      	ldr	r2, [r2, #0]
 8007e10:	f042 0201 	orr.w	r2, r2, #1
 8007e14:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3710      	adds	r7, #16
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	0800a10f 	.word	0x0800a10f
 8007e24:	0800a0eb 	.word	0x0800a0eb
 8007e28:	40012c00 	.word	0x40012c00

08007e2c <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b082      	sub	sp, #8
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	2b0c      	cmp	r3, #12
 8007e3a:	d841      	bhi.n	8007ec0 <HAL_TIM_PWM_Stop_DMA+0x94>
 8007e3c:	a201      	add	r2, pc, #4	; (adr r2, 8007e44 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8007e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e42:	bf00      	nop
 8007e44:	08007e79 	.word	0x08007e79
 8007e48:	08007ec1 	.word	0x08007ec1
 8007e4c:	08007ec1 	.word	0x08007ec1
 8007e50:	08007ec1 	.word	0x08007ec1
 8007e54:	08007e8b 	.word	0x08007e8b
 8007e58:	08007ec1 	.word	0x08007ec1
 8007e5c:	08007ec1 	.word	0x08007ec1
 8007e60:	08007ec1 	.word	0x08007ec1
 8007e64:	08007e9d 	.word	0x08007e9d
 8007e68:	08007ec1 	.word	0x08007ec1
 8007e6c:	08007ec1 	.word	0x08007ec1
 8007e70:	08007ec1 	.word	0x08007ec1
 8007e74:	08007eaf 	.word	0x08007eaf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	687a      	ldr	r2, [r7, #4]
 8007e7e:	6812      	ldr	r2, [r2, #0]
 8007e80:	68d2      	ldr	r2, [r2, #12]
 8007e82:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007e86:	60da      	str	r2, [r3, #12]
    }
    break;
 8007e88:	e01b      	b.n	8007ec2 <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	6812      	ldr	r2, [r2, #0]
 8007e92:	68d2      	ldr	r2, [r2, #12]
 8007e94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e98:	60da      	str	r2, [r3, #12]
    }
    break;
 8007e9a:	e012      	b.n	8007ec2 <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	6812      	ldr	r2, [r2, #0]
 8007ea4:	68d2      	ldr	r2, [r2, #12]
 8007ea6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007eaa:	60da      	str	r2, [r3, #12]
    }
    break;
 8007eac:	e009      	b.n	8007ec2 <HAL_TIM_PWM_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	6812      	ldr	r2, [r2, #0]
 8007eb6:	68d2      	ldr	r2, [r2, #12]
 8007eb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ebc:	60da      	str	r2, [r3, #12]
    }
    break;
 8007ebe:	e000      	b.n	8007ec2 <HAL_TIM_PWM_Stop_DMA+0x96>

    default:
    break;
 8007ec0:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f002 fe18 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a1d      	ldr	r2, [pc, #116]	; (8007f4c <HAL_TIM_PWM_Stop_DMA+0x120>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d117      	bne.n	8007f0a <HAL_TIM_PWM_Stop_DMA+0xde>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6a1a      	ldr	r2, [r3, #32]
 8007ee0:	f241 1311 	movw	r3, #4369	; 0x1111
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d10f      	bne.n	8007f0a <HAL_TIM_PWM_Stop_DMA+0xde>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	6a1a      	ldr	r2, [r3, #32]
 8007ef0:	f240 4344 	movw	r3, #1092	; 0x444
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d107      	bne.n	8007f0a <HAL_TIM_PWM_Stop_DMA+0xde>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	6812      	ldr	r2, [r2, #0]
 8007f02:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007f04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6a1a      	ldr	r2, [r3, #32]
 8007f10:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f14:	4013      	ands	r3, r2
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d10f      	bne.n	8007f3a <HAL_TIM_PWM_Stop_DMA+0x10e>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6a1a      	ldr	r2, [r3, #32]
 8007f20:	f240 4344 	movw	r3, #1092	; 0x444
 8007f24:	4013      	ands	r3, r2
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d107      	bne.n	8007f3a <HAL_TIM_PWM_Stop_DMA+0x10e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	6812      	ldr	r2, [r2, #0]
 8007f32:	6812      	ldr	r2, [r2, #0]
 8007f34:	f022 0201 	bic.w	r2, r2, #1
 8007f38:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	40012c00 	.word	0x40012c00

08007f50 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e01d      	b.n	8007f9e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d106      	bne.n	8007f7c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f845 	bl	8008006 <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2202      	movs	r2, #2
 8007f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	3304      	adds	r3, #4
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	4610      	mov	r0, r2
 8007f90:	f002 f951 	bl	800a236 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <HAL_TIM_IC_DeInit>:
  * @brief  DeInitializes the TIM peripheral 
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b082      	sub	sp, #8
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	6a1a      	ldr	r2, [r3, #32]
 8007fbc:	f241 1311 	movw	r3, #4369	; 0x1111
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10f      	bne.n	8007fe6 <HAL_TIM_IC_DeInit+0x40>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	6a1a      	ldr	r2, [r3, #32]
 8007fcc:	f240 4344 	movw	r3, #1092	; 0x444
 8007fd0:	4013      	ands	r3, r2
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d107      	bne.n	8007fe6 <HAL_TIM_IC_DeInit+0x40>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	6812      	ldr	r2, [r2, #0]
 8007fde:	6812      	ldr	r2, [r2, #0]
 8007fe0:	f022 0201 	bic.w	r2, r2, #1
 8007fe4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f816 	bl	8008018 <HAL_TIM_IC_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800800e:	bf00      	nop
 8008010:	370c      	adds	r7, #12
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr

08008018 <HAL_TIM_IC_MspDeInit>:
  * @brief  DeInitializes TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspDeInit could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr

0800802a <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800802a:	b580      	push	{r7, lr}
 800802c:	b082      	sub	sp, #8
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2201      	movs	r2, #1
 800803a:	6839      	ldr	r1, [r7, #0]
 800803c:	4618      	mov	r0, r3
 800803e:	f002 fd5f 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	6812      	ldr	r2, [r2, #0]
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	f042 0201 	orr.w	r2, r2, #1
 8008050:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008052:	2300      	movs	r3, #0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3708      	adds	r7, #8
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2200      	movs	r2, #0
 800806c:	6839      	ldr	r1, [r7, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f002 fd46 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6a1a      	ldr	r2, [r3, #32]
 800807a:	f241 1311 	movw	r3, #4369	; 0x1111
 800807e:	4013      	ands	r3, r2
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10f      	bne.n	80080a4 <HAL_TIM_IC_Stop+0x48>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	6a1a      	ldr	r2, [r3, #32]
 800808a:	f240 4344 	movw	r3, #1092	; 0x444
 800808e:	4013      	ands	r3, r2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d107      	bne.n	80080a4 <HAL_TIM_IC_Stop+0x48>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	6812      	ldr	r2, [r2, #0]
 800809c:	6812      	ldr	r2, [r2, #0]
 800809e:	f022 0201 	bic.w	r2, r2, #1
 80080a2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3708      	adds	r7, #8
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}

080080ae <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b082      	sub	sp, #8
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
 80080b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	2b0c      	cmp	r3, #12
 80080bc:	d840      	bhi.n	8008140 <HAL_TIM_IC_Start_IT+0x92>
 80080be:	a201      	add	r2, pc, #4	; (adr r2, 80080c4 <HAL_TIM_IC_Start_IT+0x16>)
 80080c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c4:	080080f9 	.word	0x080080f9
 80080c8:	08008141 	.word	0x08008141
 80080cc:	08008141 	.word	0x08008141
 80080d0:	08008141 	.word	0x08008141
 80080d4:	0800810b 	.word	0x0800810b
 80080d8:	08008141 	.word	0x08008141
 80080dc:	08008141 	.word	0x08008141
 80080e0:	08008141 	.word	0x08008141
 80080e4:	0800811d 	.word	0x0800811d
 80080e8:	08008141 	.word	0x08008141
 80080ec:	08008141 	.word	0x08008141
 80080f0:	08008141 	.word	0x08008141
 80080f4:	0800812f 	.word	0x0800812f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	6812      	ldr	r2, [r2, #0]
 8008100:	68d2      	ldr	r2, [r2, #12]
 8008102:	f042 0202 	orr.w	r2, r2, #2
 8008106:	60da      	str	r2, [r3, #12]
    }
    break;
 8008108:	e01b      	b.n	8008142 <HAL_TIM_IC_Start_IT+0x94>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	6812      	ldr	r2, [r2, #0]
 8008112:	68d2      	ldr	r2, [r2, #12]
 8008114:	f042 0204 	orr.w	r2, r2, #4
 8008118:	60da      	str	r2, [r3, #12]
    }
    break;
 800811a:	e012      	b.n	8008142 <HAL_TIM_IC_Start_IT+0x94>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	6812      	ldr	r2, [r2, #0]
 8008124:	68d2      	ldr	r2, [r2, #12]
 8008126:	f042 0208 	orr.w	r2, r2, #8
 800812a:	60da      	str	r2, [r3, #12]
    }
    break;
 800812c:	e009      	b.n	8008142 <HAL_TIM_IC_Start_IT+0x94>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	6812      	ldr	r2, [r2, #0]
 8008136:	68d2      	ldr	r2, [r2, #12]
 8008138:	f042 0210 	orr.w	r2, r2, #16
 800813c:	60da      	str	r2, [r3, #12]
    }
    break;
 800813e:	e000      	b.n	8008142 <HAL_TIM_IC_Start_IT+0x94>

    default:
    break;
 8008140:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	2201      	movs	r2, #1
 8008148:	6839      	ldr	r1, [r7, #0]
 800814a:	4618      	mov	r0, r3
 800814c:	f002 fcd8 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	6812      	ldr	r2, [r2, #0]
 8008158:	6812      	ldr	r2, [r2, #0]
 800815a:	f042 0201 	orr.w	r2, r2, #1
 800815e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3708      	adds	r7, #8
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}

0800816a <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800816a:	b580      	push	{r7, lr}
 800816c:	b082      	sub	sp, #8
 800816e:	af00      	add	r7, sp, #0
 8008170:	6078      	str	r0, [r7, #4]
 8008172:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	2b0c      	cmp	r3, #12
 8008178:	d840      	bhi.n	80081fc <HAL_TIM_IC_Stop_IT+0x92>
 800817a:	a201      	add	r2, pc, #4	; (adr r2, 8008180 <HAL_TIM_IC_Stop_IT+0x16>)
 800817c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008180:	080081b5 	.word	0x080081b5
 8008184:	080081fd 	.word	0x080081fd
 8008188:	080081fd 	.word	0x080081fd
 800818c:	080081fd 	.word	0x080081fd
 8008190:	080081c7 	.word	0x080081c7
 8008194:	080081fd 	.word	0x080081fd
 8008198:	080081fd 	.word	0x080081fd
 800819c:	080081fd 	.word	0x080081fd
 80081a0:	080081d9 	.word	0x080081d9
 80081a4:	080081fd 	.word	0x080081fd
 80081a8:	080081fd 	.word	0x080081fd
 80081ac:	080081fd 	.word	0x080081fd
 80081b0:	080081eb 	.word	0x080081eb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6812      	ldr	r2, [r2, #0]
 80081bc:	68d2      	ldr	r2, [r2, #12]
 80081be:	f022 0202 	bic.w	r2, r2, #2
 80081c2:	60da      	str	r2, [r3, #12]
    }
    break;
 80081c4:	e01b      	b.n	80081fe <HAL_TIM_IC_Stop_IT+0x94>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	6812      	ldr	r2, [r2, #0]
 80081ce:	68d2      	ldr	r2, [r2, #12]
 80081d0:	f022 0204 	bic.w	r2, r2, #4
 80081d4:	60da      	str	r2, [r3, #12]
    }
    break;
 80081d6:	e012      	b.n	80081fe <HAL_TIM_IC_Stop_IT+0x94>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	68d2      	ldr	r2, [r2, #12]
 80081e2:	f022 0208 	bic.w	r2, r2, #8
 80081e6:	60da      	str	r2, [r3, #12]
    }
    break;
 80081e8:	e009      	b.n	80081fe <HAL_TIM_IC_Stop_IT+0x94>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	6812      	ldr	r2, [r2, #0]
 80081f2:	68d2      	ldr	r2, [r2, #12]
 80081f4:	f022 0210 	bic.w	r2, r2, #16
 80081f8:	60da      	str	r2, [r3, #12]
    }
    break;
 80081fa:	e000      	b.n	80081fe <HAL_TIM_IC_Stop_IT+0x94>

    default:
    break;
 80081fc:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2200      	movs	r2, #0
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	4618      	mov	r0, r3
 8008208:	f002 fc7a 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6a1a      	ldr	r2, [r3, #32]
 8008212:	f241 1311 	movw	r3, #4369	; 0x1111
 8008216:	4013      	ands	r3, r2
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10f      	bne.n	800823c <HAL_TIM_IC_Stop_IT+0xd2>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	6a1a      	ldr	r2, [r3, #32]
 8008222:	f240 4344 	movw	r3, #1092	; 0x444
 8008226:	4013      	ands	r3, r2
 8008228:	2b00      	cmp	r3, #0
 800822a:	d107      	bne.n	800823c <HAL_TIM_IC_Stop_IT+0xd2>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	6812      	ldr	r2, [r2, #0]
 8008234:	6812      	ldr	r2, [r2, #0]
 8008236:	f022 0201 	bic.w	r2, r2, #1
 800823a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3708      	adds	r7, #8
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <HAL_TIM_IC_Start_DMA>:
  * @param  pData : The destination Buffer address.
  * @param  Length : The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b084      	sub	sp, #16
 800824a:	af00      	add	r7, sp, #0
 800824c:	60f8      	str	r0, [r7, #12]
 800824e:	60b9      	str	r1, [r7, #8]
 8008250:	607a      	str	r2, [r7, #4]
 8008252:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800825a:	b2db      	uxtb	r3, r3
 800825c:	2b02      	cmp	r3, #2
 800825e:	d101      	bne.n	8008264 <HAL_TIM_IC_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8008260:	2302      	movs	r3, #2
 8008262:	e0b0      	b.n	80083c6 <HAL_TIM_IC_Start_DMA+0x180>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800826a:	b2db      	uxtb	r3, r3
 800826c:	2b01      	cmp	r3, #1
 800826e:	d10b      	bne.n	8008288 <HAL_TIM_IC_Start_DMA+0x42>
  {
    if((pData == 0U) && (Length > 0U))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d104      	bne.n	8008280 <HAL_TIM_IC_Start_DMA+0x3a>
 8008276:	887b      	ldrh	r3, [r7, #2]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <HAL_TIM_IC_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	e0a2      	b.n	80083c6 <HAL_TIM_IC_Start_DMA+0x180>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }

  switch (Channel)
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	2b0c      	cmp	r3, #12
 800828c:	f200 808a 	bhi.w	80083a4 <HAL_TIM_IC_Start_DMA+0x15e>
 8008290:	a201      	add	r2, pc, #4	; (adr r2, 8008298 <HAL_TIM_IC_Start_DMA+0x52>)
 8008292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008296:	bf00      	nop
 8008298:	080082cd 	.word	0x080082cd
 800829c:	080083a5 	.word	0x080083a5
 80082a0:	080083a5 	.word	0x080083a5
 80082a4:	080083a5 	.word	0x080083a5
 80082a8:	08008303 	.word	0x08008303
 80082ac:	080083a5 	.word	0x080083a5
 80082b0:	080083a5 	.word	0x080083a5
 80082b4:	080083a5 	.word	0x080083a5
 80082b8:	08008339 	.word	0x08008339
 80082bc:	080083a5 	.word	0x080083a5
 80082c0:	080083a5 	.word	0x080083a5
 80082c4:	080083a5 	.word	0x080083a5
 80082c8:	0800836f 	.word	0x0800836f
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d0:	4a3f      	ldr	r2, [pc, #252]	; (80083d0 <HAL_TIM_IC_Start_DMA+0x18a>)
 80082d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082d8:	4a3e      	ldr	r2, [pc, #248]	; (80083d4 <HAL_TIM_IC_Start_DMA+0x18e>)
 80082da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	3334      	adds	r3, #52	; 0x34
 80082e6:	4619      	mov	r1, r3
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	887b      	ldrh	r3, [r7, #2]
 80082ec:	f7fc f81a 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	6812      	ldr	r2, [r2, #0]
 80082f8:	68d2      	ldr	r2, [r2, #12]
 80082fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082fe:	60da      	str	r2, [r3, #12]
    }
    break;
 8008300:	e051      	b.n	80083a6 <HAL_TIM_IC_Start_DMA+0x160>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008306:	4a32      	ldr	r2, [pc, #200]	; (80083d0 <HAL_TIM_IC_Start_DMA+0x18a>)
 8008308:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830e:	4a31      	ldr	r2, [pc, #196]	; (80083d4 <HAL_TIM_IC_Start_DMA+0x18e>)
 8008310:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3338      	adds	r3, #56	; 0x38
 800831c:	4619      	mov	r1, r3
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	887b      	ldrh	r3, [r7, #2]
 8008322:	f7fb ffff 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	6812      	ldr	r2, [r2, #0]
 800832e:	68d2      	ldr	r2, [r2, #12]
 8008330:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008334:	60da      	str	r2, [r3, #12]
    }
    break;
 8008336:	e036      	b.n	80083a6 <HAL_TIM_IC_Start_DMA+0x160>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800833c:	4a24      	ldr	r2, [pc, #144]	; (80083d0 <HAL_TIM_IC_Start_DMA+0x18a>)
 800833e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008344:	4a23      	ldr	r2, [pc, #140]	; (80083d4 <HAL_TIM_IC_Start_DMA+0x18e>)
 8008346:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	333c      	adds	r3, #60	; 0x3c
 8008352:	4619      	mov	r1, r3
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	887b      	ldrh	r3, [r7, #2]
 8008358:	f7fb ffe4 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	6812      	ldr	r2, [r2, #0]
 8008364:	68d2      	ldr	r2, [r2, #12]
 8008366:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800836a:	60da      	str	r2, [r3, #12]
    }
    break;
 800836c:	e01b      	b.n	80083a6 <HAL_TIM_IC_Start_DMA+0x160>

    case TIM_CHANNEL_4:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008372:	4a17      	ldr	r2, [pc, #92]	; (80083d0 <HAL_TIM_IC_Start_DMA+0x18a>)
 8008374:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800837a:	4a16      	ldr	r2, [pc, #88]	; (80083d4 <HAL_TIM_IC_Start_DMA+0x18e>)
 800837c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3340      	adds	r3, #64	; 0x40
 8008388:	4619      	mov	r1, r3
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	887b      	ldrh	r3, [r7, #2]
 800838e:	f7fb ffc9 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	6812      	ldr	r2, [r2, #0]
 800839a:	68d2      	ldr	r2, [r2, #12]
 800839c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80083a0:	60da      	str	r2, [r3, #12]
    }
    break;
 80083a2:	e000      	b.n	80083a6 <HAL_TIM_IC_Start_DMA+0x160>

    default:
    break;
 80083a4:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2201      	movs	r2, #1
 80083ac:	68b9      	ldr	r1, [r7, #8]
 80083ae:	4618      	mov	r0, r3
 80083b0:	f002 fba6 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	6812      	ldr	r2, [r2, #0]
 80083bc:	6812      	ldr	r2, [r2, #0]
 80083be:	f042 0201 	orr.w	r2, r2, #1
 80083c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3710      	adds	r7, #16
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	0800a17f 	.word	0x0800a17f
 80083d4:	0800a0eb 	.word	0x0800a0eb

080083d8 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  switch (Channel)
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	2b0c      	cmp	r3, #12
 80083e6:	d841      	bhi.n	800846c <HAL_TIM_IC_Stop_DMA+0x94>
 80083e8:	a201      	add	r2, pc, #4	; (adr r2, 80083f0 <HAL_TIM_IC_Stop_DMA+0x18>)
 80083ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ee:	bf00      	nop
 80083f0:	08008425 	.word	0x08008425
 80083f4:	0800846d 	.word	0x0800846d
 80083f8:	0800846d 	.word	0x0800846d
 80083fc:	0800846d 	.word	0x0800846d
 8008400:	08008437 	.word	0x08008437
 8008404:	0800846d 	.word	0x0800846d
 8008408:	0800846d 	.word	0x0800846d
 800840c:	0800846d 	.word	0x0800846d
 8008410:	08008449 	.word	0x08008449
 8008414:	0800846d 	.word	0x0800846d
 8008418:	0800846d 	.word	0x0800846d
 800841c:	0800846d 	.word	0x0800846d
 8008420:	0800845b 	.word	0x0800845b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	6812      	ldr	r2, [r2, #0]
 800842c:	68d2      	ldr	r2, [r2, #12]
 800842e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008432:	60da      	str	r2, [r3, #12]
    }
    break;
 8008434:	e01b      	b.n	800846e <HAL_TIM_IC_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	6812      	ldr	r2, [r2, #0]
 800843e:	68d2      	ldr	r2, [r2, #12]
 8008440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008444:	60da      	str	r2, [r3, #12]
    }
    break;
 8008446:	e012      	b.n	800846e <HAL_TIM_IC_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	6812      	ldr	r2, [r2, #0]
 8008450:	68d2      	ldr	r2, [r2, #12]
 8008452:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008456:	60da      	str	r2, [r3, #12]
    }
    break;
 8008458:	e009      	b.n	800846e <HAL_TIM_IC_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	687a      	ldr	r2, [r7, #4]
 8008460:	6812      	ldr	r2, [r2, #0]
 8008462:	68d2      	ldr	r2, [r2, #12]
 8008464:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008468:	60da      	str	r2, [r3, #12]
    }
    break;
 800846a:	e000      	b.n	800846e <HAL_TIM_IC_Stop_DMA+0x96>

    default:
    break;
 800846c:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2200      	movs	r2, #0
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	4618      	mov	r0, r3
 8008478:	f002 fb42 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	6a1a      	ldr	r2, [r3, #32]
 8008482:	f241 1311 	movw	r3, #4369	; 0x1111
 8008486:	4013      	ands	r3, r2
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10f      	bne.n	80084ac <HAL_TIM_IC_Stop_DMA+0xd4>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	6a1a      	ldr	r2, [r3, #32]
 8008492:	f240 4344 	movw	r3, #1092	; 0x444
 8008496:	4013      	ands	r3, r2
 8008498:	2b00      	cmp	r3, #0
 800849a:	d107      	bne.n	80084ac <HAL_TIM_IC_Stop_DMA+0xd4>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	6812      	ldr	r2, [r2, #0]
 80084a4:	6812      	ldr	r2, [r2, #0]
 80084a6:	f022 0201 	bic.w	r2, r2, #1
 80084aa:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2201      	movs	r2, #1
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses wil be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b082      	sub	sp, #8
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
 80084c6:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d101      	bne.n	80084d2 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	e02d      	b.n	800852e <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));

  if(htim->State == HAL_TIM_STATE_RESET)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d8:	b2db      	uxtb	r3, r3
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d106      	bne.n	80084ec <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f855 	bl	8008596 <HAL_TIM_OnePulse_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2202      	movs	r2, #2
 80084f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	3304      	adds	r3, #4
 80084fc:	4619      	mov	r1, r3
 80084fe:	4610      	mov	r0, r2
 8008500:	f001 fe99 	bl	800a236 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	6812      	ldr	r2, [r2, #0]
 800850c:	6812      	ldr	r2, [r2, #0]
 800850e:	f022 0208 	bic.w	r2, r2, #8
 8008512:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	6812      	ldr	r2, [r2, #0]
 800851c:	6811      	ldr	r1, [r2, #0]
 800851e:	683a      	ldr	r2, [r7, #0]
 8008520:	430a      	orrs	r2, r1
 8008522:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3708      	adds	r7, #8
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}

08008536 <HAL_TIM_OnePulse_DeInit>:
  * @brief  DeInitializes the TIM One Pulse 
  * @param  htim : TIM One Pulse handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
{
 8008536:	b580      	push	{r7, lr}
 8008538:	b082      	sub	sp, #8
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2202      	movs	r2, #2
 8008542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6a1a      	ldr	r2, [r3, #32]
 800854c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008550:	4013      	ands	r3, r2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10f      	bne.n	8008576 <HAL_TIM_OnePulse_DeInit+0x40>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	6a1a      	ldr	r2, [r3, #32]
 800855c:	f240 4344 	movw	r3, #1092	; 0x444
 8008560:	4013      	ands	r3, r2
 8008562:	2b00      	cmp	r3, #0
 8008564:	d107      	bne.n	8008576 <HAL_TIM_OnePulse_DeInit+0x40>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	6812      	ldr	r2, [r2, #0]
 800856e:	6812      	ldr	r2, [r2, #0]
 8008570:	f022 0201 	bic.w	r2, r2, #1
 8008574:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_OnePulse_MspDeInit(htim);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f816 	bl	80085a8 <HAL_TIM_OnePulse_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008596:	b480      	push	{r7}
 8008598:	b083      	sub	sp, #12
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800859e:	bf00      	nop
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bc80      	pop	{r7}
 80085a6:	4770      	bx	lr

080085a8 <HAL_TIM_OnePulse_MspDeInit>:
  * @brief  DeInitializes TIM One Pulse MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bc80      	pop	{r7}
 80085b8:	4770      	bx	lr

080085ba <HAL_TIM_OnePulse_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80085ba:	b580      	push	{r7, lr}
 80085bc:	b082      	sub	sp, #8
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
 80085c2:	6039      	str	r1, [r7, #0]
    in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together 

    No need to enable the counter, it's enabled automatically by hardware 
    (the counter starts in response to a stimulus and generate a pulse */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2201      	movs	r2, #1
 80085ca:	2100      	movs	r1, #0
 80085cc:	4618      	mov	r0, r3
 80085ce:	f002 fa97 	bl	800ab00 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2201      	movs	r2, #1
 80085d8:	2104      	movs	r1, #4
 80085da:	4618      	mov	r0, r3
 80085dc:	f002 fa90 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a07      	ldr	r2, [pc, #28]	; (8008604 <HAL_TIM_OnePulse_Start+0x4a>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d107      	bne.n	80085fa <HAL_TIM_OnePulse_Start+0x40>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	6812      	ldr	r2, [r2, #0]
 80085f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80085f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3708      	adds	r7, #8
 8008600:	46bd      	mov	sp, r7
 8008602:	bd80      	pop	{r7, pc}
 8008604:	40012c00 	.word	0x40012c00

08008608 <HAL_TIM_OnePulse_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b082      	sub	sp, #8
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
  in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2200      	movs	r2, #0
 8008618:	2100      	movs	r1, #0
 800861a:	4618      	mov	r0, r3
 800861c:	f002 fa70 	bl	800ab00 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2200      	movs	r2, #0
 8008626:	2104      	movs	r1, #4
 8008628:	4618      	mov	r0, r3
 800862a:	f002 fa69 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a1c      	ldr	r2, [pc, #112]	; (80086a4 <HAL_TIM_OnePulse_Stop+0x9c>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d117      	bne.n	8008668 <HAL_TIM_OnePulse_Stop+0x60>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6a1a      	ldr	r2, [r3, #32]
 800863e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008642:	4013      	ands	r3, r2
 8008644:	2b00      	cmp	r3, #0
 8008646:	d10f      	bne.n	8008668 <HAL_TIM_OnePulse_Stop+0x60>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6a1a      	ldr	r2, [r3, #32]
 800864e:	f240 4344 	movw	r3, #1092	; 0x444
 8008652:	4013      	ands	r3, r2
 8008654:	2b00      	cmp	r3, #0
 8008656:	d107      	bne.n	8008668 <HAL_TIM_OnePulse_Stop+0x60>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	687a      	ldr	r2, [r7, #4]
 800865e:	6812      	ldr	r2, [r2, #0]
 8008660:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008662:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008666:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	6a1a      	ldr	r2, [r3, #32]
 800866e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008672:	4013      	ands	r3, r2
 8008674:	2b00      	cmp	r3, #0
 8008676:	d10f      	bne.n	8008698 <HAL_TIM_OnePulse_Stop+0x90>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	6a1a      	ldr	r2, [r3, #32]
 800867e:	f240 4344 	movw	r3, #1092	; 0x444
 8008682:	4013      	ands	r3, r2
 8008684:	2b00      	cmp	r3, #0
 8008686:	d107      	bne.n	8008698 <HAL_TIM_OnePulse_Stop+0x90>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	6812      	ldr	r2, [r2, #0]
 8008690:	6812      	ldr	r2, [r2, #0]
 8008692:	f022 0201 	bic.w	r2, r2, #1
 8008696:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	40012c00 	.word	0x40012c00

080086a8 <HAL_TIM_OnePulse_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]

    No need to enable the counter, it's enabled automatically by hardware 
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6812      	ldr	r2, [r2, #0]
 80086ba:	68d2      	ldr	r2, [r2, #12]
 80086bc:	f042 0202 	orr.w	r2, r2, #2
 80086c0:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	6812      	ldr	r2, [r2, #0]
 80086ca:	68d2      	ldr	r2, [r2, #12]
 80086cc:	f042 0204 	orr.w	r2, r2, #4
 80086d0:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	2201      	movs	r2, #1
 80086d8:	2100      	movs	r1, #0
 80086da:	4618      	mov	r0, r3
 80086dc:	f002 fa10 	bl	800ab00 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	2201      	movs	r2, #1
 80086e6:	2104      	movs	r1, #4
 80086e8:	4618      	mov	r0, r3
 80086ea:	f002 fa09 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a08      	ldr	r2, [pc, #32]	; (8008714 <HAL_TIM_OnePulse_Start_IT+0x6c>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d107      	bne.n	8008708 <HAL_TIM_OnePulse_Start_IT+0x60>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	6812      	ldr	r2, [r2, #0]
 8008700:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008702:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008706:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3708      	adds	r7, #8
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
 8008712:	bf00      	nop
 8008714:	40012c00 	.word	0x40012c00

08008718 <HAL_TIM_OnePulse_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	6812      	ldr	r2, [r2, #0]
 800872a:	68d2      	ldr	r2, [r2, #12]
 800872c:	f022 0202 	bic.w	r2, r2, #2
 8008730:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	687a      	ldr	r2, [r7, #4]
 8008738:	6812      	ldr	r2, [r2, #0]
 800873a:	68d2      	ldr	r2, [r2, #12]
 800873c:	f022 0204 	bic.w	r2, r2, #4
 8008740:	60da      	str	r2, [r3, #12]
  /* Disable the Capture compare and the Input Capture channels 
  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output 
  in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2200      	movs	r2, #0
 8008748:	2100      	movs	r1, #0
 800874a:	4618      	mov	r0, r3
 800874c:	f002 f9d8 	bl	800ab00 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	2200      	movs	r2, #0
 8008756:	2104      	movs	r1, #4
 8008758:	4618      	mov	r0, r3
 800875a:	f002 f9d1 	bl	800ab00 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a1c      	ldr	r2, [pc, #112]	; (80087d4 <HAL_TIM_OnePulse_Stop_IT+0xbc>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d117      	bne.n	8008798 <HAL_TIM_OnePulse_Stop_IT+0x80>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	6a1a      	ldr	r2, [r3, #32]
 800876e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008772:	4013      	ands	r3, r2
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10f      	bne.n	8008798 <HAL_TIM_OnePulse_Stop_IT+0x80>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	6a1a      	ldr	r2, [r3, #32]
 800877e:	f240 4344 	movw	r3, #1092	; 0x444
 8008782:	4013      	ands	r3, r2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d107      	bne.n	8008798 <HAL_TIM_OnePulse_Stop_IT+0x80>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	6812      	ldr	r2, [r2, #0]
 8008790:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008792:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008796:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
   __HAL_TIM_DISABLE(htim);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6a1a      	ldr	r2, [r3, #32]
 800879e:	f241 1311 	movw	r3, #4369	; 0x1111
 80087a2:	4013      	ands	r3, r2
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10f      	bne.n	80087c8 <HAL_TIM_OnePulse_Stop_IT+0xb0>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6a1a      	ldr	r2, [r3, #32]
 80087ae:	f240 4344 	movw	r3, #1092	; 0x444
 80087b2:	4013      	ands	r3, r2
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d107      	bne.n	80087c8 <HAL_TIM_OnePulse_Stop_IT+0xb0>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	6812      	ldr	r2, [r2, #0]
 80087c0:	6812      	ldr	r2, [r2, #0]
 80087c2:	f022 0201 	bic.w	r2, r2, #1
 80087c6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3708      	adds	r7, #8
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
 80087d2:	bf00      	nop
 80087d4:	40012c00 	.word	0x40012c00

080087d8 <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b086      	sub	sp, #24
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80087e2:	2300      	movs	r3, #0
 80087e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 80087e6:	2300      	movs	r3, #0
 80087e8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80087ea:	2300      	movs	r3, #0
 80087ec:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d101      	bne.n	80087f8 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e081      	b.n	80088fc <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087fe:	b2db      	uxtb	r3, r3
 8008800:	2b00      	cmp	r3, #0
 8008802:	d106      	bne.n	8008812 <HAL_TIM_Encoder_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 f8a9 	bl	8008964 <HAL_TIM_Encoder_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2202      	movs	r2, #2
 8008816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	6812      	ldr	r2, [r2, #0]
 8008822:	6892      	ldr	r2, [r2, #8]
 8008824:	f022 0207 	bic.w	r2, r2, #7
 8008828:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	3304      	adds	r3, #4
 8008832:	4619      	mov	r1, r3
 8008834:	4610      	mov	r0, r2
 8008836:	f001 fcfe 	bl	800a236 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	699b      	ldr	r3, [r3, #24]
 8008848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	6a1b      	ldr	r3, [r3, #32]
 8008850:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	4313      	orrs	r3, r2
 800885a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008862:	f023 0303 	bic.w	r3, r3, #3
 8008866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	689a      	ldr	r2, [r3, #8]
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	699b      	ldr	r3, [r3, #24]
 8008870:	021b      	lsls	r3, r3, #8
 8008872:	4313      	orrs	r3, r2
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	4313      	orrs	r3, r2
 8008878:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008880:	f023 030c 	bic.w	r3, r3, #12
 8008884:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800888c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008890:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	68da      	ldr	r2, [r3, #12]
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	69db      	ldr	r3, [r3, #28]
 800889a:	021b      	lsls	r3, r3, #8
 800889c:	4313      	orrs	r3, r2
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	011a      	lsls	r2, r3, #4
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	6a1b      	ldr	r3, [r3, #32]
 80088ae:	031b      	lsls	r3, r3, #12
 80088b0:	4313      	orrs	r3, r2
 80088b2:	693a      	ldr	r2, [r7, #16]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80088be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80088c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	685a      	ldr	r2, [r3, #4]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	695b      	ldr	r3, [r3, #20]
 80088d0:	011b      	lsls	r3, r3, #4
 80088d2:	4313      	orrs	r3, r2
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	697a      	ldr	r2, [r7, #20]
 80088e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <HAL_TIM_Encoder_DeInit>:
  * @brief  DeInitializes the TIM Encoder interface 
  * @param  htim : TIM Encoder handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2202      	movs	r2, #2
 8008910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	6a1a      	ldr	r2, [r3, #32]
 800891a:	f241 1311 	movw	r3, #4369	; 0x1111
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10f      	bne.n	8008944 <HAL_TIM_Encoder_DeInit+0x40>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6a1a      	ldr	r2, [r3, #32]
 800892a:	f240 4344 	movw	r3, #1092	; 0x444
 800892e:	4013      	ands	r3, r2
 8008930:	2b00      	cmp	r3, #0
 8008932:	d107      	bne.n	8008944 <HAL_TIM_Encoder_DeInit+0x40>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	6812      	ldr	r2, [r2, #0]
 800893c:	6812      	ldr	r2, [r2, #0]
 800893e:	f022 0201 	bic.w	r2, r2, #1
 8008942:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Encoder_MspDeInit(htim);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 f816 	bl	8008976 <HAL_TIM_Encoder_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800895a:	2300      	movs	r3, #0
}
 800895c:	4618      	mov	r0, r3
 800895e:	3708      	adds	r7, #8
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 800896c:	bf00      	nop
 800896e:	370c      	adds	r7, #12
 8008970:	46bd      	mov	sp, r7
 8008972:	bc80      	pop	{r7}
 8008974:	4770      	bx	lr

08008976 <HAL_TIM_Encoder_MspDeInit>:
  * @brief  DeInitializes TIM Encoder Interface MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
{
 8008976:	b480      	push	{r7}
 8008978:	b083      	sub	sp, #12
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
   */
}
 800897e:	bf00      	nop
 8008980:	370c      	adds	r7, #12
 8008982:	46bd      	mov	sp, r7
 8008984:	bc80      	pop	{r7}
 8008986:	4770      	bx	lr

08008988 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b082      	sub	sp, #8
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d002      	beq.n	800899e <HAL_TIM_Encoder_Start+0x16>
 8008998:	2b04      	cmp	r3, #4
 800899a:	d008      	beq.n	80089ae <HAL_TIM_Encoder_Start+0x26>
 800899c:	e00f      	b.n	80089be <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	2201      	movs	r2, #1
 80089a4:	2100      	movs	r1, #0
 80089a6:	4618      	mov	r0, r3
 80089a8:	f002 f8aa 	bl	800ab00 <TIM_CCxChannelCmd>
      break;
 80089ac:	e016      	b.n	80089dc <HAL_TIM_Encoder_Start+0x54>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2201      	movs	r2, #1
 80089b4:	2104      	movs	r1, #4
 80089b6:	4618      	mov	r0, r3
 80089b8:	f002 f8a2 	bl	800ab00 <TIM_CCxChannelCmd>
      break;
 80089bc:	e00e      	b.n	80089dc <HAL_TIM_Encoder_Start+0x54>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2201      	movs	r2, #1
 80089c4:	2100      	movs	r1, #0
 80089c6:	4618      	mov	r0, r3
 80089c8:	f002 f89a 	bl	800ab00 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2201      	movs	r2, #1
 80089d2:	2104      	movs	r1, #4
 80089d4:	4618      	mov	r0, r3
 80089d6:	f002 f893 	bl	800ab00 <TIM_CCxChannelCmd>
     break;
 80089da:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	6812      	ldr	r2, [r2, #0]
 80089e4:	6812      	ldr	r2, [r2, #0]
 80089e6:	f042 0201 	orr.w	r2, r2, #1
 80089ea:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b082      	sub	sp, #8
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
 80089fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

   /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d002      	beq.n	8008a0c <HAL_TIM_Encoder_Stop+0x16>
 8008a06:	2b04      	cmp	r3, #4
 8008a08:	d008      	beq.n	8008a1c <HAL_TIM_Encoder_Stop+0x26>
 8008a0a:	e00f      	b.n	8008a2c <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2200      	movs	r2, #0
 8008a12:	2100      	movs	r1, #0
 8008a14:	4618      	mov	r0, r3
 8008a16:	f002 f873 	bl	800ab00 <TIM_CCxChannelCmd>
      break;
 8008a1a:	e016      	b.n	8008a4a <HAL_TIM_Encoder_Stop+0x54>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2200      	movs	r2, #0
 8008a22:	2104      	movs	r1, #4
 8008a24:	4618      	mov	r0, r3
 8008a26:	f002 f86b 	bl	800ab00 <TIM_CCxChannelCmd>
      break;
 8008a2a:	e00e      	b.n	8008a4a <HAL_TIM_Encoder_Stop+0x54>
  }
    default :
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2200      	movs	r2, #0
 8008a32:	2100      	movs	r1, #0
 8008a34:	4618      	mov	r0, r3
 8008a36:	f002 f863 	bl	800ab00 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	2104      	movs	r1, #4
 8008a42:	4618      	mov	r0, r3
 8008a44:	f002 f85c 	bl	800ab00 <TIM_CCxChannelCmd>
     break;
 8008a48:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6a1a      	ldr	r2, [r3, #32]
 8008a50:	f241 1311 	movw	r3, #4369	; 0x1111
 8008a54:	4013      	ands	r3, r2
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10f      	bne.n	8008a7a <HAL_TIM_Encoder_Stop+0x84>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6a1a      	ldr	r2, [r3, #32]
 8008a60:	f240 4344 	movw	r3, #1092	; 0x444
 8008a64:	4013      	ands	r3, r2
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d107      	bne.n	8008a7a <HAL_TIM_Encoder_Stop+0x84>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	6812      	ldr	r2, [r2, #0]
 8008a72:	6812      	ldr	r2, [r2, #0]
 8008a74:	f022 0201 	bic.w	r2, r2, #1
 8008a78:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b082      	sub	sp, #8
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d002      	beq.n	8008a9a <HAL_TIM_Encoder_Start_IT+0x16>
 8008a94:	2b04      	cmp	r3, #4
 8008a96:	d010      	beq.n	8008aba <HAL_TIM_Encoder_Start_IT+0x36>
 8008a98:	e01f      	b.n	8008ada <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f002 f82c 	bl	800ab00 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	6812      	ldr	r2, [r2, #0]
 8008ab0:	68d2      	ldr	r2, [r2, #12]
 8008ab2:	f042 0202 	orr.w	r2, r2, #2
 8008ab6:	60da      	str	r2, [r3, #12]
      break;
 8008ab8:	e02e      	b.n	8008b18 <HAL_TIM_Encoder_Start_IT+0x94>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	2104      	movs	r1, #4
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f002 f81c 	bl	800ab00 <TIM_CCxChannelCmd>
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	6812      	ldr	r2, [r2, #0]
 8008ad0:	68d2      	ldr	r2, [r2, #12]
 8008ad2:	f042 0204 	orr.w	r2, r2, #4
 8008ad6:	60da      	str	r2, [r3, #12]
      break;
 8008ad8:	e01e      	b.n	8008b18 <HAL_TIM_Encoder_Start_IT+0x94>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f002 f80c 	bl	800ab00 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	2201      	movs	r2, #1
 8008aee:	2104      	movs	r1, #4
 8008af0:	4618      	mov	r0, r3
 8008af2:	f002 f805 	bl	800ab00 <TIM_CCxChannelCmd>
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	6812      	ldr	r2, [r2, #0]
 8008afe:	68d2      	ldr	r2, [r2, #12]
 8008b00:	f042 0202 	orr.w	r2, r2, #2
 8008b04:	60da      	str	r2, [r3, #12]
     __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	6812      	ldr	r2, [r2, #0]
 8008b0e:	68d2      	ldr	r2, [r2, #12]
 8008b10:	f042 0204 	orr.w	r2, r2, #4
 8008b14:	60da      	str	r2, [r3, #12]
     break;
 8008b16:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	6812      	ldr	r2, [r2, #0]
 8008b20:	6812      	ldr	r2, [r2, #0]
 8008b22:	f042 0201 	orr.w	r2, r2, #1
 8008b26:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008b28:	2300      	movs	r3, #0
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3708      	adds	r7, #8
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}

08008b32 <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b32:	b580      	push	{r7, lr}
 8008b34:	b082      	sub	sp, #8
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
 8008b3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if(Channel == TIM_CHANNEL_1)
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10f      	bne.n	8008b62 <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	2200      	movs	r2, #0
 8008b48:	2100      	movs	r1, #0
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f001 ffd8 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	6812      	ldr	r2, [r2, #0]
 8008b58:	68d2      	ldr	r2, [r2, #12]
 8008b5a:	f022 0202 	bic.w	r2, r2, #2
 8008b5e:	60da      	str	r2, [r3, #12]
 8008b60:	e030      	b.n	8008bc4 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if(Channel == TIM_CHANNEL_2)
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	2b04      	cmp	r3, #4
 8008b66:	d10f      	bne.n	8008b88 <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2104      	movs	r1, #4
 8008b70:	4618      	mov	r0, r3
 8008b72:	f001 ffc5 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	6812      	ldr	r2, [r2, #0]
 8008b7e:	68d2      	ldr	r2, [r2, #12]
 8008b80:	f022 0204 	bic.w	r2, r2, #4
 8008b84:	60da      	str	r2, [r3, #12]
 8008b86:	e01d      	b.n	8008bc4 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	2100      	movs	r1, #0
 8008b90:	4618      	mov	r0, r3
 8008b92:	f001 ffb5 	bl	800ab00 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	2104      	movs	r1, #4
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	f001 ffae 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	6812      	ldr	r2, [r2, #0]
 8008bac:	68d2      	ldr	r2, [r2, #12]
 8008bae:	f022 0202 	bic.w	r2, r2, #2
 8008bb2:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	6812      	ldr	r2, [r2, #0]
 8008bbc:	68d2      	ldr	r2, [r2, #12]
 8008bbe:	f022 0204 	bic.w	r2, r2, #4
 8008bc2:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	6a1a      	ldr	r2, [r3, #32]
 8008bca:	f241 1311 	movw	r3, #4369	; 0x1111
 8008bce:	4013      	ands	r3, r2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10f      	bne.n	8008bf4 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	6a1a      	ldr	r2, [r3, #32]
 8008bda:	f240 4344 	movw	r3, #1092	; 0x444
 8008bde:	4013      	ands	r3, r2
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d107      	bne.n	8008bf4 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	6812      	ldr	r2, [r2, #0]
 8008bec:	6812      	ldr	r2, [r2, #0]
 8008bee:	f022 0201 	bic.w	r2, r2, #1
 8008bf2:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008bfc:	2300      	movs	r3, #0
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3708      	adds	r7, #8
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}

08008c06 <HAL_TIM_Encoder_Start_DMA>:
  * @param  pData2 : The destination Buffer address for IC2.
  * @param  Length : The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, uint32_t *pData2, uint16_t Length)
{
 8008c06:	b580      	push	{r7, lr}
 8008c08:	b084      	sub	sp, #16
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	60f8      	str	r0, [r7, #12]
 8008c0e:	60b9      	str	r1, [r7, #8]
 8008c10:	607a      	str	r2, [r7, #4]
 8008c12:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  if((htim->State == HAL_TIM_STATE_BUSY))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	2b02      	cmp	r3, #2
 8008c1e:	d101      	bne.n	8008c24 <HAL_TIM_Encoder_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 8008c20:	2302      	movs	r3, #2
 8008c22:	e0bc      	b.n	8008d9e <HAL_TIM_Encoder_Start_DMA+0x198>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	2b01      	cmp	r3, #1
 8008c2e:	d10e      	bne.n	8008c4e <HAL_TIM_Encoder_Start_DMA+0x48>
  {
    if((((pData1 == 0U) || (pData2 == 0U) )) && (Length > 0U))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d002      	beq.n	8008c3c <HAL_TIM_Encoder_Start_DMA+0x36>
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d104      	bne.n	8008c46 <HAL_TIM_Encoder_Start_DMA+0x40>
 8008c3c:	8b3b      	ldrh	r3, [r7, #24]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d001      	beq.n	8008c46 <HAL_TIM_Encoder_Start_DMA+0x40>
    {
      return HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e0ab      	b.n	8008d9e <HAL_TIM_Encoder_Start_DMA+0x198>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2202      	movs	r2, #2
 8008c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }

  switch (Channel)
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	2b04      	cmp	r3, #4
 8008c52:	d02e      	beq.n	8008cb2 <HAL_TIM_Encoder_Start_DMA+0xac>
 8008c54:	2b18      	cmp	r3, #24
 8008c56:	d056      	beq.n	8008d06 <HAL_TIM_Encoder_Start_DMA+0x100>
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d000      	beq.n	8008c5e <HAL_TIM_Encoder_Start_DMA+0x58>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
    }
    break;

    default:
    break;
 8008c5c:	e09e      	b.n	8008d9c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c62:	4a51      	ldr	r2, [pc, #324]	; (8008da8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8008c64:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6a:	4a50      	ldr	r2, [pc, #320]	; (8008dac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8008c6c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t )pData1, Length);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	3334      	adds	r3, #52	; 0x34
 8008c78:	4619      	mov	r1, r3
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	8b3b      	ldrh	r3, [r7, #24]
 8008c7e:	f7fb fb51 	bl	8004324 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	6812      	ldr	r2, [r2, #0]
 8008c8a:	68d2      	ldr	r2, [r2, #12]
 8008c8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c90:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68fa      	ldr	r2, [r7, #12]
 8008c98:	6812      	ldr	r2, [r2, #0]
 8008c9a:	6812      	ldr	r2, [r2, #0]
 8008c9c:	f042 0201 	orr.w	r2, r2, #1
 8008ca0:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	2100      	movs	r1, #0
 8008caa:	4618      	mov	r0, r3
 8008cac:	f001 ff28 	bl	800ab00 <TIM_CCxChannelCmd>
    break;
 8008cb0:	e074      	b.n	8008d9c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cb6:	4a3c      	ldr	r2, [pc, #240]	; (8008da8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8008cb8:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cbe:	4a3b      	ldr	r2, [pc, #236]	; (8008dac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8008cc0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	3338      	adds	r3, #56	; 0x38
 8008ccc:	4619      	mov	r1, r3
 8008cce:	683a      	ldr	r2, [r7, #0]
 8008cd0:	8b3b      	ldrh	r3, [r7, #24]
 8008cd2:	f7fb fb27 	bl	8004324 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68fa      	ldr	r2, [r7, #12]
 8008cdc:	6812      	ldr	r2, [r2, #0]
 8008cde:	68d2      	ldr	r2, [r2, #12]
 8008ce0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ce4:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE(htim);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68fa      	ldr	r2, [r7, #12]
 8008cec:	6812      	ldr	r2, [r2, #0]
 8008cee:	6812      	ldr	r2, [r2, #0]
 8008cf0:	f042 0201 	orr.w	r2, r2, #1
 8008cf4:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	2104      	movs	r1, #4
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f001 fefe 	bl	800ab00 <TIM_CCxChannelCmd>
    break;
 8008d04:	e04a      	b.n	8008d9c <HAL_TIM_Encoder_Start_DMA+0x196>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0a:	4a27      	ldr	r2, [pc, #156]	; (8008da8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8008d0c:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d12:	4a26      	ldr	r2, [pc, #152]	; (8008dac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8008d14:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	3334      	adds	r3, #52	; 0x34
 8008d20:	4619      	mov	r1, r3
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	8b3b      	ldrh	r3, [r7, #24]
 8008d26:	f7fb fafd 	bl	8004324 <HAL_DMA_Start_IT>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d2e:	4a1e      	ldr	r2, [pc, #120]	; (8008da8 <HAL_TIM_Encoder_Start_DMA+0x1a2>)
 8008d30:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d36:	4a1d      	ldr	r2, [pc, #116]	; (8008dac <HAL_TIM_Encoder_Start_DMA+0x1a6>)
 8008d38:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	3338      	adds	r3, #56	; 0x38
 8008d44:	4619      	mov	r1, r3
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	8b3b      	ldrh	r3, [r7, #24]
 8008d4a:	f7fb faeb 	bl	8004324 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE(htim);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	6812      	ldr	r2, [r2, #0]
 8008d56:	6812      	ldr	r2, [r2, #0]
 8008d58:	f042 0201 	orr.w	r2, r2, #1
 8008d5c:	601a      	str	r2, [r3, #0]
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	2201      	movs	r2, #1
 8008d64:	2100      	movs	r1, #0
 8008d66:	4618      	mov	r0, r3
 8008d68:	f001 feca 	bl	800ab00 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2201      	movs	r2, #1
 8008d72:	2104      	movs	r1, #4
 8008d74:	4618      	mov	r0, r3
 8008d76:	f001 fec3 	bl	800ab00 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	6812      	ldr	r2, [r2, #0]
 8008d82:	68d2      	ldr	r2, [r2, #12]
 8008d84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d88:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68fa      	ldr	r2, [r7, #12]
 8008d90:	6812      	ldr	r2, [r2, #0]
 8008d92:	68d2      	ldr	r2, [r2, #12]
 8008d94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008d98:	60da      	str	r2, [r3, #12]
    break;
 8008d9a:	bf00      	nop
  }
  /* Return function status */
  return HAL_OK;
 8008d9c:	2300      	movs	r3, #0
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3710      	adds	r7, #16
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}
 8008da6:	bf00      	nop
 8008da8:	0800a17f 	.word	0x0800a17f
 8008dac:	0800a0eb 	.word	0x0800a0eb

08008db0 <HAL_TIM_Encoder_Stop_DMA>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if(Channel == TIM_CHANNEL_1)
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d10f      	bne.n	8008de0 <HAL_TIM_Encoder_Stop_DMA+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f001 fe99 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6812      	ldr	r2, [r2, #0]
 8008dd6:	68d2      	ldr	r2, [r2, #12]
 8008dd8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008ddc:	60da      	str	r2, [r3, #12]
 8008dde:	e030      	b.n	8008e42 <HAL_TIM_Encoder_Stop_DMA+0x92>
  }
  else if(Channel == TIM_CHANNEL_2)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	2b04      	cmp	r3, #4
 8008de4:	d10f      	bne.n	8008e06 <HAL_TIM_Encoder_Stop_DMA+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2200      	movs	r2, #0
 8008dec:	2104      	movs	r1, #4
 8008dee:	4618      	mov	r0, r3
 8008df0:	f001 fe86 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	6812      	ldr	r2, [r2, #0]
 8008dfc:	68d2      	ldr	r2, [r2, #12]
 8008dfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e02:	60da      	str	r2, [r3, #12]
 8008e04:	e01d      	b.n	8008e42 <HAL_TIM_Encoder_Stop_DMA+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	2100      	movs	r1, #0
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 fe76 	bl	800ab00 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	2104      	movs	r1, #4
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f001 fe6f 	bl	800ab00 <TIM_CCxChannelCmd>

    /* Disable the capture compare DMA Request 1 and 2 */
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	687a      	ldr	r2, [r7, #4]
 8008e28:	6812      	ldr	r2, [r2, #0]
 8008e2a:	68d2      	ldr	r2, [r2, #12]
 8008e2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008e30:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	6812      	ldr	r2, [r2, #0]
 8008e3a:	68d2      	ldr	r2, [r2, #12]
 8008e3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e40:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	6a1a      	ldr	r2, [r3, #32]
 8008e48:	f241 1311 	movw	r3, #4369	; 0x1111
 8008e4c:	4013      	ands	r3, r2
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10f      	bne.n	8008e72 <HAL_TIM_Encoder_Stop_DMA+0xc2>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	6a1a      	ldr	r2, [r3, #32]
 8008e58:	f240 4344 	movw	r3, #1092	; 0x444
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d107      	bne.n	8008e72 <HAL_TIM_Encoder_Stop_DMA+0xc2>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	6812      	ldr	r2, [r2, #0]
 8008e6a:	6812      	ldr	r2, [r2, #0]
 8008e6c:	f022 0201 	bic.w	r2, r2, #1
 8008e70:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2201      	movs	r2, #1
 8008e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3708      	adds	r7, #8
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	f003 0302 	and.w	r3, r3, #2
 8008e96:	2b02      	cmp	r3, #2
 8008e98:	d122      	bne.n	8008ee0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	f003 0302 	and.w	r3, r3, #2
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	d11b      	bne.n	8008ee0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f06f 0202 	mvn.w	r2, #2
 8008eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	f003 0303 	and.w	r3, r3, #3
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d003      	beq.n	8008ece <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f005 fd3c 	bl	800e944 <HAL_TIM_IC_CaptureCallback>
 8008ecc:	e005      	b.n	8008eda <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f001 f890 	bl	8009ff4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f001 f89f 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	691b      	ldr	r3, [r3, #16]
 8008ee6:	f003 0304 	and.w	r3, r3, #4
 8008eea:	2b04      	cmp	r3, #4
 8008eec:	d122      	bne.n	8008f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	f003 0304 	and.w	r3, r3, #4
 8008ef8:	2b04      	cmp	r3, #4
 8008efa:	d11b      	bne.n	8008f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f06f 0204 	mvn.w	r2, #4
 8008f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2202      	movs	r2, #2
 8008f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	699b      	ldr	r3, [r3, #24]
 8008f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d003      	beq.n	8008f22 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f005 fd12 	bl	800e944 <HAL_TIM_IC_CaptureCallback>
 8008f20:	e005      	b.n	8008f2e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f001 f866 	bl	8009ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 f875 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2200      	movs	r2, #0
 8008f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	f003 0308 	and.w	r3, r3, #8
 8008f3e:	2b08      	cmp	r3, #8
 8008f40:	d122      	bne.n	8008f88 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	68db      	ldr	r3, [r3, #12]
 8008f48:	f003 0308 	and.w	r3, r3, #8
 8008f4c:	2b08      	cmp	r3, #8
 8008f4e:	d11b      	bne.n	8008f88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f06f 0208 	mvn.w	r2, #8
 8008f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2204      	movs	r2, #4
 8008f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	69db      	ldr	r3, [r3, #28]
 8008f66:	f003 0303 	and.w	r3, r3, #3
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d003      	beq.n	8008f76 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f005 fce8 	bl	800e944 <HAL_TIM_IC_CaptureCallback>
 8008f74:	e005      	b.n	8008f82 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f001 f83c 	bl	8009ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f001 f84b 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	691b      	ldr	r3, [r3, #16]
 8008f8e:	f003 0310 	and.w	r3, r3, #16
 8008f92:	2b10      	cmp	r3, #16
 8008f94:	d122      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	f003 0310 	and.w	r3, r3, #16
 8008fa0:	2b10      	cmp	r3, #16
 8008fa2:	d11b      	bne.n	8008fdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f06f 0210 	mvn.w	r2, #16
 8008fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2208      	movs	r2, #8
 8008fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	69db      	ldr	r3, [r3, #28]
 8008fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d003      	beq.n	8008fca <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f005 fcbe 	bl	800e944 <HAL_TIM_IC_CaptureCallback>
 8008fc8:	e005      	b.n	8008fd6 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f001 f812 	bl	8009ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f001 f821 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	691b      	ldr	r3, [r3, #16]
 8008fe2:	f003 0301 	and.w	r3, r3, #1
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d10e      	bne.n	8009008 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d107      	bne.n	8009008 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f06f 0201 	mvn.w	r2, #1
 8009000:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 ffed 	bl	8009fe2 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009012:	2b80      	cmp	r3, #128	; 0x80
 8009014:	d10e      	bne.n	8009034 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009020:	2b80      	cmp	r3, #128	; 0x80
 8009022:	d107      	bne.n	8009034 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800902c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800902e:	6878      	ldr	r0, [r7, #4]
 8009030:	f002 ff81 	bl	800bf36 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	691b      	ldr	r3, [r3, #16]
 800903a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800903e:	2b40      	cmp	r3, #64	; 0x40
 8009040:	d10e      	bne.n	8009060 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800904c:	2b40      	cmp	r3, #64	; 0x40
 800904e:	d107      	bne.n	8009060 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009058:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f000 ffe5 	bl	800a02a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	691b      	ldr	r3, [r3, #16]
 8009066:	f003 0320 	and.w	r3, r3, #32
 800906a:	2b20      	cmp	r3, #32
 800906c:	d10e      	bne.n	800908c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	f003 0320 	and.w	r3, r3, #32
 8009078:	2b20      	cmp	r3, #32
 800907a:	d107      	bne.n	800908c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f06f 0220 	mvn.w	r2, #32
 8009084:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f002 ff4c 	bl	800bf24 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800908c:	bf00      	nop
 800908e:	3708      	adds	r7, #8
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <HAL_TIM_OC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Check input state */
  __HAL_LOCK(htim);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d101      	bne.n	80090ae <HAL_TIM_OC_ConfigChannel+0x1a>
 80090aa:	2302      	movs	r3, #2
 80090ac:	e04e      	b.n	800914c <HAL_TIM_OC_ConfigChannel+0xb8>
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2201      	movs	r2, #1
 80090b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2202      	movs	r2, #2
 80090ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2b0c      	cmp	r3, #12
 80090c2:	d839      	bhi.n	8009138 <HAL_TIM_OC_ConfigChannel+0xa4>
 80090c4:	a201      	add	r2, pc, #4	; (adr r2, 80090cc <HAL_TIM_OC_ConfigChannel+0x38>)
 80090c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ca:	bf00      	nop
 80090cc:	08009101 	.word	0x08009101
 80090d0:	08009139 	.word	0x08009139
 80090d4:	08009139 	.word	0x08009139
 80090d8:	08009139 	.word	0x08009139
 80090dc:	0800910f 	.word	0x0800910f
 80090e0:	08009139 	.word	0x08009139
 80090e4:	08009139 	.word	0x08009139
 80090e8:	08009139 	.word	0x08009139
 80090ec:	0800911d 	.word	0x0800911d
 80090f0:	08009139 	.word	0x08009139
 80090f4:	08009139 	.word	0x08009139
 80090f8:	08009139 	.word	0x08009139
 80090fc:	0800912b 	.word	0x0800912b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	68b9      	ldr	r1, [r7, #8]
 8009106:	4618      	mov	r0, r3
 8009108:	f001 f906 	bl	800a318 <TIM_OC1_SetConfig>
    }
    break;
 800910c:	e015      	b.n	800913a <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	68b9      	ldr	r1, [r7, #8]
 8009114:	4618      	mov	r0, r3
 8009116:	f001 f96b 	bl	800a3f0 <TIM_OC2_SetConfig>
    }
    break;
 800911a:	e00e      	b.n	800913a <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_3:
    {
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68b9      	ldr	r1, [r7, #8]
 8009122:	4618      	mov	r0, r3
 8009124:	f001 f9d4 	bl	800a4d0 <TIM_OC3_SetConfig>
    }
    break;
 8009128:	e007      	b.n	800913a <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
       /* Configure the TIM Channel 4 in Output Compare */
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68b9      	ldr	r1, [r7, #8]
 8009130:	4618      	mov	r0, r3
 8009132:	f001 fa3d 	bl	800a5b0 <TIM_OC4_SetConfig>
    }
    break;
 8009136:	e000      	b.n	800913a <HAL_TIM_OC_ConfigChannel+0xa6>

    default:
    break;
 8009138:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	2201      	movs	r2, #1
 800913e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}

08009154 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	60b9      	str	r1, [r7, #8]
 800915e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009166:	2b01      	cmp	r3, #1
 8009168:	d101      	bne.n	800916e <HAL_TIM_IC_ConfigChannel+0x1a>
 800916a:	2302      	movs	r3, #2
 800916c:	e08a      	b.n	8009284 <HAL_TIM_IC_ConfigChannel+0x130>
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2201      	movs	r2, #1
 8009172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2202      	movs	r2, #2
 800917a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d11b      	bne.n	80091bc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6818      	ldr	r0, [r3, #0]
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	6819      	ldr	r1, [r3, #0]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	685a      	ldr	r2, [r3, #4]
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	f001 faeb 	bl	800a76e <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	68fa      	ldr	r2, [r7, #12]
 800919e:	6812      	ldr	r2, [r2, #0]
 80091a0:	6992      	ldr	r2, [r2, #24]
 80091a2:	f022 020c 	bic.w	r2, r2, #12
 80091a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68fa      	ldr	r2, [r7, #12]
 80091ae:	6812      	ldr	r2, [r2, #0]
 80091b0:	6991      	ldr	r1, [r2, #24]
 80091b2:	68ba      	ldr	r2, [r7, #8]
 80091b4:	6892      	ldr	r2, [r2, #8]
 80091b6:	430a      	orrs	r2, r1
 80091b8:	619a      	str	r2, [r3, #24]
 80091ba:	e05a      	b.n	8009272 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2b04      	cmp	r3, #4
 80091c0:	d11c      	bne.n	80091fc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	6818      	ldr	r0, [r3, #0]
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	6819      	ldr	r1, [r3, #0]
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	68db      	ldr	r3, [r3, #12]
 80091d2:	f001 fb63 	bl	800a89c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	6812      	ldr	r2, [r2, #0]
 80091de:	6992      	ldr	r2, [r2, #24]
 80091e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80091e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	68fa      	ldr	r2, [r7, #12]
 80091ec:	6812      	ldr	r2, [r2, #0]
 80091ee:	6991      	ldr	r1, [r2, #24]
 80091f0:	68ba      	ldr	r2, [r7, #8]
 80091f2:	6892      	ldr	r2, [r2, #8]
 80091f4:	0212      	lsls	r2, r2, #8
 80091f6:	430a      	orrs	r2, r1
 80091f8:	619a      	str	r2, [r3, #24]
 80091fa:	e03a      	b.n	8009272 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b08      	cmp	r3, #8
 8009200:	d11b      	bne.n	800923a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6818      	ldr	r0, [r3, #0]
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	6819      	ldr	r1, [r3, #0]
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	f001 fbb6 	bl	800a982 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	6812      	ldr	r2, [r2, #0]
 800921e:	69d2      	ldr	r2, [r2, #28]
 8009220:	f022 020c 	bic.w	r2, r2, #12
 8009224:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	6812      	ldr	r2, [r2, #0]
 800922e:	69d1      	ldr	r1, [r2, #28]
 8009230:	68ba      	ldr	r2, [r7, #8]
 8009232:	6892      	ldr	r2, [r2, #8]
 8009234:	430a      	orrs	r2, r1
 8009236:	61da      	str	r2, [r3, #28]
 8009238:	e01b      	b.n	8009272 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6818      	ldr	r0, [r3, #0]
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	6819      	ldr	r1, [r3, #0]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	68db      	ldr	r3, [r3, #12]
 800924a:	f001 fbd9 	bl	800aa00 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68fa      	ldr	r2, [r7, #12]
 8009254:	6812      	ldr	r2, [r2, #0]
 8009256:	69d2      	ldr	r2, [r2, #28]
 8009258:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800925c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	68fa      	ldr	r2, [r7, #12]
 8009264:	6812      	ldr	r2, [r2, #0]
 8009266:	69d1      	ldr	r1, [r2, #28]
 8009268:	68ba      	ldr	r2, [r7, #8]
 800926a:	6892      	ldr	r2, [r2, #8]
 800926c:	0212      	lsls	r2, r2, #8
 800926e:	430a      	orrs	r2, r1
 8009270:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009282:	2300      	movs	r3, #0
}
 8009284:	4618      	mov	r0, r3
 8009286:	3710      	adds	r7, #16
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}

0800928c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d101      	bne.n	80092a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80092a2:	2302      	movs	r3, #2
 80092a4:	e0b4      	b.n	8009410 <HAL_TIM_PWM_ConfigChannel+0x184>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2202      	movs	r2, #2
 80092b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2b0c      	cmp	r3, #12
 80092ba:	f200 809f 	bhi.w	80093fc <HAL_TIM_PWM_ConfigChannel+0x170>
 80092be:	a201      	add	r2, pc, #4	; (adr r2, 80092c4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80092c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092c4:	080092f9 	.word	0x080092f9
 80092c8:	080093fd 	.word	0x080093fd
 80092cc:	080093fd 	.word	0x080093fd
 80092d0:	080093fd 	.word	0x080093fd
 80092d4:	08009339 	.word	0x08009339
 80092d8:	080093fd 	.word	0x080093fd
 80092dc:	080093fd 	.word	0x080093fd
 80092e0:	080093fd 	.word	0x080093fd
 80092e4:	0800937b 	.word	0x0800937b
 80092e8:	080093fd 	.word	0x080093fd
 80092ec:	080093fd 	.word	0x080093fd
 80092f0:	080093fd 	.word	0x080093fd
 80092f4:	080093bb 	.word	0x080093bb
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	68b9      	ldr	r1, [r7, #8]
 80092fe:	4618      	mov	r0, r3
 8009300:	f001 f80a 	bl	800a318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	6812      	ldr	r2, [r2, #0]
 800930c:	6992      	ldr	r2, [r2, #24]
 800930e:	f042 0208 	orr.w	r2, r2, #8
 8009312:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	68fa      	ldr	r2, [r7, #12]
 800931a:	6812      	ldr	r2, [r2, #0]
 800931c:	6992      	ldr	r2, [r2, #24]
 800931e:	f022 0204 	bic.w	r2, r2, #4
 8009322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	6812      	ldr	r2, [r2, #0]
 800932c:	6991      	ldr	r1, [r2, #24]
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	6912      	ldr	r2, [r2, #16]
 8009332:	430a      	orrs	r2, r1
 8009334:	619a      	str	r2, [r3, #24]
    }
    break;
 8009336:	e062      	b.n	80093fe <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	68b9      	ldr	r1, [r7, #8]
 800933e:	4618      	mov	r0, r3
 8009340:	f001 f856 	bl	800a3f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	6812      	ldr	r2, [r2, #0]
 800934c:	6992      	ldr	r2, [r2, #24]
 800934e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	68fa      	ldr	r2, [r7, #12]
 800935a:	6812      	ldr	r2, [r2, #0]
 800935c:	6992      	ldr	r2, [r2, #24]
 800935e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68fa      	ldr	r2, [r7, #12]
 800936a:	6812      	ldr	r2, [r2, #0]
 800936c:	6991      	ldr	r1, [r2, #24]
 800936e:	68ba      	ldr	r2, [r7, #8]
 8009370:	6912      	ldr	r2, [r2, #16]
 8009372:	0212      	lsls	r2, r2, #8
 8009374:	430a      	orrs	r2, r1
 8009376:	619a      	str	r2, [r3, #24]
    }
    break;
 8009378:	e041      	b.n	80093fe <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68b9      	ldr	r1, [r7, #8]
 8009380:	4618      	mov	r0, r3
 8009382:	f001 f8a5 	bl	800a4d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	6812      	ldr	r2, [r2, #0]
 800938e:	69d2      	ldr	r2, [r2, #28]
 8009390:	f042 0208 	orr.w	r2, r2, #8
 8009394:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	6812      	ldr	r2, [r2, #0]
 800939e:	69d2      	ldr	r2, [r2, #28]
 80093a0:	f022 0204 	bic.w	r2, r2, #4
 80093a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	6812      	ldr	r2, [r2, #0]
 80093ae:	69d1      	ldr	r1, [r2, #28]
 80093b0:	68ba      	ldr	r2, [r7, #8]
 80093b2:	6912      	ldr	r2, [r2, #16]
 80093b4:	430a      	orrs	r2, r1
 80093b6:	61da      	str	r2, [r3, #28]
    }
    break;
 80093b8:	e021      	b.n	80093fe <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	68b9      	ldr	r1, [r7, #8]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f001 f8f5 	bl	800a5b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	6812      	ldr	r2, [r2, #0]
 80093ce:	69d2      	ldr	r2, [r2, #28]
 80093d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093d4:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	6812      	ldr	r2, [r2, #0]
 80093de:	69d2      	ldr	r2, [r2, #28]
 80093e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80093e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68fa      	ldr	r2, [r7, #12]
 80093ec:	6812      	ldr	r2, [r2, #0]
 80093ee:	69d1      	ldr	r1, [r2, #28]
 80093f0:	68ba      	ldr	r2, [r7, #8]
 80093f2:	6912      	ldr	r2, [r2, #16]
 80093f4:	0212      	lsls	r2, r2, #8
 80093f6:	430a      	orrs	r2, r1
 80093f8:	61da      	str	r2, [r3, #28]
    }
    break;
 80093fa:	e000      	b.n	80093fe <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 80093fc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <HAL_TIM_OnePulse_ConfigChannel>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef* sConfig, uint32_t OutputChannel,  uint32_t InputChannel)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b08c      	sub	sp, #48	; 0x30
 800941c:	af00      	add	r7, sp, #0
 800941e:	60f8      	str	r0, [r7, #12]
 8009420:	60b9      	str	r1, [r7, #8]
 8009422:	607a      	str	r2, [r7, #4]
 8009424:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));

  if(OutputChannel != InputChannel)
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	429a      	cmp	r2, r3
 800942c:	f000 80af 	beq.w	800958e <HAL_TIM_OnePulse_ConfigChannel+0x176>
  {
  __HAL_LOCK(htim);
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009436:	2b01      	cmp	r3, #1
 8009438:	d101      	bne.n	800943e <HAL_TIM_OnePulse_ConfigChannel+0x26>
 800943a:	2302      	movs	r3, #2
 800943c:	e0a8      	b.n	8009590 <HAL_TIM_OnePulse_ConfigChannel+0x178>
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2201      	movs	r2, #1
 8009442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2202      	movs	r2, #2
 800944a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Extract the Ouput compare configuration from sConfig structure */
  temp1.OCMode = sConfig->OCMode;
 800944e:	68bb      	ldr	r3, [r7, #8]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	617b      	str	r3, [r7, #20]
  temp1.Pulse = sConfig->Pulse;
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	61bb      	str	r3, [r7, #24]
  temp1.OCPolarity = sConfig->OCPolarity;
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	689b      	ldr	r3, [r3, #8]
 800945e:	61fb      	str	r3, [r7, #28]
  temp1.OCNPolarity = sConfig->OCNPolarity;
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	68db      	ldr	r3, [r3, #12]
 8009464:	623b      	str	r3, [r7, #32]
  temp1.OCIdleState = sConfig->OCIdleState;
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	62bb      	str	r3, [r7, #40]	; 0x28
  temp1.OCNIdleState = sConfig->OCNIdleState;
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	695b      	ldr	r3, [r3, #20]
 8009470:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (OutputChannel)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d002      	beq.n	800947e <HAL_TIM_OnePulse_ConfigChannel+0x66>
 8009478:	2b04      	cmp	r3, #4
 800947a:	d009      	beq.n	8009490 <HAL_TIM_OnePulse_ConfigChannel+0x78>

      TIM_OC2_SetConfig(htim->Instance, &temp1);
    }
    break;
    default:
    break;
 800947c:	e011      	b.n	80094a2 <HAL_TIM_OnePulse_ConfigChannel+0x8a>
      TIM_OC1_SetConfig(htim->Instance, &temp1);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f107 0214 	add.w	r2, r7, #20
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f000 ff45 	bl	800a318 <TIM_OC1_SetConfig>
    break;
 800948e:	e008      	b.n	80094a2 <HAL_TIM_OnePulse_ConfigChannel+0x8a>
      TIM_OC2_SetConfig(htim->Instance, &temp1);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f107 0214 	add.w	r2, r7, #20
 8009498:	4611      	mov	r1, r2
 800949a:	4618      	mov	r0, r3
 800949c:	f000 ffa8 	bl	800a3f0 <TIM_OC2_SetConfig>
    break;
 80094a0:	bf00      	nop
  }
  switch (InputChannel)
 80094a2:	683b      	ldr	r3, [r7, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d002      	beq.n	80094ae <HAL_TIM_OnePulse_ConfigChannel+0x96>
 80094a8:	2b04      	cmp	r3, #4
 80094aa:	d033      	beq.n	8009514 <HAL_TIM_OnePulse_ConfigChannel+0xfc>
      htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
    }
    break;

    default:
    break;
 80094ac:	e065      	b.n	800957a <HAL_TIM_OnePulse_ConfigChannel+0x162>
      TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6818      	ldr	r0, [r3, #0]
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	6999      	ldr	r1, [r3, #24]
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	69da      	ldr	r2, [r3, #28]
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	f001 f956 	bl	800a76e <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68fa      	ldr	r2, [r7, #12]
 80094c8:	6812      	ldr	r2, [r2, #0]
 80094ca:	6992      	ldr	r2, [r2, #24]
 80094cc:	f022 020c 	bic.w	r2, r2, #12
 80094d0:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	6812      	ldr	r2, [r2, #0]
 80094da:	6892      	ldr	r2, [r2, #8]
 80094dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80094e0:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_TS_TI1FP1;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68fa      	ldr	r2, [r7, #12]
 80094e8:	6812      	ldr	r2, [r2, #0]
 80094ea:	6892      	ldr	r2, [r2, #8]
 80094ec:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80094f0:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	68fa      	ldr	r2, [r7, #12]
 80094f8:	6812      	ldr	r2, [r2, #0]
 80094fa:	6892      	ldr	r2, [r2, #8]
 80094fc:	f022 0207 	bic.w	r2, r2, #7
 8009500:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	6812      	ldr	r2, [r2, #0]
 800950a:	6892      	ldr	r2, [r2, #8]
 800950c:	f042 0206 	orr.w	r2, r2, #6
 8009510:	609a      	str	r2, [r3, #8]
    break;
 8009512:	e032      	b.n	800957a <HAL_TIM_OnePulse_ConfigChannel+0x162>
      TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	6818      	ldr	r0, [r3, #0]
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	6999      	ldr	r1, [r3, #24]
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	69da      	ldr	r2, [r3, #28]
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	6a1b      	ldr	r3, [r3, #32]
 8009524:	f001 f9ba 	bl	800a89c <TIM_TI2_SetConfig>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	6812      	ldr	r2, [r2, #0]
 8009530:	6992      	ldr	r2, [r2, #24]
 8009532:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009536:	619a      	str	r2, [r3, #24]
        htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	6812      	ldr	r2, [r2, #0]
 8009540:	6892      	ldr	r2, [r2, #8]
 8009542:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009546:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_TS_TI2FP2;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	6812      	ldr	r2, [r2, #0]
 8009550:	6892      	ldr	r2, [r2, #8]
 8009552:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8009556:	609a      	str	r2, [r3, #8]
        htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	68fa      	ldr	r2, [r7, #12]
 800955e:	6812      	ldr	r2, [r2, #0]
 8009560:	6892      	ldr	r2, [r2, #8]
 8009562:	f022 0207 	bic.w	r2, r2, #7
 8009566:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	6812      	ldr	r2, [r2, #0]
 8009570:	6892      	ldr	r2, [r2, #8]
 8009572:	f042 0206 	orr.w	r2, r2, #6
 8009576:	609a      	str	r2, [r3, #8]
    break;
 8009578:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2201      	movs	r2, #1
 800957e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2200      	movs	r2, #0
 8009586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
 800958c:	e000      	b.n	8009590 <HAL_TIM_OnePulse_ConfigChannel+0x178>
}
  else
  {
    return HAL_ERROR;
 800958e:	2301      	movs	r3, #1
  }
}
 8009590:	4618      	mov	r0, r3
 8009592:	3730      	adds	r7, #48	; 0x30
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <HAL_TIM_DMABurst_WriteStart>:
  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                              uint32_t* BurstBuffer, uint32_t  BurstLength)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
 80095a4:	603b      	str	r3, [r7, #0]
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));

  if((htim->State == HAL_TIM_STATE_BUSY))
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	d101      	bne.n	80095b6 <HAL_TIM_DMABurst_WriteStart+0x1e>
  {
     return HAL_BUSY;
 80095b2:	2302      	movs	r3, #2
 80095b4:	e0d3      	b.n	800975e <HAL_TIM_DMABurst_WriteStart+0x1c6>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	2b01      	cmp	r3, #1
 80095c0:	d10b      	bne.n	80095da <HAL_TIM_DMABurst_WriteStart+0x42>
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d104      	bne.n	80095d2 <HAL_TIM_DMABurst_WriteStart+0x3a>
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d001      	beq.n	80095d2 <HAL_TIM_DMABurst_WriteStart+0x3a>
    {
      return HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	e0c5      	b.n	800975e <HAL_TIM_DMABurst_WriteStart+0x1c6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2202      	movs	r2, #2
 80095d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch(BurstRequestSrc)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095e0:	d056      	beq.n	8009690 <HAL_TIM_DMABurst_WriteStart+0xf8>
 80095e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095e6:	d809      	bhi.n	80095fc <HAL_TIM_DMABurst_WriteStart+0x64>
 80095e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095ec:	d026      	beq.n	800963c <HAL_TIM_DMABurst_WriteStart+0xa4>
 80095ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095f2:	d038      	beq.n	8009666 <HAL_TIM_DMABurst_WriteStart+0xce>
 80095f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095f8:	d00b      	beq.n	8009612 <HAL_TIM_DMABurst_WriteStart+0x7a>
      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
    }
    break;
    default:
    break;
 80095fa:	e09d      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
  switch(BurstRequestSrc)
 80095fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009600:	d070      	beq.n	80096e4 <HAL_TIM_DMABurst_WriteStart+0x14c>
 8009602:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009606:	f000 8082 	beq.w	800970e <HAL_TIM_DMABurst_WriteStart+0x176>
 800960a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800960e:	d054      	beq.n	80096ba <HAL_TIM_DMABurst_WriteStart+0x122>
    break;
 8009610:	e092      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	4a54      	ldr	r2, [pc, #336]	; (8009768 <HAL_TIM_DMABurst_WriteStart+0x1d0>)
 8009618:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	6a1b      	ldr	r3, [r3, #32]
 800961e:	4a53      	ldr	r2, [pc, #332]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009620:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6a18      	ldr	r0, [r3, #32]
 8009626:	6839      	ldr	r1, [r7, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	334c      	adds	r3, #76	; 0x4c
 800962e:	461a      	mov	r2, r3
 8009630:	69bb      	ldr	r3, [r7, #24]
 8009632:	0a1b      	lsrs	r3, r3, #8
 8009634:	3301      	adds	r3, #1
 8009636:	f7fa fe75 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 800963a:	e07d      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009640:	4a4b      	ldr	r2, [pc, #300]	; (8009770 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009642:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009648:	4a48      	ldr	r2, [pc, #288]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 800964a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8009650:	6839      	ldr	r1, [r7, #0]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	334c      	adds	r3, #76	; 0x4c
 8009658:	461a      	mov	r2, r3
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	0a1b      	lsrs	r3, r3, #8
 800965e:	3301      	adds	r3, #1
 8009660:	f7fa fe60 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 8009664:	e068      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800966a:	4a41      	ldr	r2, [pc, #260]	; (8009770 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 800966c:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009672:	4a3e      	ldr	r2, [pc, #248]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 8009674:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800967a:	6839      	ldr	r1, [r7, #0]
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	334c      	adds	r3, #76	; 0x4c
 8009682:	461a      	mov	r2, r3
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	0a1b      	lsrs	r3, r3, #8
 8009688:	3301      	adds	r3, #1
 800968a:	f7fa fe4b 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 800968e:	e053      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009694:	4a36      	ldr	r2, [pc, #216]	; (8009770 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 8009696:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800969c:	4a33      	ldr	r2, [pc, #204]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 800969e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80096a4:	6839      	ldr	r1, [r7, #0]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	334c      	adds	r3, #76	; 0x4c
 80096ac:	461a      	mov	r2, r3
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	0a1b      	lsrs	r3, r3, #8
 80096b2:	3301      	adds	r3, #1
 80096b4:	f7fa fe36 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80096b8:	e03e      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback =  TIM_DMADelayPulseCplt;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096be:	4a2c      	ldr	r2, [pc, #176]	; (8009770 <HAL_TIM_DMABurst_WriteStart+0x1d8>)
 80096c0:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c6:	4a29      	ldr	r2, [pc, #164]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 80096c8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	334c      	adds	r3, #76	; 0x4c
 80096d6:	461a      	mov	r2, r3
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	0a1b      	lsrs	r3, r3, #8
 80096dc:	3301      	adds	r3, #1
 80096de:	f7fa fe21 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80096e2:	e029      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096e8:	4a22      	ldr	r2, [pc, #136]	; (8009774 <HAL_TIM_DMABurst_WriteStart+0x1dc>)
 80096ea:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096f0:	4a1e      	ldr	r2, [pc, #120]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 80096f2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80096f8:	6839      	ldr	r1, [r7, #0]
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	334c      	adds	r3, #76	; 0x4c
 8009700:	461a      	mov	r2, r3
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	0a1b      	lsrs	r3, r3, #8
 8009706:	3301      	adds	r3, #1
 8009708:	f7fa fe0c 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 800970c:	e014      	b.n	8009738 <HAL_TIM_DMABurst_WriteStart+0x1a0>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009712:	4a19      	ldr	r2, [pc, #100]	; (8009778 <HAL_TIM_DMABurst_WriteStart+0x1e0>)
 8009714:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800971a:	4a14      	ldr	r2, [pc, #80]	; (800976c <HAL_TIM_DMABurst_WriteStart+0x1d4>)
 800971c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009722:	6839      	ldr	r1, [r7, #0]
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	334c      	adds	r3, #76	; 0x4c
 800972a:	461a      	mov	r2, r3
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	0a1b      	lsrs	r3, r3, #8
 8009730:	3301      	adds	r3, #1
 8009732:	f7fa fdf7 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 8009736:	bf00      	nop
  }
   /* configure the DMA Burst Mode */
   htim->Instance->DCR = BurstBaseAddress | BurstLength;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	68b9      	ldr	r1, [r7, #8]
 800973e:	69ba      	ldr	r2, [r7, #24]
 8009740:	430a      	orrs	r2, r1
 8009742:	649a      	str	r2, [r3, #72]	; 0x48

   /* Enable the TIM DMA Request */
   __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68fa      	ldr	r2, [r7, #12]
 800974a:	6812      	ldr	r2, [r2, #0]
 800974c:	68d1      	ldr	r1, [r2, #12]
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	430a      	orrs	r2, r1
 8009752:	60da      	str	r2, [r3, #12]

   htim->State = HAL_TIM_STATE_READY;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	2201      	movs	r2, #1
 8009758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	0800a1ef 	.word	0x0800a1ef
 800976c:	0800a0eb 	.word	0x0800a0eb
 8009770:	0800a10f 	.word	0x0800a10f
 8009774:	0800bf49 	.word	0x0800bf49
 8009778:	0800a213 	.word	0x0800a213

0800977c <HAL_TIM_DMABurst_WriteStop>:
  * @param  htim : TIM handle
  * @param  BurstRequestSrc : TIM DMA Request sources to disable
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
 8009784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA channel) */
  switch(BurstRequestSrc)
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800978c:	d028      	beq.n	80097e0 <HAL_TIM_DMABurst_WriteStop+0x64>
 800978e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009792:	d809      	bhi.n	80097a8 <HAL_TIM_DMABurst_WriteStop+0x2c>
 8009794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009798:	d016      	beq.n	80097c8 <HAL_TIM_DMABurst_WriteStop+0x4c>
 800979a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800979e:	d019      	beq.n	80097d4 <HAL_TIM_DMABurst_WriteStop+0x58>
 80097a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097a4:	d00a      	beq.n	80097bc <HAL_TIM_DMABurst_WriteStop+0x40>
    {
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
    }
    break;
    default:
    break;
 80097a6:	e033      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
  switch(BurstRequestSrc)
 80097a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097ac:	d024      	beq.n	80097f8 <HAL_TIM_DMABurst_WriteStop+0x7c>
 80097ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80097b2:	d027      	beq.n	8009804 <HAL_TIM_DMABurst_WriteStop+0x88>
 80097b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097b8:	d018      	beq.n	80097ec <HAL_TIM_DMABurst_WriteStop+0x70>
    break;
 80097ba:	e029      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6a1b      	ldr	r3, [r3, #32]
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7fa fe0e 	bl	80043e2 <HAL_DMA_Abort>
    break;
 80097c6:	e023      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097cc:	4618      	mov	r0, r3
 80097ce:	f7fa fe08 	bl	80043e2 <HAL_DMA_Abort>
    break;
 80097d2:	e01d      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097d8:	4618      	mov	r0, r3
 80097da:	f7fa fe02 	bl	80043e2 <HAL_DMA_Abort>
    break;
 80097de:	e017      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e4:	4618      	mov	r0, r3
 80097e6:	f7fa fdfc 	bl	80043e2 <HAL_DMA_Abort>
    break;
 80097ea:	e011      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7fa fdf6 	bl	80043e2 <HAL_DMA_Abort>
    break;
 80097f6:	e00b      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fa fdf0 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009802:	e005      	b.n	8009810 <HAL_TIM_DMABurst_WriteStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009808:	4618      	mov	r0, r3
 800980a:	f7fa fdea 	bl	80043e2 <HAL_DMA_Abort>
    break;
 800980e:	bf00      	nop
  }

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	6812      	ldr	r2, [r2, #0]
 8009818:	68d1      	ldr	r1, [r2, #12]
 800981a:	683a      	ldr	r2, [r7, #0]
 800981c:	43d2      	mvns	r2, r2
 800981e:	400a      	ands	r2, r1
 8009820:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <HAL_TIM_DMABurst_ReadStart>:
  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc,
                                             uint32_t  *BurstBuffer, uint32_t  BurstLength)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	60f8      	str	r0, [r7, #12]
 8009834:	60b9      	str	r1, [r7, #8]
 8009836:	607a      	str	r2, [r7, #4]
 8009838:	603b      	str	r3, [r7, #0]
  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
  assert_param(IS_TIM_DMA_LENGTH(BurstLength));

  if((htim->State == HAL_TIM_STATE_BUSY))
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009840:	b2db      	uxtb	r3, r3
 8009842:	2b02      	cmp	r3, #2
 8009844:	d101      	bne.n	800984a <HAL_TIM_DMABurst_ReadStart+0x1e>
  {
     return HAL_BUSY;
 8009846:	2302      	movs	r3, #2
 8009848:	e0d3      	b.n	80099f2 <HAL_TIM_DMABurst_ReadStart+0x1c6>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009850:	b2db      	uxtb	r3, r3
 8009852:	2b01      	cmp	r3, #1
 8009854:	d10b      	bne.n	800986e <HAL_TIM_DMABurst_ReadStart+0x42>
  {
    if((BurstBuffer == 0U) && (BurstLength > 0U))
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d104      	bne.n	8009866 <HAL_TIM_DMABurst_ReadStart+0x3a>
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <HAL_TIM_DMABurst_ReadStart+0x3a>
    {
      return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e0c5      	b.n	80099f2 <HAL_TIM_DMABurst_ReadStart+0x1c6>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2202      	movs	r2, #2
 800986a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch(BurstRequestSrc)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009874:	d056      	beq.n	8009924 <HAL_TIM_DMABurst_ReadStart+0xf8>
 8009876:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800987a:	d809      	bhi.n	8009890 <HAL_TIM_DMABurst_ReadStart+0x64>
 800987c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009880:	d026      	beq.n	80098d0 <HAL_TIM_DMABurst_ReadStart+0xa4>
 8009882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009886:	d038      	beq.n	80098fa <HAL_TIM_DMABurst_ReadStart+0xce>
 8009888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800988c:	d00b      	beq.n	80098a6 <HAL_TIM_DMABurst_ReadStart+0x7a>
      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
    }
    break;
    default:
    break;
 800988e:	e09d      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
  switch(BurstRequestSrc)
 8009890:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009894:	d070      	beq.n	8009978 <HAL_TIM_DMABurst_ReadStart+0x14c>
 8009896:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800989a:	f000 8082 	beq.w	80099a2 <HAL_TIM_DMABurst_ReadStart+0x176>
 800989e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098a2:	d054      	beq.n	800994e <HAL_TIM_DMABurst_ReadStart+0x122>
    break;
 80098a4:	e092      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	4a54      	ldr	r2, [pc, #336]	; (80099fc <HAL_TIM_DMABurst_ReadStart+0x1d0>)
 80098ac:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	4a53      	ldr	r2, [pc, #332]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 80098b4:	631a      	str	r2, [r3, #48]	; 0x30
       HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6a18      	ldr	r0, [r3, #32]
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	334c      	adds	r3, #76	; 0x4c
 80098c0:	4619      	mov	r1, r3
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	0a1b      	lsrs	r3, r3, #8
 80098c8:	3301      	adds	r3, #1
 80098ca:	f7fa fd2b 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80098ce:	e07d      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback =  TIM_DMACaptureCplt;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098d4:	4a4b      	ldr	r2, [pc, #300]	; (8009a04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 80098d6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098dc:	4a48      	ldr	r2, [pc, #288]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 80098de:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	334c      	adds	r3, #76	; 0x4c
 80098ea:	4619      	mov	r1, r3
 80098ec:	683a      	ldr	r2, [r7, #0]
 80098ee:	69bb      	ldr	r3, [r7, #24]
 80098f0:	0a1b      	lsrs	r3, r3, #8
 80098f2:	3301      	adds	r3, #1
 80098f4:	f7fa fd16 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80098f8:	e068      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback =  TIM_DMACaptureCplt;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098fe:	4a41      	ldr	r2, [pc, #260]	; (8009a04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009900:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009906:	4a3e      	ldr	r2, [pc, #248]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009908:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	334c      	adds	r3, #76	; 0x4c
 8009914:	4619      	mov	r1, r3
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	69bb      	ldr	r3, [r7, #24]
 800991a:	0a1b      	lsrs	r3, r3, #8
 800991c:	3301      	adds	r3, #1
 800991e:	f7fa fd01 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 8009922:	e053      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback =  TIM_DMACaptureCplt;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009928:	4a36      	ldr	r2, [pc, #216]	; (8009a04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 800992a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009930:	4a33      	ldr	r2, [pc, #204]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009932:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	334c      	adds	r3, #76	; 0x4c
 800993e:	4619      	mov	r1, r3
 8009940:	683a      	ldr	r2, [r7, #0]
 8009942:	69bb      	ldr	r3, [r7, #24]
 8009944:	0a1b      	lsrs	r3, r3, #8
 8009946:	3301      	adds	r3, #1
 8009948:	f7fa fcec 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 800994c:	e03e      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback =  TIM_DMACaptureCplt;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009952:	4a2c      	ldr	r2, [pc, #176]	; (8009a04 <HAL_TIM_DMABurst_ReadStart+0x1d8>)
 8009954:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800995a:	4a29      	ldr	r2, [pc, #164]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 800995c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	334c      	adds	r3, #76	; 0x4c
 8009968:	4619      	mov	r1, r3
 800996a:	683a      	ldr	r2, [r7, #0]
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	0a1b      	lsrs	r3, r3, #8
 8009970:	3301      	adds	r3, #1
 8009972:	f7fa fcd7 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 8009976:	e029      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800997c:	4a22      	ldr	r2, [pc, #136]	; (8009a08 <HAL_TIM_DMABurst_ReadStart+0x1dc>)
 800997e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009984:	4a1e      	ldr	r2, [pc, #120]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 8009986:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	334c      	adds	r3, #76	; 0x4c
 8009992:	4619      	mov	r1, r3
 8009994:	683a      	ldr	r2, [r7, #0]
 8009996:	69bb      	ldr	r3, [r7, #24]
 8009998:	0a1b      	lsrs	r3, r3, #8
 800999a:	3301      	adds	r3, #1
 800999c:	f7fa fcc2 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80099a0:	e014      	b.n	80099cc <HAL_TIM_DMABurst_ReadStart+0x1a0>
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a6:	4a19      	ldr	r2, [pc, #100]	; (8009a0c <HAL_TIM_DMABurst_ReadStart+0x1e0>)
 80099a8:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ae:	4a14      	ldr	r2, [pc, #80]	; (8009a00 <HAL_TIM_DMABurst_ReadStart+0x1d4>)
 80099b0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	334c      	adds	r3, #76	; 0x4c
 80099bc:	4619      	mov	r1, r3
 80099be:	683a      	ldr	r2, [r7, #0]
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	0a1b      	lsrs	r3, r3, #8
 80099c4:	3301      	adds	r3, #1
 80099c6:	f7fa fcad 	bl	8004324 <HAL_DMA_Start_IT>
    break;
 80099ca:	bf00      	nop
  }

  /* configure the DMA Burst Mode */
  htim->Instance->DCR = BurstBaseAddress | BurstLength;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	68b9      	ldr	r1, [r7, #8]
 80099d2:	69ba      	ldr	r2, [r7, #24]
 80099d4:	430a      	orrs	r2, r1
 80099d6:	649a      	str	r2, [r3, #72]	; 0x48

  /* Enable the TIM DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	6812      	ldr	r2, [r2, #0]
 80099e0:	68d1      	ldr	r1, [r2, #12]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	430a      	orrs	r2, r1
 80099e6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	0800a1ef 	.word	0x0800a1ef
 8009a00:	0800a0eb 	.word	0x0800a0eb
 8009a04:	0800a17f 	.word	0x0800a17f
 8009a08:	0800bf49 	.word	0x0800bf49
 8009a0c:	0800a213 	.word	0x0800a213

08009a10 <HAL_TIM_DMABurst_ReadStop>:
  * @param  htim : TIM handle
  * @param  BurstRequestSrc : TIM DMA Request sources to disable.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));

  /* Abort the DMA transfer (at least disable the DMA channel) */
  switch(BurstRequestSrc)
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a20:	d028      	beq.n	8009a74 <HAL_TIM_DMABurst_ReadStop+0x64>
 8009a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009a26:	d809      	bhi.n	8009a3c <HAL_TIM_DMABurst_ReadStop+0x2c>
 8009a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a2c:	d016      	beq.n	8009a5c <HAL_TIM_DMABurst_ReadStop+0x4c>
 8009a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a32:	d019      	beq.n	8009a68 <HAL_TIM_DMABurst_ReadStop+0x58>
 8009a34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a38:	d00a      	beq.n	8009a50 <HAL_TIM_DMABurst_ReadStop+0x40>
    {
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
    }
    break;
    default:
    break;
 8009a3a:	e033      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
  switch(BurstRequestSrc)
 8009a3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a40:	d024      	beq.n	8009a8c <HAL_TIM_DMABurst_ReadStop+0x7c>
 8009a42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009a46:	d027      	beq.n	8009a98 <HAL_TIM_DMABurst_ReadStop+0x88>
 8009a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a4c:	d018      	beq.n	8009a80 <HAL_TIM_DMABurst_ReadStop+0x70>
    break;
 8009a4e:	e029      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_UPDATE]);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6a1b      	ldr	r3, [r3, #32]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7fa fcc4 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a5a:	e023      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC1]);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7fa fcbe 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a66:	e01d      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC2]);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fa fcb8 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a72:	e017      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC3]);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f7fa fcb2 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a7e:	e011      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_CC4]);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a84:	4618      	mov	r0, r3
 8009a86:	f7fa fcac 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a8a:	e00b      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_COMMUTATION]);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fa fca6 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009a96:	e005      	b.n	8009aa4 <HAL_TIM_DMABurst_ReadStop+0x94>
      HAL_DMA_Abort(htim->hdma[TIM_DMA_ID_TRIGGER]);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fa fca0 	bl	80043e2 <HAL_DMA_Abort>
    break;
 8009aa2:	bf00      	nop
  }

  /* Disable the TIM Update DMA request */
  __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	6812      	ldr	r2, [r2, #0]
 8009aac:	68d1      	ldr	r1, [r2, #12]
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	43d2      	mvns	r2, r2
 8009ab2:	400a      	ands	r2, r1
 8009ab4:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8009ab6:	2300      	movs	r3, #0
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <HAL_TIM_GenerateEvent>:
  * @note TIM_EVENTSOURCE_COM and TIM_EVENTSOURCE_BREAK are used only with TIM1, TIM15, TIM16 and TIM17.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ad0:	2b01      	cmp	r3, #1
 8009ad2:	d101      	bne.n	8009ad8 <HAL_TIM_GenerateEvent+0x18>
 8009ad4:	2302      	movs	r3, #2
 8009ad6:	e014      	b.n	8009b02 <HAL_TIM_GenerateEvent+0x42>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2201      	movs	r2, #1
 8009adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	683a      	ldr	r2, [r7, #0]
 8009aee:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2201      	movs	r2, #1
 8009af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8009b00:	2300      	movs	r3, #0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	370c      	adds	r7, #12
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bc80      	pop	{r7}
 8009b0a:	4770      	bx	lr

08009b0c <HAL_TIM_ConfigOCrefClear>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3
  *            @arg TIM_CHANNEL_4: TIM Channel 4
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef * sClearInputConfig, uint32_t Channel)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpsmcr = 0U;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
  assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
  assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d101      	bne.n	8009b2a <HAL_TIM_ConfigOCrefClear+0x1e>
 8009b26:	2302      	movs	r3, #2
 8009b28:	e0a4      	b.n	8009c74 <HAL_TIM_ConfigOCrefClear+0x168>
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2201      	movs	r2, #1
 8009b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2202      	movs	r2, #2
 8009b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (sClearInputConfig->ClearInputSource)
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d002      	beq.n	8009b48 <HAL_TIM_ConfigOCrefClear+0x3c>
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d009      	beq.n	8009b5a <HAL_TIM_ConfigOCrefClear+0x4e>
                        sClearInputConfig->ClearInputFilter);

    }
    break;
    default:
    break;
 8009b46:	e013      	b.n	8009b70 <HAL_TIM_ConfigOCrefClear+0x64>
      tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b4e:	617b      	str	r3, [r7, #20]
      htim->Instance->SMCR = tmpsmcr;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	697a      	ldr	r2, [r7, #20]
 8009b56:	609a      	str	r2, [r3, #8]
    break;
 8009b58:	e00a      	b.n	8009b70 <HAL_TIM_ConfigOCrefClear+0x64>
      TIM_ETR_SetConfig(htim->Instance,
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6818      	ldr	r0, [r3, #0]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	68d9      	ldr	r1, [r3, #12]
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	689a      	ldr	r2, [r3, #8]
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	691b      	ldr	r3, [r3, #16]
 8009b6a:	f000 ffa8 	bl	800aabe <TIM_ETR_SetConfig>
    break;
 8009b6e:	bf00      	nop
  }

  switch (Channel)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2b0c      	cmp	r3, #12
 8009b74:	d874      	bhi.n	8009c60 <HAL_TIM_ConfigOCrefClear+0x154>
 8009b76:	a201      	add	r2, pc, #4	; (adr r2, 8009b7c <HAL_TIM_ConfigOCrefClear+0x70>)
 8009b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b7c:	08009bb1 	.word	0x08009bb1
 8009b80:	08009c61 	.word	0x08009c61
 8009b84:	08009c61 	.word	0x08009c61
 8009b88:	08009c61 	.word	0x08009c61
 8009b8c:	08009bdd 	.word	0x08009bdd
 8009b90:	08009c61 	.word	0x08009c61
 8009b94:	08009c61 	.word	0x08009c61
 8009b98:	08009c61 	.word	0x08009c61
 8009b9c:	08009c09 	.word	0x08009c09
 8009ba0:	08009c61 	.word	0x08009c61
 8009ba4:	08009c61 	.word	0x08009c61
 8009ba8:	08009c61 	.word	0x08009c61
 8009bac:	08009c35 	.word	0x08009c35
  {
    case TIM_CHANNEL_1:
      {
        if(sClearInputConfig->ClearInputState != RESET)
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d008      	beq.n	8009bca <HAL_TIM_ConfigOCrefClear+0xbe>
        {
          /* Enable the Ocref clear feature for Channel 1 */
          htim->Instance->CCMR1 |= TIM_CCMR1_OC1CE;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68fa      	ldr	r2, [r7, #12]
 8009bbe:	6812      	ldr	r2, [r2, #0]
 8009bc0:	6992      	ldr	r2, [r2, #24]
 8009bc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009bc6:	619a      	str	r2, [r3, #24]
        {
          /* Disable the Ocref clear feature for Channel 1 */
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;
        }
      }
      break;
 8009bc8:	e04b      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
        htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1CE;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	6812      	ldr	r2, [r2, #0]
 8009bd2:	6992      	ldr	r2, [r2, #24]
 8009bd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009bd8:	619a      	str	r2, [r3, #24]
      break;
 8009bda:	e042      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
    case TIM_CHANNEL_2:
      {
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        if(sClearInputConfig->ClearInputState != RESET)
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d008      	beq.n	8009bf6 <HAL_TIM_ConfigOCrefClear+0xea>
        {
          /* Enable the Ocref clear feature for Channel 2 */
          htim->Instance->CCMR1 |= TIM_CCMR1_OC2CE;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	68fa      	ldr	r2, [r7, #12]
 8009bea:	6812      	ldr	r2, [r2, #0]
 8009bec:	6992      	ldr	r2, [r2, #24]
 8009bee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009bf2:	619a      	str	r2, [r3, #24]
        {
          /* Disable the Ocref clear feature for Channel 2 */
          htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;
        }
      }
    break;
 8009bf4:	e035      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
          htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2CE;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	68fa      	ldr	r2, [r7, #12]
 8009bfc:	6812      	ldr	r2, [r2, #0]
 8009bfe:	6992      	ldr	r2, [r2, #24]
 8009c00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009c04:	619a      	str	r2, [r3, #24]
    break;
 8009c06:	e02c      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
    case TIM_CHANNEL_3:
      {
        assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
        if(sClearInputConfig->ClearInputState != RESET)
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d008      	beq.n	8009c22 <HAL_TIM_ConfigOCrefClear+0x116>
        {
          /* Enable the Ocref clear feature for Channel 3 */
          htim->Instance->CCMR2 |= TIM_CCMR2_OC3CE;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	68fa      	ldr	r2, [r7, #12]
 8009c16:	6812      	ldr	r2, [r2, #0]
 8009c18:	69d2      	ldr	r2, [r2, #28]
 8009c1a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009c1e:	61da      	str	r2, [r3, #28]
        {
          /* Disable the Ocref clear feature for Channel 3 */
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;
        }
      }
    break;
 8009c20:	e01f      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3CE;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	6812      	ldr	r2, [r2, #0]
 8009c2a:	69d2      	ldr	r2, [r2, #28]
 8009c2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c30:	61da      	str	r2, [r3, #28]
    break;
 8009c32:	e016      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
    case TIM_CHANNEL_4:
      {
        assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
        if(sClearInputConfig->ClearInputState != RESET)
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d008      	beq.n	8009c4e <HAL_TIM_ConfigOCrefClear+0x142>
        {
          /* Enable the Ocref clear feature for Channel 4 */
          htim->Instance->CCMR2 |= TIM_CCMR2_OC4CE;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	68fa      	ldr	r2, [r7, #12]
 8009c42:	6812      	ldr	r2, [r2, #0]
 8009c44:	69d2      	ldr	r2, [r2, #28]
 8009c46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c4a:	61da      	str	r2, [r3, #28]
        {
          /* Disable the Ocref clear feature for Channel 4 */
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;
        }
      }
    break;
 8009c4c:	e009      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
        htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4CE;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	68fa      	ldr	r2, [r7, #12]
 8009c54:	6812      	ldr	r2, [r2, #0]
 8009c56:	69d2      	ldr	r2, [r2, #28]
 8009c58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009c5c:	61da      	str	r2, [r3, #28]
    break;
 8009c5e:	e000      	b.n	8009c62 <HAL_TIM_ConfigOCrefClear+0x156>
    default:
    break;
 8009c60:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2201      	movs	r2, #1
 8009c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c72:	2300      	movs	r3, #0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3718      	adds	r7, #24
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8009c86:	2300      	movs	r3, #0
 8009c88:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d101      	bne.n	8009c98 <HAL_TIM_ConfigClockSource+0x1c>
 8009c94:	2302      	movs	r3, #2
 8009c96:	e0c8      	b.n	8009e2a <HAL_TIM_ConfigClockSource+0x1ae>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2202      	movs	r2, #2
 8009ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009cb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cbe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	2b40      	cmp	r3, #64	; 0x40
 8009cce:	d077      	beq.n	8009dc0 <HAL_TIM_ConfigClockSource+0x144>
 8009cd0:	2b40      	cmp	r3, #64	; 0x40
 8009cd2:	d80e      	bhi.n	8009cf2 <HAL_TIM_ConfigClockSource+0x76>
 8009cd4:	2b10      	cmp	r3, #16
 8009cd6:	f000 808a 	beq.w	8009dee <HAL_TIM_ConfigClockSource+0x172>
 8009cda:	2b10      	cmp	r3, #16
 8009cdc:	d802      	bhi.n	8009ce4 <HAL_TIM_ConfigClockSource+0x68>
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d07e      	beq.n	8009de0 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8009ce2:	e099      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8009ce4:	2b20      	cmp	r3, #32
 8009ce6:	f000 8089 	beq.w	8009dfc <HAL_TIM_ConfigClockSource+0x180>
 8009cea:	2b30      	cmp	r3, #48	; 0x30
 8009cec:	f000 808d 	beq.w	8009e0a <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8009cf0:	e092      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8009cf2:	2b70      	cmp	r3, #112	; 0x70
 8009cf4:	d016      	beq.n	8009d24 <HAL_TIM_ConfigClockSource+0xa8>
 8009cf6:	2b70      	cmp	r3, #112	; 0x70
 8009cf8:	d804      	bhi.n	8009d04 <HAL_TIM_ConfigClockSource+0x88>
 8009cfa:	2b50      	cmp	r3, #80	; 0x50
 8009cfc:	d040      	beq.n	8009d80 <HAL_TIM_ConfigClockSource+0x104>
 8009cfe:	2b60      	cmp	r3, #96	; 0x60
 8009d00:	d04e      	beq.n	8009da0 <HAL_TIM_ConfigClockSource+0x124>
    break;
 8009d02:	e089      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8009d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d08:	d003      	beq.n	8009d12 <HAL_TIM_ConfigClockSource+0x96>
 8009d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d0e:	d024      	beq.n	8009d5a <HAL_TIM_ConfigClockSource+0xde>
    break;
 8009d10:	e082      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	687a      	ldr	r2, [r7, #4]
 8009d18:	6812      	ldr	r2, [r2, #0]
 8009d1a:	6892      	ldr	r2, [r2, #8]
 8009d1c:	f022 0207 	bic.w	r2, r2, #7
 8009d20:	609a      	str	r2, [r3, #8]
    break;
 8009d22:	e079      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6818      	ldr	r0, [r3, #0]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	6899      	ldr	r1, [r3, #8]
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	685a      	ldr	r2, [r3, #4]
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	f000 fec3 	bl	800aabe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009d46:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009d4e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	609a      	str	r2, [r3, #8]
    break;
 8009d58:	e05e      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6818      	ldr	r0, [r3, #0]
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	6899      	ldr	r1, [r3, #8]
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	68db      	ldr	r3, [r3, #12]
 8009d6a:	f000 fea8 	bl	800aabe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	6812      	ldr	r2, [r2, #0]
 8009d76:	6892      	ldr	r2, [r2, #8]
 8009d78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009d7c:	609a      	str	r2, [r3, #8]
    break;
 8009d7e:	e04b      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6818      	ldr	r0, [r3, #0]
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	6859      	ldr	r1, [r3, #4]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	68db      	ldr	r3, [r3, #12]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	f000 fd53 	bl	800a838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2150      	movs	r1, #80	; 0x50
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f000 fe71 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009d9e:	e03b      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6818      	ldr	r0, [r3, #0]
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	6859      	ldr	r1, [r3, #4]
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	461a      	mov	r2, r3
 8009dae:	f000 fdb5 	bl	800a91c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	2160      	movs	r1, #96	; 0x60
 8009db8:	4618      	mov	r0, r3
 8009dba:	f000 fe61 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009dbe:	e02b      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6818      	ldr	r0, [r3, #0]
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	6859      	ldr	r1, [r3, #4]
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	68db      	ldr	r3, [r3, #12]
 8009dcc:	461a      	mov	r2, r3
 8009dce:	f000 fd33 	bl	800a838 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	2140      	movs	r1, #64	; 0x40
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f000 fe51 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009dde:	e01b      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2100      	movs	r1, #0
 8009de6:	4618      	mov	r0, r3
 8009de8:	f000 fe4a 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009dec:	e014      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	2110      	movs	r1, #16
 8009df4:	4618      	mov	r0, r3
 8009df6:	f000 fe43 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009dfa:	e00d      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2120      	movs	r1, #32
 8009e02:	4618      	mov	r0, r3
 8009e04:	f000 fe3c 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009e08:	e006      	b.n	8009e18 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2130      	movs	r1, #48	; 0x30
 8009e10:	4618      	mov	r0, r3
 8009e12:	f000 fe35 	bl	800aa80 <TIM_ITRx_SetConfig>
    break;
 8009e16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e28:	2300      	movs	r3, #0
}
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	3710      	adds	r7, #16
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}

08009e32 <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 8009e32:	b480      	push	{r7}
 8009e34:	b085      	sub	sp, #20
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2 = 0U;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e4e:	60fb      	str	r3, [r7, #12]

  /* Set the the TI1 selection */
  tmpcr2 |= TI1_Selection;
 8009e50:	68fa      	ldr	r2, [r7, #12]
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68fa      	ldr	r2, [r7, #12]
 8009e5e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3714      	adds	r7, #20
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bc80      	pop	{r7}
 8009e6a:	4770      	bx	lr

08009e6c <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b082      	sub	sp, #8
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d101      	bne.n	8009e84 <HAL_TIM_SlaveConfigSynchronization+0x18>
 8009e80:	2302      	movs	r3, #2
 8009e82:	e024      	b.n	8009ece <HAL_TIM_SlaveConfigSynchronization+0x62>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fbde 	bl	800a658 <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	687a      	ldr	r2, [r7, #4]
 8009ea2:	6812      	ldr	r2, [r2, #0]
 8009ea4:	68d2      	ldr	r2, [r2, #12]
 8009ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009eaa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	6812      	ldr	r2, [r2, #0]
 8009eb4:	68d2      	ldr	r2, [r2, #12]
 8009eb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009eba:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ecc:	2300      	movs	r3, #0
    }
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3708      	adds	r7, #8
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	bd80      	pop	{r7, pc}

08009ed6 <HAL_TIM_SlaveConfigSynchronization_IT>:
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization_IT(TIM_HandleTypeDef *htim,
                                                        TIM_SlaveConfigTypeDef * sSlaveConfig)
    {
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b082      	sub	sp, #8
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
 8009ede:	6039      	str	r1, [r7, #0]
      /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d101      	bne.n	8009eee <HAL_TIM_SlaveConfigSynchronization_IT+0x18>
 8009eea:	2302      	movs	r3, #2
 8009eec:	e024      	b.n	8009f38 <HAL_TIM_SlaveConfigSynchronization_IT+0x62>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2202      	movs	r2, #2
 8009efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8009efe:	6839      	ldr	r1, [r7, #0]
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fba9 	bl	800a658 <TIM_SlaveTimer_SetConfig>

  /* Enable Trigger Interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	687a      	ldr	r2, [r7, #4]
 8009f0c:	6812      	ldr	r2, [r2, #0]
 8009f0e:	68d2      	ldr	r2, [r2, #12]
 8009f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f14:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	6812      	ldr	r2, [r2, #0]
 8009f1e:	68d2      	ldr	r2, [r2, #12]
 8009f20:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009f24:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f36:	2300      	movs	r3, #0
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3708      	adds	r7, #8
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b085      	sub	sp, #20
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f54:	2b01      	cmp	r3, #1
 8009f56:	d101      	bne.n	8009f5c <HAL_TIM_ReadCapturedValue+0x1c>
 8009f58:	2302      	movs	r3, #2
 8009f5a:	e03d      	b.n	8009fd8 <HAL_TIM_ReadCapturedValue+0x98>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	2b0c      	cmp	r3, #12
 8009f68:	d830      	bhi.n	8009fcc <HAL_TIM_ReadCapturedValue+0x8c>
 8009f6a:	a201      	add	r2, pc, #4	; (adr r2, 8009f70 <HAL_TIM_ReadCapturedValue+0x30>)
 8009f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f70:	08009fa5 	.word	0x08009fa5
 8009f74:	08009fcd 	.word	0x08009fcd
 8009f78:	08009fcd 	.word	0x08009fcd
 8009f7c:	08009fcd 	.word	0x08009fcd
 8009f80:	08009faf 	.word	0x08009faf
 8009f84:	08009fcd 	.word	0x08009fcd
 8009f88:	08009fcd 	.word	0x08009fcd
 8009f8c:	08009fcd 	.word	0x08009fcd
 8009f90:	08009fb9 	.word	0x08009fb9
 8009f94:	08009fcd 	.word	0x08009fcd
 8009f98:	08009fcd 	.word	0x08009fcd
 8009f9c:	08009fcd 	.word	0x08009fcd
 8009fa0:	08009fc3 	.word	0x08009fc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009faa:	60fb      	str	r3, [r7, #12]

      break;
 8009fac:	e00f      	b.n	8009fce <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fb4:	60fb      	str	r3, [r7, #12]

      break;
 8009fb6:	e00a      	b.n	8009fce <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fbe:	60fb      	str	r3, [r7, #12]

      break;
 8009fc0:	e005      	b.n	8009fce <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc8:	60fb      	str	r3, [r7, #12]

      break;
 8009fca:	e000      	b.n	8009fce <HAL_TIM_ReadCapturedValue+0x8e>
    }

  default:
    break;
 8009fcc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3714      	adds	r7, #20
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bc80      	pop	{r7}
 8009fe0:	4770      	bx	lr

08009fe2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009fe2:	b480      	push	{r7}
 8009fe4:	b083      	sub	sp, #12
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8009fea:	bf00      	nop
 8009fec:	370c      	adds	r7, #12
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bc80      	pop	{r7}
 8009ff2:	4770      	bx	lr

08009ff4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009ffc:	bf00      	nop
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	bc80      	pop	{r7}
 800a004:	4770      	bx	lr
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a006:	b480      	push	{r7}
 800a008:	b083      	sub	sp, #12
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a00e:	bf00      	nop
 800a010:	370c      	adds	r7, #12
 800a012:	46bd      	mov	sp, r7
 800a014:	bc80      	pop	{r7}
 800a016:	4770      	bx	lr

0800a018 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a018:	b480      	push	{r7}
 800a01a:	b083      	sub	sp, #12
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a020:	bf00      	nop
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	bc80      	pop	{r7}
 800a028:	4770      	bx	lr

0800a02a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a02a:	b480      	push	{r7}
 800a02c:	b083      	sub	sp, #12
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a032:	bf00      	nop
 800a034:	370c      	adds	r7, #12
 800a036:	46bd      	mov	sp, r7
 800a038:	bc80      	pop	{r7}
 800a03a:	4770      	bx	lr

0800a03c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b083      	sub	sp, #12
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a044:	bf00      	nop
 800a046:	370c      	adds	r7, #12
 800a048:	46bd      	mov	sp, r7
 800a04a:	bc80      	pop	{r7}
 800a04c:	4770      	bx	lr

0800a04e <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base state
  * @param  htim : TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)
{
 800a04e:	b480      	push	{r7}
 800a050:	b083      	sub	sp, #12
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a05c:	b2db      	uxtb	r3, r3
}
 800a05e:	4618      	mov	r0, r3
 800a060:	370c      	adds	r7, #12
 800a062:	46bd      	mov	sp, r7
 800a064:	bc80      	pop	{r7}
 800a066:	4770      	bx	lr

0800a068 <HAL_TIM_OC_GetState>:
  * @brief  Return the TIM OC state
  * @param  htim : TIM Ouput Compare handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a076:	b2db      	uxtb	r3, r3
}
 800a078:	4618      	mov	r0, r3
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bc80      	pop	{r7}
 800a080:	4770      	bx	lr

0800a082 <HAL_TIM_PWM_GetState>:
  * @brief  Return the TIM PWM state
  * @param  htim : TIM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)
{
 800a082:	b480      	push	{r7}
 800a084:	b083      	sub	sp, #12
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a090:	b2db      	uxtb	r3, r3
}
 800a092:	4618      	mov	r0, r3
 800a094:	370c      	adds	r7, #12
 800a096:	46bd      	mov	sp, r7
 800a098:	bc80      	pop	{r7}
 800a09a:	4770      	bx	lr

0800a09c <HAL_TIM_IC_GetState>:
  * @brief  Return the TIM Input Capture state
  * @param  htim : TIM IC handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b083      	sub	sp, #12
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0aa:	b2db      	uxtb	r3, r3
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	370c      	adds	r7, #12
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bc80      	pop	{r7}
 800a0b4:	4770      	bx	lr

0800a0b6 <HAL_TIM_OnePulse_GetState>:
  * @brief  Return the TIM One Pulse Mode state
  * @param  htim : TIM OPM handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b083      	sub	sp, #12
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0c4:	b2db      	uxtb	r3, r3
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bc80      	pop	{r7}
 800a0ce:	4770      	bx	lr

0800a0d0 <HAL_TIM_Encoder_GetState>:
  * @brief  Return the TIM Encoder Mode state
  * @param  htim : TIM Encoder handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
  return htim->State;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0de:	b2db      	uxtb	r3, r3
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	370c      	adds	r7, #12
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bc80      	pop	{r7}
 800a0e8:	4770      	bx	lr

0800a0ea <TIM_DMAError>:
  * @brief  TIM DMA error callback 
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b084      	sub	sp, #16
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f6:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_ErrorCallback(htim);
 800a100:	68f8      	ldr	r0, [r7, #12]
 800a102:	f7ff ff9b 	bl	800a03c <HAL_TIM_ErrorCallback>
}
 800a106:	bf00      	nop
 800a108:	3710      	adds	r7, #16
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}

0800a10e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800a10e:	b580      	push	{r7, lr}
 800a110:	b084      	sub	sp, #16
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a11a:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2201      	movs	r2, #1
 800a120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d103      	bne.n	800a136 <TIM_DMADelayPulseCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2201      	movs	r2, #1
 800a132:	771a      	strb	r2, [r3, #28]
 800a134:	e019      	b.n	800a16a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d103      	bne.n	800a148 <TIM_DMADelayPulseCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2202      	movs	r2, #2
 800a144:	771a      	strb	r2, [r3, #28]
 800a146:	e010      	b.n	800a16a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	429a      	cmp	r2, r3
 800a150:	d103      	bne.n	800a15a <TIM_DMADelayPulseCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2204      	movs	r2, #4
 800a156:	771a      	strb	r2, [r3, #28]
 800a158:	e007      	b.n	800a16a <TIM_DMADelayPulseCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	429a      	cmp	r2, r3
 800a162:	d102      	bne.n	800a16a <TIM_DMADelayPulseCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2208      	movs	r2, #8
 800a168:	771a      	strb	r2, [r3, #28]
  }

  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a16a:	68f8      	ldr	r0, [r7, #12]
 800a16c:	f7ff ff54 	bl	800a018 <HAL_TIM_PWM_PulseFinishedCallback>

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2200      	movs	r2, #0
 800a174:	771a      	strb	r2, [r3, #28]
}
 800a176:	bf00      	nop
 800a178:	3710      	adds	r7, #16
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}

0800a17e <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800a17e:	b580      	push	{r7, lr}
 800a180:	b084      	sub	sp, #16
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a18a:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2201      	movs	r2, #1
 800a190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d103      	bne.n	800a1a6 <TIM_DMACaptureCplt+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	771a      	strb	r2, [r3, #28]
 800a1a4:	e019      	b.n	800a1da <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d103      	bne.n	800a1b8 <TIM_DMACaptureCplt+0x3a>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	2202      	movs	r2, #2
 800a1b4:	771a      	strb	r2, [r3, #28]
 800a1b6:	e010      	b.n	800a1da <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d103      	bne.n	800a1ca <TIM_DMACaptureCplt+0x4c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2204      	movs	r2, #4
 800a1c6:	771a      	strb	r2, [r3, #28]
 800a1c8:	e007      	b.n	800a1da <TIM_DMACaptureCplt+0x5c>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d102      	bne.n	800a1da <TIM_DMACaptureCplt+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2208      	movs	r2, #8
 800a1d8:	771a      	strb	r2, [r3, #28]
  }

  HAL_TIM_IC_CaptureCallback(htim);
 800a1da:	68f8      	ldr	r0, [r7, #12]
 800a1dc:	f004 fbb2 	bl	800e944 <HAL_TIM_IC_CaptureCallback>

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	771a      	strb	r2, [r3, #28]
}
 800a1e6:	bf00      	nop
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <TIM_DMAPeriodElapsedCplt>:
  * @brief  TIM DMA Period Elapse complete callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
{
 800a1ee:	b580      	push	{r7, lr}
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fa:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_PeriodElapsedCallback(htim);
 800a204:	68f8      	ldr	r0, [r7, #12]
 800a206:	f7ff feec 	bl	8009fe2 <HAL_TIM_PeriodElapsedCallback>
}
 800a20a:	bf00      	nop
 800a20c:	3710      	adds	r7, #16
 800a20e:	46bd      	mov	sp, r7
 800a210:	bd80      	pop	{r7, pc}

0800a212 <TIM_DMATriggerCplt>:
  * @brief  TIM DMA Trigger callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
{
 800a212:	b580      	push	{r7, lr}
 800a214:	b084      	sub	sp, #16
 800a216:	af00      	add	r7, sp, #0
 800a218:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a21e:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2201      	movs	r2, #1
 800a224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIM_TriggerCallback(htim);
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f7ff fefe 	bl	800a02a <HAL_TIM_TriggerCallback>
}
 800a22e:	bf00      	nop
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a236:	b480      	push	{r7}
 800a238:	b085      	sub	sp, #20
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
 800a23e:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	4a2e      	ldr	r2, [pc, #184]	; (800a308 <TIM_Base_SetConfig+0xd2>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d00f      	beq.n	800a272 <TIM_Base_SetConfig+0x3c>
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a258:	d00b      	beq.n	800a272 <TIM_Base_SetConfig+0x3c>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	4a2b      	ldr	r2, [pc, #172]	; (800a30c <TIM_Base_SetConfig+0xd6>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d007      	beq.n	800a272 <TIM_Base_SetConfig+0x3c>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	4a2a      	ldr	r2, [pc, #168]	; (800a310 <TIM_Base_SetConfig+0xda>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d003      	beq.n	800a272 <TIM_Base_SetConfig+0x3c>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	4a29      	ldr	r2, [pc, #164]	; (800a314 <TIM_Base_SetConfig+0xde>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d108      	bne.n	800a284 <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a278:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	4313      	orrs	r3, r2
 800a282:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	4a20      	ldr	r2, [pc, #128]	; (800a308 <TIM_Base_SetConfig+0xd2>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d00f      	beq.n	800a2ac <TIM_Base_SetConfig+0x76>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a292:	d00b      	beq.n	800a2ac <TIM_Base_SetConfig+0x76>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a1d      	ldr	r2, [pc, #116]	; (800a30c <TIM_Base_SetConfig+0xd6>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d007      	beq.n	800a2ac <TIM_Base_SetConfig+0x76>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a1c      	ldr	r2, [pc, #112]	; (800a310 <TIM_Base_SetConfig+0xda>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d003      	beq.n	800a2ac <TIM_Base_SetConfig+0x76>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a1b      	ldr	r2, [pc, #108]	; (800a314 <TIM_Base_SetConfig+0xde>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d108      	bne.n	800a2be <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2c4:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	695b      	ldr	r3, [r3, #20]
 800a2ca:	68fa      	ldr	r2, [r7, #12]
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	68fa      	ldr	r2, [r7, #12]
 800a2d4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	689a      	ldr	r2, [r3, #8]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a07      	ldr	r2, [pc, #28]	; (800a308 <TIM_Base_SetConfig+0xd2>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d103      	bne.n	800a2f6 <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	691a      	ldr	r2, [r3, #16]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	615a      	str	r2, [r3, #20]
}
 800a2fc:	bf00      	nop
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	bc80      	pop	{r7}
 800a304:	4770      	bx	lr
 800a306:	bf00      	nop
 800a308:	40012c00 	.word	0x40012c00
 800a30c:	40000400 	.word	0x40000400
 800a310:	40000800 	.word	0x40000800
 800a314:	40000c00 	.word	0x40000c00

0800a318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a318:	b480      	push	{r7}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800a326:	2300      	movs	r3, #0
 800a328:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800a32a:	2300      	movs	r3, #0
 800a32c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6a1b      	ldr	r3, [r3, #32]
 800a332:	f023 0201 	bic.w	r2, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a1b      	ldr	r3, [r3, #32]
 800a33e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	685b      	ldr	r3, [r3, #4]
 800a344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	699b      	ldr	r3, [r3, #24]
 800a34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f023 0303 	bic.w	r3, r3, #3
 800a35a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a35c:	683b      	ldr	r3, [r7, #0]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	4313      	orrs	r3, r2
 800a364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	f023 0302 	bic.w	r3, r3, #2
 800a36c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	697a      	ldr	r2, [r7, #20]
 800a374:	4313      	orrs	r3, r2
 800a376:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a1c      	ldr	r2, [pc, #112]	; (800a3ec <TIM_OC1_SetConfig+0xd4>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d10c      	bne.n	800a39a <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	f023 0308 	bic.w	r3, r3, #8
 800a386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	68db      	ldr	r3, [r3, #12]
 800a38c:	697a      	ldr	r2, [r7, #20]
 800a38e:	4313      	orrs	r3, r2
 800a390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f023 0304 	bic.w	r3, r3, #4
 800a398:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a13      	ldr	r2, [pc, #76]	; (800a3ec <TIM_OC1_SetConfig+0xd4>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d111      	bne.n	800a3c6 <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a3aa:	693b      	ldr	r3, [r7, #16]
 800a3ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	695b      	ldr	r3, [r3, #20]
 800a3b6:	693a      	ldr	r2, [r7, #16]
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	699b      	ldr	r3, [r3, #24]
 800a3c0:	693a      	ldr	r2, [r7, #16]
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	693a      	ldr	r2, [r7, #16]
 800a3ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	68fa      	ldr	r2, [r7, #12]
 800a3d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	685a      	ldr	r2, [r3, #4]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	697a      	ldr	r2, [r7, #20]
 800a3de:	621a      	str	r2, [r3, #32]
}
 800a3e0:	bf00      	nop
 800a3e2:	371c      	adds	r7, #28
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bc80      	pop	{r7}
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	40012c00 	.word	0x40012c00

0800a3f0 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b087      	sub	sp, #28
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800a3fe:	2300      	movs	r3, #0
 800a400:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800a402:	2300      	movs	r3, #0
 800a404:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6a1b      	ldr	r3, [r3, #32]
 800a40a:	f023 0210 	bic.w	r2, r3, #16
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a1b      	ldr	r3, [r3, #32]
 800a416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	685b      	ldr	r3, [r3, #4]
 800a41c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a42a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	021b      	lsls	r3, r3, #8
 800a43a:	68fa      	ldr	r2, [r7, #12]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a440:	697b      	ldr	r3, [r7, #20]
 800a442:	f023 0320 	bic.w	r3, r3, #32
 800a446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	011b      	lsls	r3, r3, #4
 800a44e:	697a      	ldr	r2, [r7, #20]
 800a450:	4313      	orrs	r3, r2
 800a452:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	4a1d      	ldr	r2, [pc, #116]	; (800a4cc <TIM_OC2_SetConfig+0xdc>)
 800a458:	4293      	cmp	r3, r2
 800a45a:	d10d      	bne.n	800a478 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a462:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	011b      	lsls	r3, r3, #4
 800a46a:	697a      	ldr	r2, [r7, #20]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a476:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4a14      	ldr	r2, [pc, #80]	; (800a4cc <TIM_OC2_SetConfig+0xdc>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d113      	bne.n	800a4a8 <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a480:	693b      	ldr	r3, [r7, #16]
 800a482:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a486:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a48e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	695b      	ldr	r3, [r3, #20]
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	693a      	ldr	r2, [r7, #16]
 800a498:	4313      	orrs	r3, r2
 800a49a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	699b      	ldr	r3, [r3, #24]
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	693a      	ldr	r2, [r7, #16]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	68fa      	ldr	r2, [r7, #12]
 800a4b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	621a      	str	r2, [r3, #32]
}
 800a4c2:	bf00      	nop
 800a4c4:	371c      	adds	r7, #28
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bc80      	pop	{r7}
 800a4ca:	4770      	bx	lr
 800a4cc:	40012c00 	.word	0x40012c00

0800a4d0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b087      	sub	sp, #28
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
 800a4d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a1b      	ldr	r3, [r3, #32]
 800a4ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6a1b      	ldr	r3, [r3, #32]
 800a4f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	69db      	ldr	r3, [r3, #28]
 800a502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a50a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f023 0303 	bic.w	r3, r3, #3
 800a512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	68fa      	ldr	r2, [r7, #12]
 800a51a:	4313      	orrs	r3, r2
 800a51c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a51e:	697b      	ldr	r3, [r7, #20]
 800a520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	021b      	lsls	r3, r3, #8
 800a52c:	697a      	ldr	r2, [r7, #20]
 800a52e:	4313      	orrs	r3, r2
 800a530:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4a1d      	ldr	r2, [pc, #116]	; (800a5ac <TIM_OC3_SetConfig+0xdc>)
 800a536:	4293      	cmp	r3, r2
 800a538:	d10d      	bne.n	800a556 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a540:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	68db      	ldr	r3, [r3, #12]
 800a546:	021b      	lsls	r3, r3, #8
 800a548:	697a      	ldr	r2, [r7, #20]
 800a54a:	4313      	orrs	r3, r2
 800a54c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a554:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	4a14      	ldr	r2, [pc, #80]	; (800a5ac <TIM_OC3_SetConfig+0xdc>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d113      	bne.n	800a586 <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a55e:	693b      	ldr	r3, [r7, #16]
 800a560:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a564:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a56c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	695b      	ldr	r3, [r3, #20]
 800a572:	011b      	lsls	r3, r3, #4
 800a574:	693a      	ldr	r2, [r7, #16]
 800a576:	4313      	orrs	r3, r2
 800a578:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	699b      	ldr	r3, [r3, #24]
 800a57e:	011b      	lsls	r3, r3, #4
 800a580:	693a      	ldr	r2, [r7, #16]
 800a582:	4313      	orrs	r3, r2
 800a584:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	693a      	ldr	r2, [r7, #16]
 800a58a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	68fa      	ldr	r2, [r7, #12]
 800a590:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	697a      	ldr	r2, [r7, #20]
 800a59e:	621a      	str	r2, [r3, #32]
}
 800a5a0:	bf00      	nop
 800a5a2:	371c      	adds	r7, #28
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bc80      	pop	{r7}
 800a5a8:	4770      	bx	lr
 800a5aa:	bf00      	nop
 800a5ac:	40012c00 	.word	0x40012c00

0800a5b0 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b087      	sub	sp, #28
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6a1b      	ldr	r3, [r3, #32]
 800a5ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6a1b      	ldr	r3, [r3, #32]
 800a5d6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	69db      	ldr	r3, [r3, #28]
 800a5e2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a5ea:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a5f2:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	021b      	lsls	r3, r3, #8
 800a5fa:	693a      	ldr	r2, [r7, #16]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a606:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	031b      	lsls	r3, r3, #12
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	4313      	orrs	r3, r2
 800a612:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	4a0f      	ldr	r2, [pc, #60]	; (800a654 <TIM_OC4_SetConfig+0xa4>)
 800a618:	4293      	cmp	r3, r2
 800a61a:	d109      	bne.n	800a630 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a622:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	695b      	ldr	r3, [r3, #20]
 800a628:	019b      	lsls	r3, r3, #6
 800a62a:	697a      	ldr	r2, [r7, #20]
 800a62c:	4313      	orrs	r3, r2
 800a62e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	697a      	ldr	r2, [r7, #20]
 800a634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	693a      	ldr	r2, [r7, #16]
 800a63a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	685a      	ldr	r2, [r3, #4]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	621a      	str	r2, [r3, #32]
}
 800a64a:	bf00      	nop
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	bc80      	pop	{r7}
 800a652:	4770      	bx	lr
 800a654:	40012c00 	.word	0x40012c00

0800a658 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b086      	sub	sp, #24
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800a662:	2300      	movs	r3, #0
 800a664:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800a666:	2300      	movs	r3, #0
 800a668:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800a66a:	2300      	movs	r3, #0
 800a66c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a67c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	4313      	orrs	r3, r2
 800a686:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	f023 0307 	bic.w	r3, r3, #7
 800a68e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	697a      	ldr	r2, [r7, #20]
 800a696:	4313      	orrs	r3, r2
 800a698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	2b30      	cmp	r3, #48	; 0x30
 800a6a8:	d056      	beq.n	800a758 <TIM_SlaveTimer_SetConfig+0x100>
 800a6aa:	2b30      	cmp	r3, #48	; 0x30
 800a6ac:	d806      	bhi.n	800a6bc <TIM_SlaveTimer_SetConfig+0x64>
 800a6ae:	2b10      	cmp	r3, #16
 800a6b0:	d054      	beq.n	800a75c <TIM_SlaveTimer_SetConfig+0x104>
 800a6b2:	2b20      	cmp	r3, #32
 800a6b4:	d054      	beq.n	800a760 <TIM_SlaveTimer_SetConfig+0x108>
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d054      	beq.n	800a764 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 800a6ba:	e054      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800a6bc:	2b50      	cmp	r3, #80	; 0x50
 800a6be:	d037      	beq.n	800a730 <TIM_SlaveTimer_SetConfig+0xd8>
 800a6c0:	2b50      	cmp	r3, #80	; 0x50
 800a6c2:	d802      	bhi.n	800a6ca <TIM_SlaveTimer_SetConfig+0x72>
 800a6c4:	2b40      	cmp	r3, #64	; 0x40
 800a6c6:	d010      	beq.n	800a6ea <TIM_SlaveTimer_SetConfig+0x92>
    break;
 800a6c8:	e04d      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800a6ca:	2b60      	cmp	r3, #96	; 0x60
 800a6cc:	d03a      	beq.n	800a744 <TIM_SlaveTimer_SetConfig+0xec>
 800a6ce:	2b70      	cmp	r3, #112	; 0x70
 800a6d0:	d000      	beq.n	800a6d4 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 800a6d2:	e048      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance,
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6818      	ldr	r0, [r3, #0]
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	68d9      	ldr	r1, [r3, #12]
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	689a      	ldr	r2, [r3, #8]
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	691b      	ldr	r3, [r3, #16]
 800a6e4:	f000 f9eb 	bl	800aabe <TIM_ETR_SetConfig>
    break;
 800a6e8:	e03d      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	6a1b      	ldr	r3, [r3, #32]
 800a6f0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	6812      	ldr	r2, [r2, #0]
 800a6fa:	6a12      	ldr	r2, [r2, #32]
 800a6fc:	f022 0201 	bic.w	r2, r2, #1
 800a700:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a710:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	691b      	ldr	r3, [r3, #16]
 800a716:	011b      	lsls	r3, r3, #4
 800a718:	693a      	ldr	r2, [r7, #16]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	693a      	ldr	r2, [r7, #16]
 800a724:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	621a      	str	r2, [r3, #32]
    break;
 800a72e:	e01a      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6818      	ldr	r0, [r3, #0]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	6899      	ldr	r1, [r3, #8]
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	461a      	mov	r2, r3
 800a73e:	f000 f87b 	bl	800a838 <TIM_TI1_ConfigInputStage>
    break;
 800a742:	e010      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6818      	ldr	r0, [r3, #0]
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	6899      	ldr	r1, [r3, #8]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	691b      	ldr	r3, [r3, #16]
 800a750:	461a      	mov	r2, r3
 800a752:	f000 f8e3 	bl	800a91c <TIM_TI2_ConfigInputStage>
    break;
 800a756:	e006      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800a758:	bf00      	nop
 800a75a:	e004      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800a75c:	bf00      	nop
 800a75e:	e002      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800a760:	bf00      	nop
 800a762:	e000      	b.n	800a766 <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800a764:	bf00      	nop
  }
}
 800a766:	bf00      	nop
 800a768:	3718      	adds	r7, #24
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}

0800a76e <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a76e:	b480      	push	{r7}
 800a770:	b087      	sub	sp, #28
 800a772:	af00      	add	r7, sp, #0
 800a774:	60f8      	str	r0, [r7, #12]
 800a776:	60b9      	str	r1, [r7, #8]
 800a778:	607a      	str	r2, [r7, #4]
 800a77a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a780:	2300      	movs	r3, #0
 800a782:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	6a1b      	ldr	r3, [r3, #32]
 800a788:	f023 0201 	bic.w	r2, r3, #1
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	699b      	ldr	r3, [r3, #24]
 800a794:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	6a1b      	ldr	r3, [r3, #32]
 800a79a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	4a22      	ldr	r2, [pc, #136]	; (800a828 <TIM_TI1_SetConfig+0xba>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d00f      	beq.n	800a7c4 <TIM_TI1_SetConfig+0x56>
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7aa:	d00b      	beq.n	800a7c4 <TIM_TI1_SetConfig+0x56>
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	4a1f      	ldr	r2, [pc, #124]	; (800a82c <TIM_TI1_SetConfig+0xbe>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d007      	beq.n	800a7c4 <TIM_TI1_SetConfig+0x56>
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	4a1e      	ldr	r2, [pc, #120]	; (800a830 <TIM_TI1_SetConfig+0xc2>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d003      	beq.n	800a7c4 <TIM_TI1_SetConfig+0x56>
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	4a1d      	ldr	r2, [pc, #116]	; (800a834 <TIM_TI1_SetConfig+0xc6>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d101      	bne.n	800a7c8 <TIM_TI1_SetConfig+0x5a>
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	e000      	b.n	800a7ca <TIM_TI1_SetConfig+0x5c>
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d008      	beq.n	800a7e0 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	f023 0303 	bic.w	r3, r3, #3
 800a7d4:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	617b      	str	r3, [r7, #20]
 800a7de:	e003      	b.n	800a7e8 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	f043 0301 	orr.w	r3, r3, #1
 800a7e6:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a7ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	011b      	lsls	r3, r3, #4
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	697a      	ldr	r2, [r7, #20]
 800a7f8:	4313      	orrs	r3, r2
 800a7fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	f023 030a 	bic.w	r3, r3, #10
 800a802:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	f003 030a 	and.w	r3, r3, #10
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	697a      	ldr	r2, [r7, #20]
 800a814:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	693a      	ldr	r2, [r7, #16]
 800a81a:	621a      	str	r2, [r3, #32]
}
 800a81c:	bf00      	nop
 800a81e:	371c      	adds	r7, #28
 800a820:	46bd      	mov	sp, r7
 800a822:	bc80      	pop	{r7}
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	40012c00 	.word	0x40012c00
 800a82c:	40000400 	.word	0x40000400
 800a830:	40000800 	.word	0x40000800
 800a834:	40000c00 	.word	0x40000c00

0800a838 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a838:	b480      	push	{r7}
 800a83a:	b087      	sub	sp, #28
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	60b9      	str	r1, [r7, #8]
 800a842:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800a844:	2300      	movs	r3, #0
 800a846:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a848:	2300      	movs	r3, #0
 800a84a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6a1b      	ldr	r3, [r3, #32]
 800a850:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	6a1b      	ldr	r3, [r3, #32]
 800a856:	f023 0201 	bic.w	r2, r3, #1
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	699b      	ldr	r3, [r3, #24]
 800a862:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a86a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	011b      	lsls	r3, r3, #4
 800a870:	697a      	ldr	r2, [r7, #20]
 800a872:	4313      	orrs	r3, r2
 800a874:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	f023 030a 	bic.w	r3, r3, #10
 800a87c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800a87e:	693a      	ldr	r2, [r7, #16]
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	4313      	orrs	r3, r2
 800a884:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	697a      	ldr	r2, [r7, #20]
 800a88a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	693a      	ldr	r2, [r7, #16]
 800a890:	621a      	str	r2, [r3, #32]
}
 800a892:	bf00      	nop
 800a894:	371c      	adds	r7, #28
 800a896:	46bd      	mov	sp, r7
 800a898:	bc80      	pop	{r7}
 800a89a:	4770      	bx	lr

0800a89c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b087      	sub	sp, #28
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	607a      	str	r2, [r7, #4]
 800a8a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a8ae:	2300      	movs	r3, #0
 800a8b0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	6a1b      	ldr	r3, [r3, #32]
 800a8b6:	f023 0210 	bic.w	r2, r3, #16
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	699b      	ldr	r3, [r3, #24]
 800a8c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	6a1b      	ldr	r3, [r3, #32]
 800a8c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a8ca:	697b      	ldr	r3, [r7, #20]
 800a8cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	021b      	lsls	r3, r3, #8
 800a8d6:	697a      	ldr	r2, [r7, #20]
 800a8d8:	4313      	orrs	r3, r2
 800a8da:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a8e2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	031b      	lsls	r3, r3, #12
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	697a      	ldr	r2, [r7, #20]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a8f6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	011b      	lsls	r3, r3, #4
 800a8fc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a900:	693a      	ldr	r2, [r7, #16]
 800a902:	4313      	orrs	r3, r2
 800a904:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	697a      	ldr	r2, [r7, #20]
 800a90a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	621a      	str	r2, [r3, #32]
}
 800a912:	bf00      	nop
 800a914:	371c      	adds	r7, #28
 800a916:	46bd      	mov	sp, r7
 800a918:	bc80      	pop	{r7}
 800a91a:	4770      	bx	lr

0800a91c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b087      	sub	sp, #28
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800a928:	2300      	movs	r3, #0
 800a92a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a92c:	2300      	movs	r3, #0
 800a92e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	6a1b      	ldr	r3, [r3, #32]
 800a934:	f023 0210 	bic.w	r2, r3, #16
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	699b      	ldr	r3, [r3, #24]
 800a940:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	6a1b      	ldr	r3, [r3, #32]
 800a946:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a94e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	031b      	lsls	r3, r3, #12
 800a954:	697a      	ldr	r2, [r7, #20]
 800a956:	4313      	orrs	r3, r2
 800a958:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a95a:	693b      	ldr	r3, [r7, #16]
 800a95c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a960:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	011b      	lsls	r3, r3, #4
 800a966:	693a      	ldr	r2, [r7, #16]
 800a968:	4313      	orrs	r3, r2
 800a96a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	697a      	ldr	r2, [r7, #20]
 800a970:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	693a      	ldr	r2, [r7, #16]
 800a976:	621a      	str	r2, [r3, #32]
}
 800a978:	bf00      	nop
 800a97a:	371c      	adds	r7, #28
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bc80      	pop	{r7}
 800a980:	4770      	bx	lr

0800a982 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a982:	b480      	push	{r7}
 800a984:	b087      	sub	sp, #28
 800a986:	af00      	add	r7, sp, #0
 800a988:	60f8      	str	r0, [r7, #12]
 800a98a:	60b9      	str	r1, [r7, #8]
 800a98c:	607a      	str	r2, [r7, #4]
 800a98e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800a990:	2300      	movs	r3, #0
 800a992:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800a994:	2300      	movs	r3, #0
 800a996:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	6a1b      	ldr	r3, [r3, #32]
 800a99c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	6a1b      	ldr	r3, [r3, #32]
 800a9ae:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f023 0303 	bic.w	r3, r3, #3
 800a9b6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a9b8:	697a      	ldr	r2, [r7, #20]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4313      	orrs	r3, r2
 800a9be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a9c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	011b      	lsls	r3, r3, #4
 800a9cc:	b2db      	uxtb	r3, r3
 800a9ce:	697a      	ldr	r2, [r7, #20]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a9da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	021b      	lsls	r3, r3, #8
 800a9e0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a9e4:	693a      	ldr	r2, [r7, #16]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	697a      	ldr	r2, [r7, #20]
 800a9ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	693a      	ldr	r2, [r7, #16]
 800a9f4:	621a      	str	r2, [r3, #32]
}
 800a9f6:	bf00      	nop
 800a9f8:	371c      	adds	r7, #28
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bc80      	pop	{r7}
 800a9fe:	4770      	bx	lr

0800aa00 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aa00:	b480      	push	{r7}
 800aa02:	b087      	sub	sp, #28
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	607a      	str	r2, [r7, #4]
 800aa0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800aa12:	2300      	movs	r3, #0
 800aa14:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6a1b      	ldr	r3, [r3, #32]
 800aa1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	69db      	ldr	r3, [r3, #28]
 800aa26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6a1b      	ldr	r3, [r3, #32]
 800aa2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	021b      	lsls	r3, r3, #8
 800aa3a:	697a      	ldr	r2, [r7, #20]
 800aa3c:	4313      	orrs	r3, r2
 800aa3e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aa46:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	031b      	lsls	r3, r3, #12
 800aa4c:	b29b      	uxth	r3, r3
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa5a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	031b      	lsls	r3, r3, #12
 800aa60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aa64:	693a      	ldr	r2, [r7, #16]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	697a      	ldr	r2, [r7, #20]
 800aa6e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	693a      	ldr	r2, [r7, #16]
 800aa74:	621a      	str	r2, [r3, #32]
}
 800aa76:	bf00      	nop
 800aa78:	371c      	adds	r7, #28
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	bc80      	pop	{r7}
 800aa7e:	4770      	bx	lr

0800aa80 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	460b      	mov	r3, r1
 800aa8a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	689b      	ldr	r3, [r3, #8]
 800aa94:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa9c:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800aa9e:	887b      	ldrh	r3, [r7, #2]
 800aaa0:	f043 0307 	orr.w	r3, r3, #7
 800aaa4:	b29b      	uxth	r3, r3
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	68fa      	ldr	r2, [r7, #12]
 800aab2:	609a      	str	r2, [r3, #8]
}
 800aab4:	bf00      	nop
 800aab6:	3714      	adds	r7, #20
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bc80      	pop	{r7}
 800aabc:	4770      	bx	lr

0800aabe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aabe:	b480      	push	{r7}
 800aac0:	b087      	sub	sp, #28
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	60f8      	str	r0, [r7, #12]
 800aac6:	60b9      	str	r1, [r7, #8]
 800aac8:	607a      	str	r2, [r7, #4]
 800aaca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800aacc:	2300      	movs	r3, #0
 800aace:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aadc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	021a      	lsls	r2, r3, #8
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	431a      	orrs	r2, r3
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	4313      	orrs	r3, r2
 800aaea:	697a      	ldr	r2, [r7, #20]
 800aaec:	4313      	orrs	r3, r2
 800aaee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	697a      	ldr	r2, [r7, #20]
 800aaf4:	609a      	str	r2, [r3, #8]
}
 800aaf6:	bf00      	nop
 800aaf8:	371c      	adds	r7, #28
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bc80      	pop	{r7}
 800aafe:	4770      	bx	lr

0800ab00 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ab00:	b480      	push	{r7}
 800ab02:	b087      	sub	sp, #28
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800ab10:	2201      	movs	r2, #1
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	fa02 f303 	lsl.w	r3, r2, r3
 800ab18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	6a1a      	ldr	r2, [r3, #32]
 800ab1e:	697b      	ldr	r3, [r7, #20]
 800ab20:	43db      	mvns	r3, r3
 800ab22:	401a      	ands	r2, r3
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6a1a      	ldr	r2, [r3, #32]
 800ab2c:	6879      	ldr	r1, [r7, #4]
 800ab2e:	68bb      	ldr	r3, [r7, #8]
 800ab30:	fa01 f303 	lsl.w	r3, r1, r3
 800ab34:	431a      	orrs	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	621a      	str	r2, [r3, #32]
}
 800ab3a:	bf00      	nop
 800ab3c:	371c      	adds	r7, #28
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bc80      	pop	{r7}
 800ab42:	4770      	bx	lr

0800ab44 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef* sConfig)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b08a      	sub	sp, #40	; 0x28
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if(htim == NULL)
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d101      	bne.n	800ab58 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800ab54:	2301      	movs	r3, #1
 800ab56:	e086      	b.n	800ac66 <HAL_TIMEx_HallSensor_Init+0x122>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d106      	bne.n	800ab72 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f000 f8ae 	bl	800acce <HAL_TIMEx_HallSensor_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2202      	movs	r2, #2
 800ab76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681a      	ldr	r2, [r3, #0]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	3304      	adds	r3, #4
 800ab82:	4619      	mov	r1, r3
 800ab84:	4610      	mov	r0, r2
 800ab86:	f7ff fb56 	bl	800a236 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6818      	ldr	r0, [r3, #0]
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	6819      	ldr	r1, [r3, #0]
 800ab92:	683b      	ldr	r3, [r7, #0]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	2203      	movs	r2, #3
 800ab98:	f7ff fde9 	bl	800a76e <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	687a      	ldr	r2, [r7, #4]
 800aba2:	6812      	ldr	r2, [r2, #0]
 800aba4:	6992      	ldr	r2, [r2, #24]
 800aba6:	f022 020c 	bic.w	r2, r2, #12
 800abaa:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	6812      	ldr	r2, [r2, #0]
 800abb4:	6991      	ldr	r1, [r2, #24]
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	6852      	ldr	r2, [r2, #4]
 800abba:	430a      	orrs	r2, r1
 800abbc:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	6812      	ldr	r2, [r2, #0]
 800abc6:	6852      	ldr	r2, [r2, #4]
 800abc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800abcc:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	6812      	ldr	r2, [r2, #0]
 800abd6:	6892      	ldr	r2, [r2, #8]
 800abd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800abdc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	6812      	ldr	r2, [r2, #0]
 800abe6:	6892      	ldr	r2, [r2, #8]
 800abe8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abec:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	6812      	ldr	r2, [r2, #0]
 800abf6:	6892      	ldr	r2, [r2, #8]
 800abf8:	f022 0207 	bic.w	r2, r2, #7
 800abfc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	6812      	ldr	r2, [r2, #0]
 800ac06:	6892      	ldr	r2, [r2, #8]
 800ac08:	f042 0204 	orr.w	r2, r2, #4
 800ac0c:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 800ac12:	2300      	movs	r3, #0
 800ac14:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800ac16:	2370      	movs	r3, #112	; 0x70
 800ac18:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 800ac22:	2300      	movs	r3, #0
 800ac24:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	68db      	ldr	r3, [r3, #12]
 800ac2a:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f107 020c 	add.w	r2, r7, #12
 800ac34:	4611      	mov	r1, r2
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7ff fbda 	bl	800a3f0 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	6812      	ldr	r2, [r2, #0]
 800ac44:	6852      	ldr	r2, [r2, #4]
 800ac46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ac4a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	6812      	ldr	r2, [r2, #0]
 800ac54:	6852      	ldr	r2, [r2, #4]
 800ac56:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800ac5a:	605a      	str	r2, [r3, #4]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	2201      	movs	r2, #1
 800ac60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3728      	adds	r7, #40	; 0x28
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <HAL_TIMEx_HallSensor_DeInit>:
  * @brief  DeInitializes the TIM Hall Sensor interface
  * @param  htim : TIM Hall Sensor handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b082      	sub	sp, #8
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2202      	movs	r2, #2
 800ac7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	6a1a      	ldr	r2, [r3, #32]
 800ac84:	f241 1311 	movw	r3, #4369	; 0x1111
 800ac88:	4013      	ands	r3, r2
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d10f      	bne.n	800acae <HAL_TIMEx_HallSensor_DeInit+0x40>
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	6a1a      	ldr	r2, [r3, #32]
 800ac94:	f240 4344 	movw	r3, #1092	; 0x444
 800ac98:	4013      	ands	r3, r2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d107      	bne.n	800acae <HAL_TIMEx_HallSensor_DeInit+0x40>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	6812      	ldr	r2, [r2, #0]
 800aca6:	6812      	ldr	r2, [r2, #0]
 800aca8:	f022 0201 	bic.w	r2, r2, #1
 800acac:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIMEx_HallSensor_MspDeInit(htim);
 800acae:	6878      	ldr	r0, [r7, #4]
 800acb0:	f000 f816 	bl	800ace0 <HAL_TIMEx_HallSensor_MspDeInit>

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2200      	movs	r2, #0
 800acc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3708      	adds	r7, #8
 800acca:	46bd      	mov	sp, r7
 800accc:	bd80      	pop	{r7, pc}

0800acce <HAL_TIMEx_HallSensor_MspInit>:
  * @brief  Initializes the TIM Hall Sensor MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
{
 800acce:	b480      	push	{r7}
 800acd0:	b083      	sub	sp, #12
 800acd2:	af00      	add	r7, sp, #0
 800acd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
   */
}
 800acd6:	bf00      	nop
 800acd8:	370c      	adds	r7, #12
 800acda:	46bd      	mov	sp, r7
 800acdc:	bc80      	pop	{r7}
 800acde:	4770      	bx	lr

0800ace0 <HAL_TIMEx_HallSensor_MspDeInit>:
  * @brief  DeInitializes TIM Hall Sensor MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b083      	sub	sp, #12
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
   */
}
 800ace8:	bf00      	nop
 800acea:	370c      	adds	r7, #12
 800acec:	46bd      	mov	sp, r7
 800acee:	bc80      	pop	{r7}
 800acf0:	4770      	bx	lr

0800acf2 <HAL_TIMEx_HallSensor_Start>:
  * @brief  Starts the TIM Hall Sensor Interface.
  * @param  htim : TIM Hall Sensor handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b082      	sub	sp, #8
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

  /* Enable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	2201      	movs	r2, #1
 800ad00:	2100      	movs	r1, #0
 800ad02:	4618      	mov	r0, r3
 800ad04:	f7ff fefc 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	687a      	ldr	r2, [r7, #4]
 800ad0e:	6812      	ldr	r2, [r2, #0]
 800ad10:	6812      	ldr	r2, [r2, #0]
 800ad12:	f042 0201 	orr.w	r2, r2, #1
 800ad16:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3708      	adds	r7, #8
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <HAL_TIMEx_HallSensor_Stop>:
  * @brief  Stops the TIM Hall sensor Interface.
  * @param  htim : TIM Hall Sensor handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b082      	sub	sp, #8
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	2100      	movs	r1, #0
 800ad32:	4618      	mov	r0, r3
 800ad34:	f7ff fee4 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	6a1a      	ldr	r2, [r3, #32]
 800ad3e:	f241 1311 	movw	r3, #4369	; 0x1111
 800ad42:	4013      	ands	r3, r2
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d10f      	bne.n	800ad68 <HAL_TIMEx_HallSensor_Stop+0x46>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	6a1a      	ldr	r2, [r3, #32]
 800ad4e:	f240 4344 	movw	r3, #1092	; 0x444
 800ad52:	4013      	ands	r3, r2
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d107      	bne.n	800ad68 <HAL_TIMEx_HallSensor_Stop+0x46>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	687a      	ldr	r2, [r7, #4]
 800ad5e:	6812      	ldr	r2, [r2, #0]
 800ad60:	6812      	ldr	r2, [r2, #0]
 800ad62:	f022 0201 	bic.w	r2, r2, #1
 800ad66:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ad68:	2300      	movs	r3, #0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3708      	adds	r7, #8
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <HAL_TIMEx_HallSensor_Start_IT>:
  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim : TIM Hall Sensor handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b082      	sub	sp, #8
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

  /* Enable the capture compare Interrupts 1 event */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	6812      	ldr	r2, [r2, #0]
 800ad82:	68d2      	ldr	r2, [r2, #12]
 800ad84:	f042 0202 	orr.w	r2, r2, #2
 800ad88:	60da      	str	r2, [r3, #12]

  /* Enable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	2201      	movs	r2, #1
 800ad90:	2100      	movs	r1, #0
 800ad92:	4618      	mov	r0, r3
 800ad94:	f7ff feb4 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	6812      	ldr	r2, [r2, #0]
 800ada0:	6812      	ldr	r2, [r2, #0]
 800ada2:	f042 0201 	orr.w	r2, r2, #1
 800ada6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ada8:	2300      	movs	r3, #0
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3708      	adds	r7, #8
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}

0800adb2 <HAL_TIMEx_HallSensor_Stop_IT>:
  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
{
 800adb2:	b580      	push	{r7, lr}
 800adb4:	b082      	sub	sp, #8
 800adb6:	af00      	add	r7, sp, #0
 800adb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2200      	movs	r2, #0
 800adc0:	2100      	movs	r1, #0
 800adc2:	4618      	mov	r0, r3
 800adc4:	f7ff fe9c 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Disable the capture compare Interrupts event */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	6812      	ldr	r2, [r2, #0]
 800add0:	68d2      	ldr	r2, [r2, #12]
 800add2:	f022 0202 	bic.w	r2, r2, #2
 800add6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	6a1a      	ldr	r2, [r3, #32]
 800adde:	f241 1311 	movw	r3, #4369	; 0x1111
 800ade2:	4013      	ands	r3, r2
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d10f      	bne.n	800ae08 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	6a1a      	ldr	r2, [r3, #32]
 800adee:	f240 4344 	movw	r3, #1092	; 0x444
 800adf2:	4013      	ands	r3, r2
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d107      	bne.n	800ae08 <HAL_TIMEx_HallSensor_Stop_IT+0x56>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	6812      	ldr	r2, [r2, #0]
 800ae00:	6812      	ldr	r2, [r2, #0]
 800ae02:	f022 0201 	bic.w	r2, r2, #1
 800ae06:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3708      	adds	r7, #8
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}

0800ae12 <HAL_TIMEx_HallSensor_Start_DMA>:
  * @param  pData : The destination Buffer address.
  * @param  Length : The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
{
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b084      	sub	sp, #16
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	60f8      	str	r0, [r7, #12]
 800ae1a:	60b9      	str	r1, [r7, #8]
 800ae1c:	4613      	mov	r3, r2
 800ae1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

   if((htim->State == HAL_TIM_STATE_BUSY))
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae26:	b2db      	uxtb	r3, r3
 800ae28:	2b02      	cmp	r3, #2
 800ae2a:	d101      	bne.n	800ae30 <HAL_TIMEx_HallSensor_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	e03b      	b.n	800aea8 <HAL_TIMEx_HallSensor_Start_DMA+0x96>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae36:	b2db      	uxtb	r3, r3
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d10b      	bne.n	800ae54 <HAL_TIMEx_HallSensor_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d104      	bne.n	800ae4c <HAL_TIMEx_HallSensor_Start_DMA+0x3a>
 800ae42:	88fb      	ldrh	r3, [r7, #6]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d001      	beq.n	800ae4c <HAL_TIMEx_HallSensor_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800ae48:	2301      	movs	r3, #1
 800ae4a:	e02d      	b.n	800aea8 <HAL_TIMEx_HallSensor_Start_DMA+0x96>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2202      	movs	r2, #2
 800ae50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  /* Enable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2201      	movs	r2, #1
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f7ff fe4f 	bl	800ab00 <TIM_CCxChannelCmd>

  /* Set the DMA Input Capture 1 Callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae66:	4a12      	ldr	r2, [pc, #72]	; (800aeb0 <HAL_TIMEx_HallSensor_Start_DMA+0x9e>)
 800ae68:	629a      	str	r2, [r3, #40]	; 0x28
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae6e:	4a11      	ldr	r2, [pc, #68]	; (800aeb4 <HAL_TIMEx_HallSensor_Start_DMA+0xa2>)
 800ae70:	631a      	str	r2, [r3, #48]	; 0x30

  /* Enable the DMA channel for Capture 1*/
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	3334      	adds	r3, #52	; 0x34
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	68ba      	ldr	r2, [r7, #8]
 800ae80:	88fb      	ldrh	r3, [r7, #6]
 800ae82:	f7f9 fa4f 	bl	8004324 <HAL_DMA_Start_IT>

  /* Enable the capture compare 1 Interrupt */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	6812      	ldr	r2, [r2, #0]
 800ae8e:	68d2      	ldr	r2, [r2, #12]
 800ae90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ae94:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	6812      	ldr	r2, [r2, #0]
 800ae9e:	6812      	ldr	r2, [r2, #0]
 800aea0:	f042 0201 	orr.w	r2, r2, #1
 800aea4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800aea6:	2300      	movs	r3, #0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3710      	adds	r7, #16
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}
 800aeb0:	0800a17f 	.word	0x0800a17f
 800aeb4:	0800a0eb 	.word	0x0800a0eb

0800aeb8 <HAL_TIMEx_HallSensor_Stop_DMA>:
  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b082      	sub	sp, #8
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel 1
    (in the Hall Sensor Interface the 3 possible channels that are used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	2200      	movs	r2, #0
 800aec6:	2100      	movs	r1, #0
 800aec8:	4618      	mov	r0, r3
 800aeca:	f7ff fe19 	bl	800ab00 <TIM_CCxChannelCmd>


  /* Disable the capture compare Interrupts 1 event */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	6812      	ldr	r2, [r2, #0]
 800aed6:	68d2      	ldr	r2, [r2, #12]
 800aed8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800aedc:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	6a1a      	ldr	r2, [r3, #32]
 800aee4:	f241 1311 	movw	r3, #4369	; 0x1111
 800aee8:	4013      	ands	r3, r2
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10f      	bne.n	800af0e <HAL_TIMEx_HallSensor_Stop_DMA+0x56>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	6a1a      	ldr	r2, [r3, #32]
 800aef4:	f240 4344 	movw	r3, #1092	; 0x444
 800aef8:	4013      	ands	r3, r2
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d107      	bne.n	800af0e <HAL_TIMEx_HallSensor_Stop_DMA+0x56>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	687a      	ldr	r2, [r7, #4]
 800af04:	6812      	ldr	r2, [r2, #0]
 800af06:	6812      	ldr	r2, [r2, #0]
 800af08:	f022 0201 	bic.w	r2, r2, #1
 800af0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <HAL_TIMEx_OCN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	2204      	movs	r2, #4
 800af28:	6839      	ldr	r1, [r7, #0]
 800af2a:	4618      	mov	r0, r3
 800af2c:	f001 f82b 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	6812      	ldr	r2, [r2, #0]
 800af38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800af3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800af3e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	6812      	ldr	r2, [r2, #0]
 800af48:	6812      	ldr	r2, [r2, #0]
 800af4a:	f042 0201 	orr.w	r2, r2, #1
 800af4e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800af50:	2300      	movs	r3, #0
}
 800af52:	4618      	mov	r0, r3
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <HAL_TIMEx_OCN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af5a:	b580      	push	{r7, lr}
 800af5c:	b082      	sub	sp, #8
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]
 800af62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	2200      	movs	r2, #0
 800af6a:	6839      	ldr	r1, [r7, #0]
 800af6c:	4618      	mov	r0, r3
 800af6e:	f001 f80a 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	6a1a      	ldr	r2, [r3, #32]
 800af78:	f241 1311 	movw	r3, #4369	; 0x1111
 800af7c:	4013      	ands	r3, r2
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d10f      	bne.n	800afa2 <HAL_TIMEx_OCN_Stop+0x48>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	6a1a      	ldr	r2, [r3, #32]
 800af88:	f240 4344 	movw	r3, #1092	; 0x444
 800af8c:	4013      	ands	r3, r2
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d107      	bne.n	800afa2 <HAL_TIMEx_OCN_Stop+0x48>
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	687a      	ldr	r2, [r7, #4]
 800af98:	6812      	ldr	r2, [r2, #0]
 800af9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800af9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800afa0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	6a1a      	ldr	r2, [r3, #32]
 800afa8:	f241 1311 	movw	r3, #4369	; 0x1111
 800afac:	4013      	ands	r3, r2
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d10f      	bne.n	800afd2 <HAL_TIMEx_OCN_Stop+0x78>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	6a1a      	ldr	r2, [r3, #32]
 800afb8:	f240 4344 	movw	r3, #1092	; 0x444
 800afbc:	4013      	ands	r3, r2
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d107      	bne.n	800afd2 <HAL_TIMEx_OCN_Stop+0x78>
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	6812      	ldr	r2, [r2, #0]
 800afca:	6812      	ldr	r2, [r2, #0]
 800afcc:	f022 0201 	bic.w	r2, r2, #1
 800afd0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3708      	adds	r7, #8
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b082      	sub	sp, #8
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	2b0c      	cmp	r3, #12
 800afea:	d841      	bhi.n	800b070 <HAL_TIMEx_OCN_Start_IT+0x94>
 800afec:	a201      	add	r2, pc, #4	; (adr r2, 800aff4 <HAL_TIMEx_OCN_Start_IT+0x18>)
 800afee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff2:	bf00      	nop
 800aff4:	0800b029 	.word	0x0800b029
 800aff8:	0800b071 	.word	0x0800b071
 800affc:	0800b071 	.word	0x0800b071
 800b000:	0800b071 	.word	0x0800b071
 800b004:	0800b03b 	.word	0x0800b03b
 800b008:	0800b071 	.word	0x0800b071
 800b00c:	0800b071 	.word	0x0800b071
 800b010:	0800b071 	.word	0x0800b071
 800b014:	0800b04d 	.word	0x0800b04d
 800b018:	0800b071 	.word	0x0800b071
 800b01c:	0800b071 	.word	0x0800b071
 800b020:	0800b071 	.word	0x0800b071
 800b024:	0800b05f 	.word	0x0800b05f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	6812      	ldr	r2, [r2, #0]
 800b030:	68d2      	ldr	r2, [r2, #12]
 800b032:	f042 0202 	orr.w	r2, r2, #2
 800b036:	60da      	str	r2, [r3, #12]
    }
    break;
 800b038:	e01b      	b.n	800b072 <HAL_TIMEx_OCN_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	6812      	ldr	r2, [r2, #0]
 800b042:	68d2      	ldr	r2, [r2, #12]
 800b044:	f042 0204 	orr.w	r2, r2, #4
 800b048:	60da      	str	r2, [r3, #12]
    }
    break;
 800b04a:	e012      	b.n	800b072 <HAL_TIMEx_OCN_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	6812      	ldr	r2, [r2, #0]
 800b054:	68d2      	ldr	r2, [r2, #12]
 800b056:	f042 0208 	orr.w	r2, r2, #8
 800b05a:	60da      	str	r2, [r3, #12]
    }
    break;
 800b05c:	e009      	b.n	800b072 <HAL_TIMEx_OCN_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Output Compare interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	687a      	ldr	r2, [r7, #4]
 800b064:	6812      	ldr	r2, [r2, #0]
 800b066:	68d2      	ldr	r2, [r2, #12]
 800b068:	f042 0210 	orr.w	r2, r2, #16
 800b06c:	60da      	str	r2, [r3, #12]
    }
    break;
 800b06e:	e000      	b.n	800b072 <HAL_TIMEx_OCN_Start_IT+0x96>

    default:
    break;
 800b070:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	687a      	ldr	r2, [r7, #4]
 800b078:	6812      	ldr	r2, [r2, #0]
 800b07a:	68d2      	ldr	r2, [r2, #12]
 800b07c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b080:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	2204      	movs	r2, #4
 800b088:	6839      	ldr	r1, [r7, #0]
 800b08a:	4618      	mov	r0, r3
 800b08c:	f000 ff7b 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	6812      	ldr	r2, [r2, #0]
 800b098:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b09a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b09e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	6812      	ldr	r2, [r2, #0]
 800b0a8:	6812      	ldr	r2, [r2, #0]
 800b0aa:	f042 0201 	orr.w	r2, r2, #1
 800b0ae:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b0b0:	2300      	movs	r3, #0
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3708      	adds	r7, #8
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}

0800b0ba <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b0ba:	b580      	push	{r7, lr}
 800b0bc:	b084      	sub	sp, #16
 800b0be:	af00      	add	r7, sp, #0
 800b0c0:	6078      	str	r0, [r7, #4]
 800b0c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer = 0U;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	2b0c      	cmp	r3, #12
 800b0cc:	d840      	bhi.n	800b150 <HAL_TIMEx_OCN_Stop_IT+0x96>
 800b0ce:	a201      	add	r2, pc, #4	; (adr r2, 800b0d4 <HAL_TIMEx_OCN_Stop_IT+0x1a>)
 800b0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d4:	0800b109 	.word	0x0800b109
 800b0d8:	0800b151 	.word	0x0800b151
 800b0dc:	0800b151 	.word	0x0800b151
 800b0e0:	0800b151 	.word	0x0800b151
 800b0e4:	0800b11b 	.word	0x0800b11b
 800b0e8:	0800b151 	.word	0x0800b151
 800b0ec:	0800b151 	.word	0x0800b151
 800b0f0:	0800b151 	.word	0x0800b151
 800b0f4:	0800b12d 	.word	0x0800b12d
 800b0f8:	0800b151 	.word	0x0800b151
 800b0fc:	0800b151 	.word	0x0800b151
 800b100:	0800b151 	.word	0x0800b151
 800b104:	0800b13f 	.word	0x0800b13f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	6812      	ldr	r2, [r2, #0]
 800b110:	68d2      	ldr	r2, [r2, #12]
 800b112:	f022 0202 	bic.w	r2, r2, #2
 800b116:	60da      	str	r2, [r3, #12]
    }
    break;
 800b118:	e01b      	b.n	800b152 <HAL_TIMEx_OCN_Stop_IT+0x98>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	687a      	ldr	r2, [r7, #4]
 800b120:	6812      	ldr	r2, [r2, #0]
 800b122:	68d2      	ldr	r2, [r2, #12]
 800b124:	f022 0204 	bic.w	r2, r2, #4
 800b128:	60da      	str	r2, [r3, #12]
    }
    break;
 800b12a:	e012      	b.n	800b152 <HAL_TIMEx_OCN_Stop_IT+0x98>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	687a      	ldr	r2, [r7, #4]
 800b132:	6812      	ldr	r2, [r2, #0]
 800b134:	68d2      	ldr	r2, [r2, #12]
 800b136:	f022 0208 	bic.w	r2, r2, #8
 800b13a:	60da      	str	r2, [r3, #12]
    }
    break;
 800b13c:	e009      	b.n	800b152 <HAL_TIMEx_OCN_Stop_IT+0x98>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	6812      	ldr	r2, [r2, #0]
 800b146:	68d2      	ldr	r2, [r2, #12]
 800b148:	f022 0210 	bic.w	r2, r2, #16
 800b14c:	60da      	str	r2, [r3, #12]
    }
    break;
 800b14e:	e000      	b.n	800b152 <HAL_TIMEx_OCN_Stop_IT+0x98>

    default:
    break;
 800b150:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	2200      	movs	r2, #0
 800b158:	6839      	ldr	r1, [r7, #0]
 800b15a:	4618      	mov	r0, r3
 800b15c:	f000 ff13 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	6a1b      	ldr	r3, [r3, #32]
 800b166:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	f240 4344 	movw	r3, #1092	; 0x444
 800b16e:	4013      	ands	r3, r2
 800b170:	2b00      	cmp	r3, #0
 800b172:	d107      	bne.n	800b184 <HAL_TIMEx_OCN_Stop_IT+0xca>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	6812      	ldr	r2, [r2, #0]
 800b17c:	68d2      	ldr	r2, [r2, #12]
 800b17e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b182:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	6a1a      	ldr	r2, [r3, #32]
 800b18a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b18e:	4013      	ands	r3, r2
 800b190:	2b00      	cmp	r3, #0
 800b192:	d10f      	bne.n	800b1b4 <HAL_TIMEx_OCN_Stop_IT+0xfa>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	6a1a      	ldr	r2, [r3, #32]
 800b19a:	f240 4344 	movw	r3, #1092	; 0x444
 800b19e:	4013      	ands	r3, r2
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d107      	bne.n	800b1b4 <HAL_TIMEx_OCN_Stop_IT+0xfa>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	687a      	ldr	r2, [r7, #4]
 800b1aa:	6812      	ldr	r2, [r2, #0]
 800b1ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b1ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b1b2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	6a1a      	ldr	r2, [r3, #32]
 800b1ba:	f241 1311 	movw	r3, #4369	; 0x1111
 800b1be:	4013      	ands	r3, r2
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d10f      	bne.n	800b1e4 <HAL_TIMEx_OCN_Stop_IT+0x12a>
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	6a1a      	ldr	r2, [r3, #32]
 800b1ca:	f240 4344 	movw	r3, #1092	; 0x444
 800b1ce:	4013      	ands	r3, r2
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d107      	bne.n	800b1e4 <HAL_TIMEx_OCN_Stop_IT+0x12a>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	687a      	ldr	r2, [r7, #4]
 800b1da:	6812      	ldr	r2, [r2, #0]
 800b1dc:	6812      	ldr	r2, [r2, #0]
 800b1de:	f022 0201 	bic.w	r2, r2, #1
 800b1e2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b1e4:	2300      	movs	r3, #0
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <HAL_TIMEx_OCN_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b084      	sub	sp, #16
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	60f8      	str	r0, [r7, #12]
 800b1f6:	60b9      	str	r1, [r7, #8]
 800b1f8:	607a      	str	r2, [r7, #4]
 800b1fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b202:	b2db      	uxtb	r3, r3
 800b204:	2b02      	cmp	r3, #2
 800b206:	d101      	bne.n	800b20c <HAL_TIMEx_OCN_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800b208:	2302      	movs	r3, #2
 800b20a:	e0b8      	b.n	800b37e <HAL_TIMEx_OCN_Start_DMA+0x190>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b212:	b2db      	uxtb	r3, r3
 800b214:	2b01      	cmp	r3, #1
 800b216:	d10b      	bne.n	800b230 <HAL_TIMEx_OCN_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d104      	bne.n	800b228 <HAL_TIMEx_OCN_Start_DMA+0x3a>
 800b21e:	887b      	ldrh	r3, [r7, #2]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d001      	beq.n	800b228 <HAL_TIMEx_OCN_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800b224:	2301      	movs	r3, #1
 800b226:	e0aa      	b.n	800b37e <HAL_TIMEx_OCN_Start_DMA+0x190>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	2202      	movs	r2, #2
 800b22c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	2b0c      	cmp	r3, #12
 800b234:	f200 808a 	bhi.w	800b34c <HAL_TIMEx_OCN_Start_DMA+0x15e>
 800b238:	a201      	add	r2, pc, #4	; (adr r2, 800b240 <HAL_TIMEx_OCN_Start_DMA+0x52>)
 800b23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23e:	bf00      	nop
 800b240:	0800b275 	.word	0x0800b275
 800b244:	0800b34d 	.word	0x0800b34d
 800b248:	0800b34d 	.word	0x0800b34d
 800b24c:	0800b34d 	.word	0x0800b34d
 800b250:	0800b2ab 	.word	0x0800b2ab
 800b254:	0800b34d 	.word	0x0800b34d
 800b258:	0800b34d 	.word	0x0800b34d
 800b25c:	0800b34d 	.word	0x0800b34d
 800b260:	0800b2e1 	.word	0x0800b2e1
 800b264:	0800b34d 	.word	0x0800b34d
 800b268:	0800b34d 	.word	0x0800b34d
 800b26c:	0800b34d 	.word	0x0800b34d
 800b270:	0800b317 	.word	0x0800b317
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b278:	4a43      	ldr	r2, [pc, #268]	; (800b388 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b27a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b280:	4a42      	ldr	r2, [pc, #264]	; (800b38c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b282:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b288:	6879      	ldr	r1, [r7, #4]
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	3334      	adds	r3, #52	; 0x34
 800b290:	461a      	mov	r2, r3
 800b292:	887b      	ldrh	r3, [r7, #2]
 800b294:	f7f9 f846 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	68fa      	ldr	r2, [r7, #12]
 800b29e:	6812      	ldr	r2, [r2, #0]
 800b2a0:	68d2      	ldr	r2, [r2, #12]
 800b2a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b2a6:	60da      	str	r2, [r3, #12]
    }
    break;
 800b2a8:	e051      	b.n	800b34e <HAL_TIMEx_OCN_Start_DMA+0x160>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ae:	4a36      	ldr	r2, [pc, #216]	; (800b388 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b2b0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2b6:	4a35      	ldr	r2, [pc, #212]	; (800b38c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b2b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b2be:	6879      	ldr	r1, [r7, #4]
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	3338      	adds	r3, #56	; 0x38
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	887b      	ldrh	r3, [r7, #2]
 800b2ca:	f7f9 f82b 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	68fa      	ldr	r2, [r7, #12]
 800b2d4:	6812      	ldr	r2, [r2, #0]
 800b2d6:	68d2      	ldr	r2, [r2, #12]
 800b2d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b2dc:	60da      	str	r2, [r3, #12]
    }
    break;
 800b2de:	e036      	b.n	800b34e <HAL_TIMEx_OCN_Start_DMA+0x160>

    case TIM_CHANNEL_3:
{
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2e4:	4a28      	ldr	r2, [pc, #160]	; (800b388 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b2e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ec:	4a27      	ldr	r2, [pc, #156]	; (800b38c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b2ee:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b2f4:	6879      	ldr	r1, [r7, #4]
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	333c      	adds	r3, #60	; 0x3c
 800b2fc:	461a      	mov	r2, r3
 800b2fe:	887b      	ldrh	r3, [r7, #2]
 800b300:	f7f9 f810 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	6812      	ldr	r2, [r2, #0]
 800b30c:	68d2      	ldr	r2, [r2, #12]
 800b30e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b312:	60da      	str	r2, [r3, #12]
    }
    break;
 800b314:	e01b      	b.n	800b34e <HAL_TIMEx_OCN_Start_DMA+0x160>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b31a:	4a1b      	ldr	r2, [pc, #108]	; (800b388 <HAL_TIMEx_OCN_Start_DMA+0x19a>)
 800b31c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b322:	4a1a      	ldr	r2, [pc, #104]	; (800b38c <HAL_TIMEx_OCN_Start_DMA+0x19e>)
 800b324:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b32a:	6879      	ldr	r1, [r7, #4]
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	3340      	adds	r3, #64	; 0x40
 800b332:	461a      	mov	r2, r3
 800b334:	887b      	ldrh	r3, [r7, #2]
 800b336:	f7f8 fff5 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Output Compare DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68fa      	ldr	r2, [r7, #12]
 800b340:	6812      	ldr	r2, [r2, #0]
 800b342:	68d2      	ldr	r2, [r2, #12]
 800b344:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b348:	60da      	str	r2, [r3, #12]
    }
    break;
 800b34a:	e000      	b.n	800b34e <HAL_TIMEx_OCN_Start_DMA+0x160>

    default:
    break;
 800b34c:	bf00      	nop
  }

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	2204      	movs	r2, #4
 800b354:	68b9      	ldr	r1, [r7, #8]
 800b356:	4618      	mov	r0, r3
 800b358:	f000 fe15 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	68fa      	ldr	r2, [r7, #12]
 800b362:	6812      	ldr	r2, [r2, #0]
 800b364:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b366:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b36a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	6812      	ldr	r2, [r2, #0]
 800b374:	6812      	ldr	r2, [r2, #0]
 800b376:	f042 0201 	orr.w	r2, r2, #1
 800b37a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b37c:	2300      	movs	r3, #0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}
 800b386:	bf00      	nop
 800b388:	0800a10f 	.word	0x0800a10f
 800b38c:	0800a0eb 	.word	0x0800a0eb

0800b390 <HAL_TIMEx_OCN_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
 800b398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	2b0c      	cmp	r3, #12
 800b39e:	d841      	bhi.n	800b424 <HAL_TIMEx_OCN_Stop_DMA+0x94>
 800b3a0:	a201      	add	r2, pc, #4	; (adr r2, 800b3a8 <HAL_TIMEx_OCN_Stop_DMA+0x18>)
 800b3a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a6:	bf00      	nop
 800b3a8:	0800b3dd 	.word	0x0800b3dd
 800b3ac:	0800b425 	.word	0x0800b425
 800b3b0:	0800b425 	.word	0x0800b425
 800b3b4:	0800b425 	.word	0x0800b425
 800b3b8:	0800b3ef 	.word	0x0800b3ef
 800b3bc:	0800b425 	.word	0x0800b425
 800b3c0:	0800b425 	.word	0x0800b425
 800b3c4:	0800b425 	.word	0x0800b425
 800b3c8:	0800b401 	.word	0x0800b401
 800b3cc:	0800b425 	.word	0x0800b425
 800b3d0:	0800b425 	.word	0x0800b425
 800b3d4:	0800b425 	.word	0x0800b425
 800b3d8:	0800b413 	.word	0x0800b413
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	687a      	ldr	r2, [r7, #4]
 800b3e2:	6812      	ldr	r2, [r2, #0]
 800b3e4:	68d2      	ldr	r2, [r2, #12]
 800b3e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b3ea:	60da      	str	r2, [r3, #12]
    }
    break;
 800b3ec:	e01b      	b.n	800b426 <HAL_TIMEx_OCN_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	6812      	ldr	r2, [r2, #0]
 800b3f6:	68d2      	ldr	r2, [r2, #12]
 800b3f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b3fc:	60da      	str	r2, [r3, #12]
    }
    break;
 800b3fe:	e012      	b.n	800b426 <HAL_TIMEx_OCN_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Output Compare DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	6812      	ldr	r2, [r2, #0]
 800b408:	68d2      	ldr	r2, [r2, #12]
 800b40a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b40e:	60da      	str	r2, [r3, #12]
    }
    break;
 800b410:	e009      	b.n	800b426 <HAL_TIMEx_OCN_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Output Compare interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	6812      	ldr	r2, [r2, #0]
 800b41a:	68d2      	ldr	r2, [r2, #12]
 800b41c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b420:	60da      	str	r2, [r3, #12]
    }
    break;
 800b422:	e000      	b.n	800b426 <HAL_TIMEx_OCN_Stop_DMA+0x96>

    default:
    break;
 800b424:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	2200      	movs	r2, #0
 800b42c:	6839      	ldr	r1, [r7, #0]
 800b42e:	4618      	mov	r0, r3
 800b430:	f000 fda9 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	6a1a      	ldr	r2, [r3, #32]
 800b43a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b43e:	4013      	ands	r3, r2
 800b440:	2b00      	cmp	r3, #0
 800b442:	d10f      	bne.n	800b464 <HAL_TIMEx_OCN_Stop_DMA+0xd4>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	6a1a      	ldr	r2, [r3, #32]
 800b44a:	f240 4344 	movw	r3, #1092	; 0x444
 800b44e:	4013      	ands	r3, r2
 800b450:	2b00      	cmp	r3, #0
 800b452:	d107      	bne.n	800b464 <HAL_TIMEx_OCN_Stop_DMA+0xd4>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	6812      	ldr	r2, [r2, #0]
 800b45c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b45e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b462:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	6a1a      	ldr	r2, [r3, #32]
 800b46a:	f241 1311 	movw	r3, #4369	; 0x1111
 800b46e:	4013      	ands	r3, r2
 800b470:	2b00      	cmp	r3, #0
 800b472:	d10f      	bne.n	800b494 <HAL_TIMEx_OCN_Stop_DMA+0x104>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6a1a      	ldr	r2, [r3, #32]
 800b47a:	f240 4344 	movw	r3, #1092	; 0x444
 800b47e:	4013      	ands	r3, r2
 800b480:	2b00      	cmp	r3, #0
 800b482:	d107      	bne.n	800b494 <HAL_TIMEx_OCN_Stop_DMA+0x104>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	687a      	ldr	r2, [r7, #4]
 800b48a:	6812      	ldr	r2, [r2, #0]
 800b48c:	6812      	ldr	r2, [r2, #0]
 800b48e:	f022 0201 	bic.w	r2, r2, #1
 800b492:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2201      	movs	r2, #1
 800b498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b49c:	2300      	movs	r3, #0
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3708      	adds	r7, #8
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}

0800b4a6 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b4a6:	b580      	push	{r7, lr}
 800b4a8:	b082      	sub	sp, #8
 800b4aa:	af00      	add	r7, sp, #0
 800b4ac:	6078      	str	r0, [r7, #4]
 800b4ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	2204      	movs	r2, #4
 800b4b6:	6839      	ldr	r1, [r7, #0]
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f000 fd64 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	6812      	ldr	r2, [r2, #0]
 800b4c6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b4c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b4cc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	687a      	ldr	r2, [r7, #4]
 800b4d4:	6812      	ldr	r2, [r2, #0]
 800b4d6:	6812      	ldr	r2, [r2, #0]
 800b4d8:	f042 0201 	orr.w	r2, r2, #1
 800b4dc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b4de:	2300      	movs	r3, #0
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	3708      	adds	r7, #8
 800b4e4:	46bd      	mov	sp, r7
 800b4e6:	bd80      	pop	{r7, pc}

0800b4e8 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b082      	sub	sp, #8
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	6839      	ldr	r1, [r7, #0]
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f000 fd43 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	6a1a      	ldr	r2, [r3, #32]
 800b506:	f241 1311 	movw	r3, #4369	; 0x1111
 800b50a:	4013      	ands	r3, r2
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d10f      	bne.n	800b530 <HAL_TIMEx_PWMN_Stop+0x48>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6a1a      	ldr	r2, [r3, #32]
 800b516:	f240 4344 	movw	r3, #1092	; 0x444
 800b51a:	4013      	ands	r3, r2
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d107      	bne.n	800b530 <HAL_TIMEx_PWMN_Stop+0x48>
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	6812      	ldr	r2, [r2, #0]
 800b528:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b52a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b52e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	6a1a      	ldr	r2, [r3, #32]
 800b536:	f241 1311 	movw	r3, #4369	; 0x1111
 800b53a:	4013      	ands	r3, r2
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d10f      	bne.n	800b560 <HAL_TIMEx_PWMN_Stop+0x78>
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	6a1a      	ldr	r2, [r3, #32]
 800b546:	f240 4344 	movw	r3, #1092	; 0x444
 800b54a:	4013      	ands	r3, r2
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d107      	bne.n	800b560 <HAL_TIMEx_PWMN_Stop+0x78>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	687a      	ldr	r2, [r7, #4]
 800b556:	6812      	ldr	r2, [r2, #0]
 800b558:	6812      	ldr	r2, [r2, #0]
 800b55a:	f022 0201 	bic.w	r2, r2, #1
 800b55e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b560:	2300      	movs	r3, #0
}
 800b562:	4618      	mov	r0, r3
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b082      	sub	sp, #8
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	2b0c      	cmp	r3, #12
 800b578:	d840      	bhi.n	800b5fc <HAL_TIMEx_PWMN_Start_IT+0x92>
 800b57a:	a201      	add	r2, pc, #4	; (adr r2, 800b580 <HAL_TIMEx_PWMN_Start_IT+0x16>)
 800b57c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b580:	0800b5b5 	.word	0x0800b5b5
 800b584:	0800b5fd 	.word	0x0800b5fd
 800b588:	0800b5fd 	.word	0x0800b5fd
 800b58c:	0800b5fd 	.word	0x0800b5fd
 800b590:	0800b5c7 	.word	0x0800b5c7
 800b594:	0800b5fd 	.word	0x0800b5fd
 800b598:	0800b5fd 	.word	0x0800b5fd
 800b59c:	0800b5fd 	.word	0x0800b5fd
 800b5a0:	0800b5d9 	.word	0x0800b5d9
 800b5a4:	0800b5fd 	.word	0x0800b5fd
 800b5a8:	0800b5fd 	.word	0x0800b5fd
 800b5ac:	0800b5fd 	.word	0x0800b5fd
 800b5b0:	0800b5eb 	.word	0x0800b5eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	6812      	ldr	r2, [r2, #0]
 800b5bc:	68d2      	ldr	r2, [r2, #12]
 800b5be:	f042 0202 	orr.w	r2, r2, #2
 800b5c2:	60da      	str	r2, [r3, #12]
    }
    break;
 800b5c4:	e01b      	b.n	800b5fe <HAL_TIMEx_PWMN_Start_IT+0x94>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	687a      	ldr	r2, [r7, #4]
 800b5cc:	6812      	ldr	r2, [r2, #0]
 800b5ce:	68d2      	ldr	r2, [r2, #12]
 800b5d0:	f042 0204 	orr.w	r2, r2, #4
 800b5d4:	60da      	str	r2, [r3, #12]
    }
    break;
 800b5d6:	e012      	b.n	800b5fe <HAL_TIMEx_PWMN_Start_IT+0x94>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	6812      	ldr	r2, [r2, #0]
 800b5e0:	68d2      	ldr	r2, [r2, #12]
 800b5e2:	f042 0208 	orr.w	r2, r2, #8
 800b5e6:	60da      	str	r2, [r3, #12]
    }
    break;
 800b5e8:	e009      	b.n	800b5fe <HAL_TIMEx_PWMN_Start_IT+0x94>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	6812      	ldr	r2, [r2, #0]
 800b5f2:	68d2      	ldr	r2, [r2, #12]
 800b5f4:	f042 0210 	orr.w	r2, r2, #16
 800b5f8:	60da      	str	r2, [r3, #12]
    }
    break;
 800b5fa:	e000      	b.n	800b5fe <HAL_TIMEx_PWMN_Start_IT+0x94>

    default:
    break;
 800b5fc:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	6812      	ldr	r2, [r2, #0]
 800b606:	68d2      	ldr	r2, [r2, #12]
 800b608:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b60c:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2204      	movs	r2, #4
 800b614:	6839      	ldr	r1, [r7, #0]
 800b616:	4618      	mov	r0, r3
 800b618:	f000 fcb5 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	6812      	ldr	r2, [r2, #0]
 800b624:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b626:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b62a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	6812      	ldr	r2, [r2, #0]
 800b634:	6812      	ldr	r2, [r2, #0]
 800b636:	f042 0201 	orr.w	r2, r2, #1
 800b63a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b63c:	2300      	movs	r3, #0
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3708      	adds	r7, #8
 800b642:	46bd      	mov	sp, r7
 800b644:	bd80      	pop	{r7, pc}

0800b646 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b646:	b580      	push	{r7, lr}
 800b648:	b084      	sub	sp, #16
 800b64a:	af00      	add	r7, sp, #0
 800b64c:	6078      	str	r0, [r7, #4]
 800b64e:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer = 0U;
 800b650:	2300      	movs	r3, #0
 800b652:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	2b0c      	cmp	r3, #12
 800b658:	d840      	bhi.n	800b6dc <HAL_TIMEx_PWMN_Stop_IT+0x96>
 800b65a:	a201      	add	r2, pc, #4	; (adr r2, 800b660 <HAL_TIMEx_PWMN_Stop_IT+0x1a>)
 800b65c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b660:	0800b695 	.word	0x0800b695
 800b664:	0800b6dd 	.word	0x0800b6dd
 800b668:	0800b6dd 	.word	0x0800b6dd
 800b66c:	0800b6dd 	.word	0x0800b6dd
 800b670:	0800b6a7 	.word	0x0800b6a7
 800b674:	0800b6dd 	.word	0x0800b6dd
 800b678:	0800b6dd 	.word	0x0800b6dd
 800b67c:	0800b6dd 	.word	0x0800b6dd
 800b680:	0800b6b9 	.word	0x0800b6b9
 800b684:	0800b6dd 	.word	0x0800b6dd
 800b688:	0800b6dd 	.word	0x0800b6dd
 800b68c:	0800b6dd 	.word	0x0800b6dd
 800b690:	0800b6cb 	.word	0x0800b6cb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	687a      	ldr	r2, [r7, #4]
 800b69a:	6812      	ldr	r2, [r2, #0]
 800b69c:	68d2      	ldr	r2, [r2, #12]
 800b69e:	f022 0202 	bic.w	r2, r2, #2
 800b6a2:	60da      	str	r2, [r3, #12]
    }
    break;
 800b6a4:	e01b      	b.n	800b6de <HAL_TIMEx_PWMN_Stop_IT+0x98>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	687a      	ldr	r2, [r7, #4]
 800b6ac:	6812      	ldr	r2, [r2, #0]
 800b6ae:	68d2      	ldr	r2, [r2, #12]
 800b6b0:	f022 0204 	bic.w	r2, r2, #4
 800b6b4:	60da      	str	r2, [r3, #12]
    }
    break;
 800b6b6:	e012      	b.n	800b6de <HAL_TIMEx_PWMN_Stop_IT+0x98>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	6812      	ldr	r2, [r2, #0]
 800b6c0:	68d2      	ldr	r2, [r2, #12]
 800b6c2:	f022 0208 	bic.w	r2, r2, #8
 800b6c6:	60da      	str	r2, [r3, #12]
    }
    break;
 800b6c8:	e009      	b.n	800b6de <HAL_TIMEx_PWMN_Stop_IT+0x98>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	687a      	ldr	r2, [r7, #4]
 800b6d0:	6812      	ldr	r2, [r2, #0]
 800b6d2:	68d2      	ldr	r2, [r2, #12]
 800b6d4:	f022 0210 	bic.w	r2, r2, #16
 800b6d8:	60da      	str	r2, [r3, #12]
    }
    break;
 800b6da:	e000      	b.n	800b6de <HAL_TIMEx_PWMN_Stop_IT+0x98>

    default:
    break;
 800b6dc:	bf00      	nop
  }

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	6839      	ldr	r1, [r7, #0]
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f000 fc4d 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == RESET)
 800b6f4:	68fa      	ldr	r2, [r7, #12]
 800b6f6:	f240 4344 	movw	r3, #1092	; 0x444
 800b6fa:	4013      	ands	r3, r2
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d107      	bne.n	800b710 <HAL_TIMEx_PWMN_Stop_IT+0xca>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	687a      	ldr	r2, [r7, #4]
 800b706:	6812      	ldr	r2, [r2, #0]
 800b708:	68d2      	ldr	r2, [r2, #12]
 800b70a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b70e:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	6a1a      	ldr	r2, [r3, #32]
 800b716:	f241 1311 	movw	r3, #4369	; 0x1111
 800b71a:	4013      	ands	r3, r2
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d10f      	bne.n	800b740 <HAL_TIMEx_PWMN_Stop_IT+0xfa>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	6a1a      	ldr	r2, [r3, #32]
 800b726:	f240 4344 	movw	r3, #1092	; 0x444
 800b72a:	4013      	ands	r3, r2
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d107      	bne.n	800b740 <HAL_TIMEx_PWMN_Stop_IT+0xfa>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	6812      	ldr	r2, [r2, #0]
 800b738:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b73a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b73e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	6a1a      	ldr	r2, [r3, #32]
 800b746:	f241 1311 	movw	r3, #4369	; 0x1111
 800b74a:	4013      	ands	r3, r2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d10f      	bne.n	800b770 <HAL_TIMEx_PWMN_Stop_IT+0x12a>
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	6a1a      	ldr	r2, [r3, #32]
 800b756:	f240 4344 	movw	r3, #1092	; 0x444
 800b75a:	4013      	ands	r3, r2
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d107      	bne.n	800b770 <HAL_TIMEx_PWMN_Stop_IT+0x12a>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	687a      	ldr	r2, [r7, #4]
 800b766:	6812      	ldr	r2, [r2, #0]
 800b768:	6812      	ldr	r2, [r2, #0]
 800b76a:	f022 0201 	bic.w	r2, r2, #1
 800b76e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b770:	2300      	movs	r3, #0
}
 800b772:	4618      	mov	r0, r3
 800b774:	3710      	adds	r7, #16
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}

0800b77a <HAL_TIMEx_PWMN_Start_DMA>:
  * @param  pData : The source Buffer address.
  * @param  Length : The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800b77a:	b580      	push	{r7, lr}
 800b77c:	b084      	sub	sp, #16
 800b77e:	af00      	add	r7, sp, #0
 800b780:	60f8      	str	r0, [r7, #12]
 800b782:	60b9      	str	r1, [r7, #8]
 800b784:	607a      	str	r2, [r7, #4]
 800b786:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  if((htim->State == HAL_TIM_STATE_BUSY))
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	2b02      	cmp	r3, #2
 800b792:	d101      	bne.n	800b798 <HAL_TIMEx_PWMN_Start_DMA+0x1e>
  {
     return HAL_BUSY;
 800b794:	2302      	movs	r3, #2
 800b796:	e0b8      	b.n	800b90a <HAL_TIMEx_PWMN_Start_DMA+0x190>
  }
  else if((htim->State == HAL_TIM_STATE_READY))
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b79e:	b2db      	uxtb	r3, r3
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d10b      	bne.n	800b7bc <HAL_TIMEx_PWMN_Start_DMA+0x42>
  {
    if(((uint32_t)pData == 0U) && (Length > 0U))
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d104      	bne.n	800b7b4 <HAL_TIMEx_PWMN_Start_DMA+0x3a>
 800b7aa:	887b      	ldrh	r3, [r7, #2]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d001      	beq.n	800b7b4 <HAL_TIMEx_PWMN_Start_DMA+0x3a>
    {
      return HAL_ERROR;
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	e0aa      	b.n	800b90a <HAL_TIMEx_PWMN_Start_DMA+0x190>
    }
    else
    {
      htim->State = HAL_TIM_STATE_BUSY;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2202      	movs	r2, #2
 800b7b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
  }
  switch (Channel)
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	2b0c      	cmp	r3, #12
 800b7c0:	f200 808a 	bhi.w	800b8d8 <HAL_TIMEx_PWMN_Start_DMA+0x15e>
 800b7c4:	a201      	add	r2, pc, #4	; (adr r2, 800b7cc <HAL_TIMEx_PWMN_Start_DMA+0x52>)
 800b7c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ca:	bf00      	nop
 800b7cc:	0800b801 	.word	0x0800b801
 800b7d0:	0800b8d9 	.word	0x0800b8d9
 800b7d4:	0800b8d9 	.word	0x0800b8d9
 800b7d8:	0800b8d9 	.word	0x0800b8d9
 800b7dc:	0800b837 	.word	0x0800b837
 800b7e0:	0800b8d9 	.word	0x0800b8d9
 800b7e4:	0800b8d9 	.word	0x0800b8d9
 800b7e8:	0800b8d9 	.word	0x0800b8d9
 800b7ec:	0800b86d 	.word	0x0800b86d
 800b7f0:	0800b8d9 	.word	0x0800b8d9
 800b7f4:	0800b8d9 	.word	0x0800b8d9
 800b7f8:	0800b8d9 	.word	0x0800b8d9
 800b7fc:	0800b8a3 	.word	0x0800b8a3
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b804:	4a43      	ldr	r2, [pc, #268]	; (800b914 <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800b806:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b80c:	4a42      	ldr	r2, [pc, #264]	; (800b918 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800b80e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length);
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800b814:	6879      	ldr	r1, [r7, #4]
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	3334      	adds	r3, #52	; 0x34
 800b81c:	461a      	mov	r2, r3
 800b81e:	887b      	ldrh	r3, [r7, #2]
 800b820:	f7f8 fd80 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	68fa      	ldr	r2, [r7, #12]
 800b82a:	6812      	ldr	r2, [r2, #0]
 800b82c:	68d2      	ldr	r2, [r2, #12]
 800b82e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b832:	60da      	str	r2, [r3, #12]
    }
    break;
 800b834:	e051      	b.n	800b8da <HAL_TIMEx_PWMN_Start_DMA+0x160>

    case TIM_CHANNEL_2:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b83a:	4a36      	ldr	r2, [pc, #216]	; (800b914 <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800b83c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b842:	4a35      	ldr	r2, [pc, #212]	; (800b918 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800b844:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800b84a:	6879      	ldr	r1, [r7, #4]
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	3338      	adds	r3, #56	; 0x38
 800b852:	461a      	mov	r2, r3
 800b854:	887b      	ldrh	r3, [r7, #2]
 800b856:	f7f8 fd65 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	6812      	ldr	r2, [r2, #0]
 800b862:	68d2      	ldr	r2, [r2, #12]
 800b864:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b868:	60da      	str	r2, [r3, #12]
    }
    break;
 800b86a:	e036      	b.n	800b8da <HAL_TIMEx_PWMN_Start_DMA+0x160>

    case TIM_CHANNEL_3:
    {
      /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b870:	4a28      	ldr	r2, [pc, #160]	; (800b914 <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800b872:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b878:	4a27      	ldr	r2, [pc, #156]	; (800b918 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800b87a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,Length);
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800b880:	6879      	ldr	r1, [r7, #4]
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	333c      	adds	r3, #60	; 0x3c
 800b888:	461a      	mov	r2, r3
 800b88a:	887b      	ldrh	r3, [r7, #2]
 800b88c:	f7f8 fd4a 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	68fa      	ldr	r2, [r7, #12]
 800b896:	6812      	ldr	r2, [r2, #0]
 800b898:	68d2      	ldr	r2, [r2, #12]
 800b89a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b89e:	60da      	str	r2, [r3, #12]
    }
    break;
 800b8a0:	e01b      	b.n	800b8da <HAL_TIMEx_PWMN_Start_DMA+0x160>

    case TIM_CHANNEL_4:
    {
     /* Set the DMA Period elapsed callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8a6:	4a1b      	ldr	r2, [pc, #108]	; (800b914 <HAL_TIMEx_PWMN_Start_DMA+0x19a>)
 800b8a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8ae:	4a1a      	ldr	r2, [pc, #104]	; (800b918 <HAL_TIMEx_PWMN_Start_DMA+0x19e>)
 800b8b0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b8b6:	6879      	ldr	r1, [r7, #4]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	3340      	adds	r3, #64	; 0x40
 800b8be:	461a      	mov	r2, r3
 800b8c0:	887b      	ldrh	r3, [r7, #2]
 800b8c2:	f7f8 fd2f 	bl	8004324 <HAL_DMA_Start_IT>

      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	68fa      	ldr	r2, [r7, #12]
 800b8cc:	6812      	ldr	r2, [r2, #0]
 800b8ce:	68d2      	ldr	r2, [r2, #12]
 800b8d0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b8d4:	60da      	str	r2, [r3, #12]
    }
    break;
 800b8d6:	e000      	b.n	800b8da <HAL_TIMEx_PWMN_Start_DMA+0x160>

    default:
    break;
 800b8d8:	bf00      	nop
  }

  /* Enable the complementary PWM output  */
     TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2204      	movs	r2, #4
 800b8e0:	68b9      	ldr	r1, [r7, #8]
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f000 fb4f 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
    __HAL_TIM_MOE_ENABLE(htim);
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	68fa      	ldr	r2, [r7, #12]
 800b8ee:	6812      	ldr	r2, [r2, #0]
 800b8f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b8f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b8f6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68fa      	ldr	r2, [r7, #12]
 800b8fe:	6812      	ldr	r2, [r2, #0]
 800b900:	6812      	ldr	r2, [r2, #0]
 800b902:	f042 0201 	orr.w	r2, r2, #1
 800b906:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3710      	adds	r7, #16
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
 800b912:	bf00      	nop
 800b914:	0800a10f 	.word	0x0800a10f
 800b918:	0800a0eb 	.word	0x0800a0eb

0800b91c <HAL_TIMEx_PWMN_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	2b0c      	cmp	r3, #12
 800b92a:	d841      	bhi.n	800b9b0 <HAL_TIMEx_PWMN_Stop_DMA+0x94>
 800b92c:	a201      	add	r2, pc, #4	; (adr r2, 800b934 <HAL_TIMEx_PWMN_Stop_DMA+0x18>)
 800b92e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b932:	bf00      	nop
 800b934:	0800b969 	.word	0x0800b969
 800b938:	0800b9b1 	.word	0x0800b9b1
 800b93c:	0800b9b1 	.word	0x0800b9b1
 800b940:	0800b9b1 	.word	0x0800b9b1
 800b944:	0800b97b 	.word	0x0800b97b
 800b948:	0800b9b1 	.word	0x0800b9b1
 800b94c:	0800b9b1 	.word	0x0800b9b1
 800b950:	0800b9b1 	.word	0x0800b9b1
 800b954:	0800b98d 	.word	0x0800b98d
 800b958:	0800b9b1 	.word	0x0800b9b1
 800b95c:	0800b9b1 	.word	0x0800b9b1
 800b960:	0800b9b1 	.word	0x0800b9b1
 800b964:	0800b99f 	.word	0x0800b99f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	687a      	ldr	r2, [r7, #4]
 800b96e:	6812      	ldr	r2, [r2, #0]
 800b970:	68d2      	ldr	r2, [r2, #12]
 800b972:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b976:	60da      	str	r2, [r3, #12]
    }
    break;
 800b978:	e01b      	b.n	800b9b2 <HAL_TIMEx_PWMN_Stop_DMA+0x96>

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	687a      	ldr	r2, [r7, #4]
 800b980:	6812      	ldr	r2, [r2, #0]
 800b982:	68d2      	ldr	r2, [r2, #12]
 800b984:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b988:	60da      	str	r2, [r3, #12]
    }
    break;
 800b98a:	e012      	b.n	800b9b2 <HAL_TIMEx_PWMN_Stop_DMA+0x96>

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	6812      	ldr	r2, [r2, #0]
 800b994:	68d2      	ldr	r2, [r2, #12]
 800b996:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b99a:	60da      	str	r2, [r3, #12]
    }
    break;
 800b99c:	e009      	b.n	800b9b2 <HAL_TIMEx_PWMN_Stop_DMA+0x96>

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	6812      	ldr	r2, [r2, #0]
 800b9a6:	68d2      	ldr	r2, [r2, #12]
 800b9a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b9ac:	60da      	str	r2, [r3, #12]
    }
    break;
 800b9ae:	e000      	b.n	800b9b2 <HAL_TIMEx_PWMN_Stop_DMA+0x96>

    default:
    break;
 800b9b0:	bf00      	nop
  }

  /* Disable the complementary PWM output */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	6839      	ldr	r1, [r7, #0]
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f000 fae3 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	6a1a      	ldr	r2, [r3, #32]
 800b9c6:	f241 1311 	movw	r3, #4369	; 0x1111
 800b9ca:	4013      	ands	r3, r2
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10f      	bne.n	800b9f0 <HAL_TIMEx_PWMN_Stop_DMA+0xd4>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	6a1a      	ldr	r2, [r3, #32]
 800b9d6:	f240 4344 	movw	r3, #1092	; 0x444
 800b9da:	4013      	ands	r3, r2
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d107      	bne.n	800b9f0 <HAL_TIMEx_PWMN_Stop_DMA+0xd4>
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	687a      	ldr	r2, [r7, #4]
 800b9e6:	6812      	ldr	r2, [r2, #0]
 800b9e8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b9ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b9ee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	6a1a      	ldr	r2, [r3, #32]
 800b9f6:	f241 1311 	movw	r3, #4369	; 0x1111
 800b9fa:	4013      	ands	r3, r2
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d10f      	bne.n	800ba20 <HAL_TIMEx_PWMN_Stop_DMA+0x104>
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	6a1a      	ldr	r2, [r3, #32]
 800ba06:	f240 4344 	movw	r3, #1092	; 0x444
 800ba0a:	4013      	ands	r3, r2
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d107      	bne.n	800ba20 <HAL_TIMEx_PWMN_Stop_DMA+0x104>
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	687a      	ldr	r2, [r7, #4]
 800ba16:	6812      	ldr	r2, [r2, #0]
 800ba18:	6812      	ldr	r2, [r2, #0]
 800ba1a:	f022 0201 	bic.w	r2, r2, #1
 800ba1e:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ba28:	2300      	movs	r3, #0
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3708      	adds	r7, #8
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}

0800ba32 <HAL_TIMEx_OnePulseN_Start>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
  {
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b082      	sub	sp, #8
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
 800ba3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Enable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	2204      	movs	r2, #4
 800ba42:	6839      	ldr	r1, [r7, #0]
 800ba44:	4618      	mov	r0, r3
 800ba46:	f000 fa9e 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	6812      	ldr	r2, [r2, #0]
 800ba52:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800ba54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ba58:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	3708      	adds	r7, #8
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <HAL_TIMEx_OnePulseN_Stop>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b082      	sub	sp, #8
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
 800ba6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	2200      	movs	r2, #0
 800ba74:	6839      	ldr	r1, [r7, #0]
 800ba76:	4618      	mov	r0, r3
 800ba78:	f000 fa85 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	6a1a      	ldr	r2, [r3, #32]
 800ba82:	f241 1311 	movw	r3, #4369	; 0x1111
 800ba86:	4013      	ands	r3, r2
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d10f      	bne.n	800baac <HAL_TIMEx_OnePulseN_Stop+0x48>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6a1a      	ldr	r2, [r3, #32]
 800ba92:	f240 4344 	movw	r3, #1092	; 0x444
 800ba96:	4013      	ands	r3, r2
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d107      	bne.n	800baac <HAL_TIMEx_OnePulseN_Stop+0x48>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	6812      	ldr	r2, [r2, #0]
 800baa4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800baa6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800baaa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	6a1a      	ldr	r2, [r3, #32]
 800bab2:	f241 1311 	movw	r3, #4369	; 0x1111
 800bab6:	4013      	ands	r3, r2
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d10f      	bne.n	800badc <HAL_TIMEx_OnePulseN_Stop+0x78>
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	6a1a      	ldr	r2, [r3, #32]
 800bac2:	f240 4344 	movw	r3, #1092	; 0x444
 800bac6:	4013      	ands	r3, r2
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d107      	bne.n	800badc <HAL_TIMEx_OnePulseN_Stop+0x78>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	6812      	ldr	r2, [r2, #0]
 800bad4:	6812      	ldr	r2, [r2, #0]
 800bad6:	f022 0201 	bic.w	r2, r2, #1
 800bada:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800badc:	2300      	movs	r3, #0
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3708      	adds	r7, #8
 800bae2:	46bd      	mov	sp, r7
 800bae4:	bd80      	pop	{r7, pc}

0800bae6 <HAL_TIMEx_OnePulseN_Start_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800bae6:	b580      	push	{r7, lr}
 800bae8:	b082      	sub	sp, #8
 800baea:	af00      	add	r7, sp, #0
 800baec:	6078      	str	r0, [r7, #4]
 800baee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	687a      	ldr	r2, [r7, #4]
 800baf6:	6812      	ldr	r2, [r2, #0]
 800baf8:	68d2      	ldr	r2, [r2, #12]
 800bafa:	f042 0202 	orr.w	r2, r2, #2
 800bafe:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	6812      	ldr	r2, [r2, #0]
 800bb08:	68d2      	ldr	r2, [r2, #12]
 800bb0a:	f042 0204 	orr.w	r2, r2, #4
 800bb0e:	60da      	str	r2, [r3, #12]

  /* Enable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	2204      	movs	r2, #4
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f000 fa34 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	6812      	ldr	r2, [r2, #0]
 800bb26:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bb28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb2c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800bb2e:	2300      	movs	r3, #0
  }
 800bb30:	4618      	mov	r0, r3
 800bb32:	3708      	adds	r7, #8
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <HAL_TIMEx_OnePulseN_Stop_IT>:
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));

  /* Disable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	6812      	ldr	r2, [r2, #0]
 800bb4a:	68d2      	ldr	r2, [r2, #12]
 800bb4c:	f022 0202 	bic.w	r2, r2, #2
 800bb50:	60da      	str	r2, [r3, #12]

  /* Disable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	687a      	ldr	r2, [r7, #4]
 800bb58:	6812      	ldr	r2, [r2, #0]
 800bb5a:	68d2      	ldr	r2, [r2, #12]
 800bb5c:	f022 0204 	bic.w	r2, r2, #4
 800bb60:	60da      	str	r2, [r3, #12]

  /* Disable the complementary One Pulse output */
  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	2200      	movs	r2, #0
 800bb68:	6839      	ldr	r1, [r7, #0]
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f000 fa0b 	bl	800bf86 <TIM_CCxNChannelCmd>

  /* Disable the Main Ouput */
  __HAL_TIM_MOE_DISABLE(htim);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	6a1a      	ldr	r2, [r3, #32]
 800bb76:	f241 1311 	movw	r3, #4369	; 0x1111
 800bb7a:	4013      	ands	r3, r2
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d10f      	bne.n	800bba0 <HAL_TIMEx_OnePulseN_Stop_IT+0x68>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	6a1a      	ldr	r2, [r3, #32]
 800bb86:	f240 4344 	movw	r3, #1092	; 0x444
 800bb8a:	4013      	ands	r3, r2
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d107      	bne.n	800bba0 <HAL_TIMEx_OnePulseN_Stop_IT+0x68>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	687a      	ldr	r2, [r7, #4]
 800bb96:	6812      	ldr	r2, [r2, #0]
 800bb98:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bb9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bb9e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
   __HAL_TIM_DISABLE(htim);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	6a1a      	ldr	r2, [r3, #32]
 800bba6:	f241 1311 	movw	r3, #4369	; 0x1111
 800bbaa:	4013      	ands	r3, r2
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d10f      	bne.n	800bbd0 <HAL_TIMEx_OnePulseN_Stop_IT+0x98>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	6a1a      	ldr	r2, [r3, #32]
 800bbb6:	f240 4344 	movw	r3, #1092	; 0x444
 800bbba:	4013      	ands	r3, r2
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d107      	bne.n	800bbd0 <HAL_TIMEx_OnePulseN_Stop_IT+0x98>
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	6812      	ldr	r2, [r2, #0]
 800bbc8:	6812      	ldr	r2, [r2, #0]
 800bbca:	f022 0201 	bic.w	r2, r2, #1
 800bbce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bbd0:	2300      	movs	r3, #0
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3708      	adds	r7, #8
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <HAL_TIMEx_ConfigCommutationEvent>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800bbda:	b480      	push	{r7}
 800bbdc:	b085      	sub	sp, #20
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	60f8      	str	r0, [r7, #12]
 800bbe2:	60b9      	str	r1, [r7, #8]
 800bbe4:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d101      	bne.n	800bbf4 <HAL_TIMEx_ConfigCommutationEvent+0x1a>
 800bbf0:	2302      	movs	r3, #2
 800bbf2:	e03c      	b.n	800bc6e <HAL_TIMEx_ConfigCommutationEvent+0x94>
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d008      	beq.n	800bc14 <HAL_TIMEx_ConfigCommutationEvent+0x3a>
 800bc02:	68bb      	ldr	r3, [r7, #8]
 800bc04:	2b10      	cmp	r3, #16
 800bc06:	d005      	beq.n	800bc14 <HAL_TIMEx_ConfigCommutationEvent+0x3a>
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	2b20      	cmp	r3, #32
 800bc0c:	d002      	beq.n	800bc14 <HAL_TIMEx_ConfigCommutationEvent+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	2b30      	cmp	r3, #48	; 0x30
 800bc12:	d10f      	bne.n	800bc34 <HAL_TIMEx_ConfigCommutationEvent+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68fa      	ldr	r2, [r7, #12]
 800bc1a:	6812      	ldr	r2, [r2, #0]
 800bc1c:	6892      	ldr	r2, [r2, #8]
 800bc1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bc22:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	68fa      	ldr	r2, [r7, #12]
 800bc2a:	6812      	ldr	r2, [r2, #0]
 800bc2c:	6891      	ldr	r1, [r2, #8]
 800bc2e:	68ba      	ldr	r2, [r7, #8]
 800bc30:	430a      	orrs	r2, r1
 800bc32:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	68fa      	ldr	r2, [r7, #12]
 800bc3a:	6812      	ldr	r2, [r2, #0]
 800bc3c:	6852      	ldr	r2, [r2, #4]
 800bc3e:	f042 0201 	orr.w	r2, r2, #1
 800bc42:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68fa      	ldr	r2, [r7, #12]
 800bc4a:	6812      	ldr	r2, [r2, #0]
 800bc4c:	6852      	ldr	r2, [r2, #4]
 800bc4e:	f022 0204 	bic.w	r2, r2, #4
 800bc52:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	68fa      	ldr	r2, [r7, #12]
 800bc5a:	6812      	ldr	r2, [r2, #0]
 800bc5c:	6851      	ldr	r1, [r2, #4]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	430a      	orrs	r2, r1
 800bc62:	605a      	str	r2, [r3, #4]

  __HAL_UNLOCK(htim);
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc6c:	2300      	movs	r3, #0
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3714      	adds	r7, #20
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bc80      	pop	{r7}
 800bc76:	4770      	bx	lr

0800bc78 <HAL_TIMEx_ConfigCommutationEvent_IT>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800bc78:	b480      	push	{r7}
 800bc7a:	b085      	sub	sp, #20
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	60f8      	str	r0, [r7, #12]
 800bc80:	60b9      	str	r1, [r7, #8]
 800bc82:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bc8a:	2b01      	cmp	r3, #1
 800bc8c:	d101      	bne.n	800bc92 <HAL_TIMEx_ConfigCommutationEvent_IT+0x1a>
 800bc8e:	2302      	movs	r3, #2
 800bc90:	e044      	b.n	800bd1c <HAL_TIMEx_ConfigCommutationEvent_IT+0xa4>
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	2201      	movs	r2, #1
 800bc96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d008      	beq.n	800bcb2 <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	2b10      	cmp	r3, #16
 800bca4:	d005      	beq.n	800bcb2 <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	2b20      	cmp	r3, #32
 800bcaa:	d002      	beq.n	800bcb2 <HAL_TIMEx_ConfigCommutationEvent_IT+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800bcac:	68bb      	ldr	r3, [r7, #8]
 800bcae:	2b30      	cmp	r3, #48	; 0x30
 800bcb0:	d10f      	bne.n	800bcd2 <HAL_TIMEx_ConfigCommutationEvent_IT+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	68fa      	ldr	r2, [r7, #12]
 800bcb8:	6812      	ldr	r2, [r2, #0]
 800bcba:	6892      	ldr	r2, [r2, #8]
 800bcbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bcc0:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68fa      	ldr	r2, [r7, #12]
 800bcc8:	6812      	ldr	r2, [r2, #0]
 800bcca:	6891      	ldr	r1, [r2, #8]
 800bccc:	68ba      	ldr	r2, [r7, #8]
 800bcce:	430a      	orrs	r2, r1
 800bcd0:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	6812      	ldr	r2, [r2, #0]
 800bcda:	6852      	ldr	r2, [r2, #4]
 800bcdc:	f042 0201 	orr.w	r2, r2, #1
 800bce0:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	68fa      	ldr	r2, [r7, #12]
 800bce8:	6812      	ldr	r2, [r2, #0]
 800bcea:	6852      	ldr	r2, [r2, #4]
 800bcec:	f022 0204 	bic.w	r2, r2, #4
 800bcf0:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	68fa      	ldr	r2, [r7, #12]
 800bcf8:	6812      	ldr	r2, [r2, #0]
 800bcfa:	6851      	ldr	r1, [r2, #4]
 800bcfc:	687a      	ldr	r2, [r7, #4]
 800bcfe:	430a      	orrs	r2, r1
 800bd00:	605a      	str	r2, [r3, #4]

  /* Enable the Commutation Interrupt Request */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	68fa      	ldr	r2, [r7, #12]
 800bd08:	6812      	ldr	r2, [r2, #0]
 800bd0a:	68d2      	ldr	r2, [r2, #12]
 800bd0c:	f042 0220 	orr.w	r2, r2, #32
 800bd10:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	2200      	movs	r2, #0
 800bd16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bd1a:	2300      	movs	r3, #0
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	3714      	adds	r7, #20
 800bd20:	46bd      	mov	sp, r7
 800bd22:	bc80      	pop	{r7}
 800bd24:	4770      	bx	lr

0800bd26 <HAL_TIMEx_ConfigCommutationEvent_DMA>:
  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigCommutationEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger, uint32_t  CommutationSource)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b085      	sub	sp, #20
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	60f8      	str	r0, [r7, #12]
 800bd2e:	60b9      	str	r1, [r7, #8]
 800bd30:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));

  __HAL_LOCK(htim);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d101      	bne.n	800bd40 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x1a>
 800bd3c:	2302      	movs	r3, #2
 800bd3e:	e04c      	b.n	800bdda <HAL_TIMEx_ConfigCommutationEvent_DMA+0xb4>
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2201      	movs	r2, #1
 800bd44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d008      	beq.n	800bd60 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	2b10      	cmp	r3, #16
 800bd52:	d005      	beq.n	800bd60 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
 800bd54:	68bb      	ldr	r3, [r7, #8]
 800bd56:	2b20      	cmp	r3, #32
 800bd58:	d002      	beq.n	800bd60 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x3a>
      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2b30      	cmp	r3, #48	; 0x30
 800bd5e:	d10f      	bne.n	800bd80 <HAL_TIMEx_ConfigCommutationEvent_DMA+0x5a>
  {
    /* Select the Input trigger */
    htim->Instance->SMCR &= ~TIM_SMCR_TS;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68fa      	ldr	r2, [r7, #12]
 800bd66:	6812      	ldr	r2, [r2, #0]
 800bd68:	6892      	ldr	r2, [r2, #8]
 800bd6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bd6e:	609a      	str	r2, [r3, #8]
    htim->Instance->SMCR |= InputTrigger;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	68fa      	ldr	r2, [r7, #12]
 800bd76:	6812      	ldr	r2, [r2, #0]
 800bd78:	6891      	ldr	r1, [r2, #8]
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	430a      	orrs	r2, r1
 800bd7e:	609a      	str	r2, [r3, #8]
  }

  /* Select the Capture Compare preload feature */
  htim->Instance->CR2 |= TIM_CR2_CCPC;
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	68fa      	ldr	r2, [r7, #12]
 800bd86:	6812      	ldr	r2, [r2, #0]
 800bd88:	6852      	ldr	r2, [r2, #4]
 800bd8a:	f042 0201 	orr.w	r2, r2, #1
 800bd8e:	605a      	str	r2, [r3, #4]
  /* Select the Commutation event source */
  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	68fa      	ldr	r2, [r7, #12]
 800bd96:	6812      	ldr	r2, [r2, #0]
 800bd98:	6852      	ldr	r2, [r2, #4]
 800bd9a:	f022 0204 	bic.w	r2, r2, #4
 800bd9e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= CommutationSource;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	68fa      	ldr	r2, [r7, #12]
 800bda6:	6812      	ldr	r2, [r2, #0]
 800bda8:	6851      	ldr	r1, [r2, #4]
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	430a      	orrs	r2, r1
 800bdae:	605a      	str	r2, [r3, #4]

  /* Enable the Commutation DMA Request */
  /* Set the DMA Commutation Callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdb4:	4a0b      	ldr	r2, [pc, #44]	; (800bde4 <HAL_TIMEx_ConfigCommutationEvent_DMA+0xbe>)
 800bdb6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Set the DMA error callback */
  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdbc:	4a0a      	ldr	r2, [pc, #40]	; (800bde8 <HAL_TIMEx_ConfigCommutationEvent_DMA+0xc2>)
 800bdbe:	631a      	str	r2, [r3, #48]	; 0x30

  /* Enable the Commutation DMA Request */
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	68fa      	ldr	r2, [r7, #12]
 800bdc6:	6812      	ldr	r2, [r2, #0]
 800bdc8:	68d2      	ldr	r2, [r2, #12]
 800bdca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bdce:	60da      	str	r2, [r3, #12]

  __HAL_UNLOCK(htim);
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bdd8:	2300      	movs	r3, #0
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3714      	adds	r7, #20
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bc80      	pop	{r7}
 800bde2:	4770      	bx	lr
 800bde4:	0800bf49 	.word	0x0800bf49
 800bde8:	0800a0eb 	.word	0x0800a0eb

0800bdec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b085      	sub	sp, #20
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be00:	2b01      	cmp	r3, #1
 800be02:	d101      	bne.n	800be08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800be04:	2302      	movs	r3, #2
 800be06:	e044      	b.n	800be92 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2201      	movs	r2, #1
 800be0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	68db      	ldr	r3, [r3, #12]
 800be1a:	4313      	orrs	r3, r2
 800be1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	689b      	ldr	r3, [r3, #8]
 800be28:	4313      	orrs	r3, r2
 800be2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800be32:	683b      	ldr	r3, [r7, #0]
 800be34:	685b      	ldr	r3, [r3, #4]
 800be36:	4313      	orrs	r3, r2
 800be38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	4313      	orrs	r3, r2
 800be46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	691b      	ldr	r3, [r3, #16]
 800be52:	4313      	orrs	r3, r2
 800be54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	695b      	ldr	r3, [r3, #20]
 800be60:	4313      	orrs	r3, r2
 800be62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	699b      	ldr	r3, [r3, #24]
 800be6e:	4313      	orrs	r3, r2
 800be70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	699b      	ldr	r3, [r3, #24]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68fa      	ldr	r2, [r7, #12]
 800be86:	645a      	str	r2, [r3, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2200      	movs	r2, #0
 800be8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be90:	2300      	movs	r3, #0
}
 800be92:	4618      	mov	r0, r3
 800be94:	3714      	adds	r7, #20
 800be96:	46bd      	mov	sp, r7
 800be98:	bc80      	pop	{r7}
 800be9a:	4770      	bx	lr

0800be9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b083      	sub	sp, #12
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800beac:	2b01      	cmp	r3, #1
 800beae:	d101      	bne.n	800beb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800beb0:	2302      	movs	r3, #2
 800beb2:	e032      	b.n	800bf1a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2201      	movs	r2, #1
 800beb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2202      	movs	r2, #2
 800bec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	687a      	ldr	r2, [r7, #4]
 800beca:	6812      	ldr	r2, [r2, #0]
 800becc:	6852      	ldr	r2, [r2, #4]
 800bece:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800bed2:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	6812      	ldr	r2, [r2, #0]
 800bedc:	6851      	ldr	r1, [r2, #4]
 800bede:	683a      	ldr	r2, [r7, #0]
 800bee0:	6812      	ldr	r2, [r2, #0]
 800bee2:	430a      	orrs	r2, r1
 800bee4:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	687a      	ldr	r2, [r7, #4]
 800beec:	6812      	ldr	r2, [r2, #0]
 800beee:	6892      	ldr	r2, [r2, #8]
 800bef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bef4:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	6812      	ldr	r2, [r2, #0]
 800befe:	6891      	ldr	r1, [r2, #8]
 800bf00:	683a      	ldr	r2, [r7, #0]
 800bf02:	6852      	ldr	r2, [r2, #4]
 800bf04:	430a      	orrs	r2, r1
 800bf06:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bf18:	2300      	movs	r3, #0
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	370c      	adds	r7, #12
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bc80      	pop	{r7}
 800bf22:	4770      	bx	lr

0800bf24 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b083      	sub	sp, #12
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800bf2c:	bf00      	nop
 800bf2e:	370c      	adds	r7, #12
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bc80      	pop	{r7}
 800bf34:	4770      	bx	lr

0800bf36 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bf36:	b480      	push	{r7}
 800bf38:	b083      	sub	sp, #12
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bf3e:	bf00      	nop
 800bf40:	370c      	adds	r7, #12
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bc80      	pop	{r7}
 800bf46:	4770      	bx	lr

0800bf48 <TIMEx_DMACommutationCplt>:
  * @brief  TIM DMA Commutation callback.
  * @param  hdma : pointer to DMA handle.
  * @retval None
  */
void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf54:	60fb      	str	r3, [r7, #12]

  htim->State= HAL_TIM_STATE_READY;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	2201      	movs	r2, #1
 800bf5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  HAL_TIMEx_CommutationCallback(htim);
 800bf5e:	68f8      	ldr	r0, [r7, #12]
 800bf60:	f7ff ffe0 	bl	800bf24 <HAL_TIMEx_CommutationCallback>
}
 800bf64:	bf00      	nop
 800bf66:	3710      	adds	r7, #16
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}

0800bf6c <HAL_TIMEx_HallSensor_GetState>:
  * @brief  Return the TIM Hall Sensor interface state
  * @param  htim : TIM Hall Sensor handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  return htim->State;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf7a:	b2db      	uxtb	r3, r3
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	370c      	adds	r7, #12
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bc80      	pop	{r7}
 800bf84:	4770      	bx	lr

0800bf86 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800bf86:	b480      	push	{r7}
 800bf88:	b087      	sub	sp, #28
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	60f8      	str	r0, [r7, #12]
 800bf8e:	60b9      	str	r1, [r7, #8]
 800bf90:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800bf92:	2300      	movs	r3, #0
 800bf94:	617b      	str	r3, [r7, #20]

  tmp = TIM_CCER_CC1NE << Channel;
 800bf96:	2204      	movs	r2, #4
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	fa02 f303 	lsl.w	r3, r2, r3
 800bf9e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	6a1a      	ldr	r2, [r3, #32]
 800bfa4:	697b      	ldr	r3, [r7, #20]
 800bfa6:	43db      	mvns	r3, r3
 800bfa8:	401a      	ands	r2, r3
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	6a1a      	ldr	r2, [r3, #32]
 800bfb2:	6879      	ldr	r1, [r7, #4]
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	fa01 f303 	lsl.w	r3, r1, r3
 800bfba:	431a      	orrs	r2, r3
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	621a      	str	r2, [r3, #32]
}
 800bfc0:	bf00      	nop
 800bfc2:	371c      	adds	r7, #28
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bc80      	pop	{r7}
 800bfc8:	4770      	bx	lr
 800bfca:	bf00      	nop

0800bfcc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d101      	bne.n	800bfde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bfda:	2301      	movs	r3, #1
 800bfdc:	e03f      	b.n	800c05e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d106      	bne.n	800bff8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	2200      	movs	r2, #0
 800bfee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f004 fd78 	bl	8010ae8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2224      	movs	r2, #36	; 0x24
 800bffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	6812      	ldr	r2, [r2, #0]
 800c008:	68d2      	ldr	r2, [r2, #12]
 800c00a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c00e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f001 fc76 	bl	800d902 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	687a      	ldr	r2, [r7, #4]
 800c01c:	6812      	ldr	r2, [r2, #0]
 800c01e:	6912      	ldr	r2, [r2, #16]
 800c020:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c024:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	6812      	ldr	r2, [r2, #0]
 800c02e:	6952      	ldr	r2, [r2, #20]
 800c030:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c034:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	6812      	ldr	r2, [r2, #0]
 800c03e:	68d2      	ldr	r2, [r2, #12]
 800c040:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c044:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2220      	movs	r2, #32
 800c050:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2220      	movs	r2, #32
 800c058:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3708      	adds	r7, #8
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}

0800c066 <HAL_HalfDuplex_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800c066:	b580      	push	{r7, lr}
 800c068:	b082      	sub	sp, #8
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d101      	bne.n	800c078 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	e047      	b.n	800c108 <HAL_HalfDuplex_Init+0xa2>
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  if(huart->gState == HAL_UART_STATE_RESET)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	2b00      	cmp	r3, #0
 800c082:	d106      	bne.n	800c092 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	2200      	movs	r2, #0
 800c088:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f004 fd2b 	bl	8010ae8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2224      	movs	r2, #36	; 0x24
 800c096:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	6812      	ldr	r2, [r2, #0]
 800c0a2:	68d2      	ldr	r2, [r2, #12]
 800c0a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c0a8:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f001 fc29 	bl	800d902 <UART_SetConfig>
  
  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	6812      	ldr	r2, [r2, #0]
 800c0b8:	6912      	ldr	r2, [r2, #16]
 800c0ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c0be:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	687a      	ldr	r2, [r7, #4]
 800c0c6:	6812      	ldr	r2, [r2, #0]
 800c0c8:	6952      	ldr	r2, [r2, #20]
 800c0ca:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800c0ce:	615a      	str	r2, [r3, #20]
  
  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	6812      	ldr	r2, [r2, #0]
 800c0d8:	6952      	ldr	r2, [r2, #20]
 800c0da:	f042 0208 	orr.w	r2, r2, #8
 800c0de:	615a      	str	r2, [r3, #20]
 
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	6812      	ldr	r2, [r2, #0]
 800c0e8:	68d2      	ldr	r2, [r2, #12]
 800c0ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0ee:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2220      	movs	r2, #32
 800c0fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2220      	movs	r2, #32
 800c102:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800c106:	2300      	movs	r3, #0
}
 800c108:	4618      	mov	r0, r3
 800c10a:	3708      	adds	r7, #8
 800c10c:	46bd      	mov	sp, r7
 800c10e:	bd80      	pop	{r7, pc}

0800c110 <HAL_LIN_Init>:
  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d101      	bne.n	800c124 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 800c120:	2301      	movs	r3, #1
 800c122:	e051      	b.n	800c1c8 <HAL_LIN_Init+0xb8>
  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d106      	bne.n	800c13e <HAL_LIN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2200      	movs	r2, #0
 800c134:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800c138:	6878      	ldr	r0, [r7, #4]
 800c13a:	f004 fcd5 	bl	8010ae8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2224      	movs	r2, #36	; 0x24
 800c142:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	6812      	ldr	r2, [r2, #0]
 800c14e:	68d2      	ldr	r2, [r2, #12]
 800c150:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c154:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f001 fbd3 	bl	800d902 <UART_SetConfig>
  
  /* In LIN mode, the following bits must be kept cleared: 
     - CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	6812      	ldr	r2, [r2, #0]
 800c164:	6912      	ldr	r2, [r2, #16]
 800c166:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c16a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	6812      	ldr	r2, [r2, #0]
 800c174:	6952      	ldr	r2, [r2, #20]
 800c176:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c17a:	615a      	str	r2, [r3, #20]
  
  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	687a      	ldr	r2, [r7, #4]
 800c182:	6812      	ldr	r2, [r2, #0]
 800c184:	6912      	ldr	r2, [r2, #16]
 800c186:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c18a:	611a      	str	r2, [r3, #16]
  
  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	687a      	ldr	r2, [r7, #4]
 800c192:	6812      	ldr	r2, [r2, #0]
 800c194:	6912      	ldr	r2, [r2, #16]
 800c196:	f022 0120 	bic.w	r1, r2, #32
 800c19a:	683a      	ldr	r2, [r7, #0]
 800c19c:	430a      	orrs	r2, r1
 800c19e:	611a      	str	r2, [r3, #16]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	687a      	ldr	r2, [r7, #4]
 800c1a6:	6812      	ldr	r2, [r2, #0]
 800c1a8:	68d2      	ldr	r2, [r2, #12]
 800c1aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c1ae:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2220      	movs	r2, #32
 800c1ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2220      	movs	r2, #32
 800c1c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3708      	adds	r7, #8
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}

0800c1d0 <HAL_MultiProcessor_Init>:
  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b084      	sub	sp, #16
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	60f8      	str	r0, [r7, #12]
 800c1d8:	460b      	mov	r3, r1
 800c1da:	607a      	str	r2, [r7, #4]
 800c1dc:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d101      	bne.n	800c1e8 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	e053      	b.n	800c290 <HAL_MultiProcessor_Init+0xc0>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if(huart->gState == HAL_UART_STATE_RESET)
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c1ee:	b2db      	uxtb	r3, r3
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d106      	bne.n	800c202 <HAL_MultiProcessor_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800c1fc:	68f8      	ldr	r0, [r7, #12]
 800c1fe:	f004 fc73 	bl	8010ae8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	2224      	movs	r2, #36	; 0x24
 800c206:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	68fa      	ldr	r2, [r7, #12]
 800c210:	6812      	ldr	r2, [r2, #0]
 800c212:	68d2      	ldr	r2, [r2, #12]
 800c214:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c218:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c21a:	68f8      	ldr	r0, [r7, #12]
 800c21c:	f001 fb71 	bl	800d902 <UART_SetConfig>
  
  /* In Multi-Processor mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68fa      	ldr	r2, [r7, #12]
 800c226:	6812      	ldr	r2, [r2, #0]
 800c228:	6912      	ldr	r2, [r2, #16]
 800c22a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c22e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	68fa      	ldr	r2, [r7, #12]
 800c236:	6812      	ldr	r2, [r2, #0]
 800c238:	6952      	ldr	r2, [r2, #20]
 800c23a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c23e:	615a      	str	r2, [r3, #20]
  
  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, Address);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	68fa      	ldr	r2, [r7, #12]
 800c246:	6812      	ldr	r2, [r2, #0]
 800c248:	6912      	ldr	r2, [r2, #16]
 800c24a:	f022 010f 	bic.w	r1, r2, #15
 800c24e:	7afa      	ldrb	r2, [r7, #11]
 800c250:	430a      	orrs	r2, r1
 800c252:	611a      	str	r2, [r3, #16]
  
  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	68fa      	ldr	r2, [r7, #12]
 800c25a:	6812      	ldr	r2, [r2, #0]
 800c25c:	68d2      	ldr	r2, [r2, #12]
 800c25e:	f422 6100 	bic.w	r1, r2, #2048	; 0x800
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	430a      	orrs	r2, r1
 800c266:	60da      	str	r2, [r3, #12]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	68fa      	ldr	r2, [r7, #12]
 800c26e:	6812      	ldr	r2, [r2, #0]
 800c270:	68d2      	ldr	r2, [r2, #12]
 800c272:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c276:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2200      	movs	r2, #0
 800c27c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	2220      	movs	r2, #32
 800c282:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2220      	movs	r2, #32
 800c28a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800c28e:	2300      	movs	r3, #0
}
 800c290:	4618      	mov	r0, r3
 800c292:	3710      	adds	r7, #16
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <HAL_UART_DeInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b082      	sub	sp, #8
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d101      	bne.n	800c2aa <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	e016      	b.n	800c2d8 <HAL_UART_DeInit+0x40>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2224      	movs	r2, #36	; 0x24
 800c2ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800c2b2:	6878      	ldr	r0, [r7, #4]
 800c2b4:	f004 fc86 	bl	8010bc4 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800c2d6:	2300      	movs	r3, #0
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	3708      	adds	r7, #8
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800c2e0:	b480      	push	{r7}
 800c2e2:	b083      	sub	sp, #12
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800c2e8:	bf00      	nop
 800c2ea:	370c      	adds	r7, #12
 800c2ec:	46bd      	mov	sp, r7
 800c2ee:	bc80      	pop	{r7}
 800c2f0:	4770      	bx	lr
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 800c2f2:	b480      	push	{r7}
 800c2f4:	b083      	sub	sp, #12
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspDeInit could be implemented in the user file
   */
}
 800c2fa:	bf00      	nop
 800c2fc:	370c      	adds	r7, #12
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bc80      	pop	{r7}
 800c302:	4770      	bx	lr

0800c304 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b088      	sub	sp, #32
 800c308:	af02      	add	r7, sp, #8
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	603b      	str	r3, [r7, #0]
 800c310:	4613      	mov	r3, r2
 800c312:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800c314:	2300      	movs	r3, #0
 800c316:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	2b20      	cmp	r3, #32
 800c322:	f040 8082 	bne.w	800c42a <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d002      	beq.n	800c332 <HAL_UART_Transmit+0x2e>
 800c32c:	88fb      	ldrh	r3, [r7, #6]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d101      	bne.n	800c336 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800c332:	2301      	movs	r3, #1
 800c334:	e07a      	b.n	800c42c <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	d101      	bne.n	800c344 <HAL_UART_Transmit+0x40>
 800c340:	2302      	movs	r3, #2
 800c342:	e073      	b.n	800c42c <HAL_UART_Transmit+0x128>
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	2201      	movs	r2, #1
 800c348:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2200      	movs	r2, #0
 800c350:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	2221      	movs	r2, #33	; 0x21
 800c356:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800c35a:	f7f3 ffcf 	bl	80002fc <HAL_GetTick>
 800c35e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	88fa      	ldrh	r2, [r7, #6]
 800c364:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	88fa      	ldrh	r2, [r7, #6]
 800c36a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800c36c:	e041      	b.n	800c3f2 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c372:	b29b      	uxth	r3, r3
 800c374:	3b01      	subs	r3, #1
 800c376:	b29a      	uxth	r2, r3
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c384:	d121      	bne.n	800c3ca <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	2200      	movs	r2, #0
 800c38e:	2180      	movs	r1, #128	; 0x80
 800c390:	68f8      	ldr	r0, [r7, #12]
 800c392:	f001 f8b5 	bl	800d500 <UART_WaitOnFlagUntilTimeout>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d001      	beq.n	800c3a0 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800c39c:	2303      	movs	r3, #3
 800c39e:	e045      	b.n	800c42c <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	693a      	ldr	r2, [r7, #16]
 800c3aa:	8812      	ldrh	r2, [r2, #0]
 800c3ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c3b0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	691b      	ldr	r3, [r3, #16]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d103      	bne.n	800c3c2 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	3302      	adds	r3, #2
 800c3be:	60bb      	str	r3, [r7, #8]
 800c3c0:	e017      	b.n	800c3f2 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	60bb      	str	r3, [r7, #8]
 800c3c8:	e013      	b.n	800c3f2 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c3ca:	683b      	ldr	r3, [r7, #0]
 800c3cc:	9300      	str	r3, [sp, #0]
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	2180      	movs	r1, #128	; 0x80
 800c3d4:	68f8      	ldr	r0, [r7, #12]
 800c3d6:	f001 f893 	bl	800d500 <UART_WaitOnFlagUntilTimeout>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d001      	beq.n	800c3e4 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 800c3e0:	2303      	movs	r3, #3
 800c3e2:	e023      	b.n	800c42c <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681a      	ldr	r2, [r3, #0]
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	1c59      	adds	r1, r3, #1
 800c3ec:	60b9      	str	r1, [r7, #8]
 800c3ee:	781b      	ldrb	r3, [r3, #0]
 800c3f0:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d1b8      	bne.n	800c36e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	9300      	str	r3, [sp, #0]
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	2200      	movs	r2, #0
 800c404:	2140      	movs	r1, #64	; 0x40
 800c406:	68f8      	ldr	r0, [r7, #12]
 800c408:	f001 f87a 	bl	800d500 <UART_WaitOnFlagUntilTimeout>
 800c40c:	4603      	mov	r3, r0
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d001      	beq.n	800c416 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800c412:	2303      	movs	r3, #3
 800c414:	e00a      	b.n	800c42c <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	2220      	movs	r2, #32
 800c41a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2200      	movs	r2, #0
 800c422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800c426:	2300      	movs	r3, #0
 800c428:	e000      	b.n	800c42c <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800c42a:	2302      	movs	r3, #2
  }
}
 800c42c:	4618      	mov	r0, r3
 800c42e:	3718      	adds	r7, #24
 800c430:	46bd      	mov	sp, r7
 800c432:	bd80      	pop	{r7, pc}

0800c434 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b088      	sub	sp, #32
 800c438:	af02      	add	r7, sp, #8
 800c43a:	60f8      	str	r0, [r7, #12]
 800c43c:	60b9      	str	r1, [r7, #8]
 800c43e:	603b      	str	r3, [r7, #0]
 800c440:	4613      	mov	r3, r2
 800c442:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800c444:	2300      	movs	r3, #0
 800c446:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c44e:	b2db      	uxtb	r3, r3
 800c450:	2b20      	cmp	r3, #32
 800c452:	f040 8090 	bne.w	800c576 <HAL_UART_Receive+0x142>
  {
    if((pData == NULL) || (Size == 0U))
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d002      	beq.n	800c462 <HAL_UART_Receive+0x2e>
 800c45c:	88fb      	ldrh	r3, [r7, #6]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d101      	bne.n	800c466 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800c462:	2301      	movs	r3, #1
 800c464:	e088      	b.n	800c578 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d101      	bne.n	800c474 <HAL_UART_Receive+0x40>
 800c470:	2302      	movs	r3, #2
 800c472:	e081      	b.n	800c578 <HAL_UART_Receive+0x144>
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2200      	movs	r2, #0
 800c480:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2222      	movs	r2, #34	; 0x22
 800c486:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800c48a:	f7f3 ff37 	bl	80002fc <HAL_GetTick>
 800c48e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	88fa      	ldrh	r2, [r7, #6]
 800c494:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	88fa      	ldrh	r2, [r7, #6]
 800c49a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 800c49c:	e05c      	b.n	800c558 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c4a2:	b29b      	uxth	r3, r3
 800c4a4:	3b01      	subs	r3, #1
 800c4a6:	b29a      	uxth	r2, r3
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	689b      	ldr	r3, [r3, #8]
 800c4b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4b4:	d12b      	bne.n	800c50e <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	9300      	str	r3, [sp, #0]
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	2200      	movs	r2, #0
 800c4be:	2120      	movs	r1, #32
 800c4c0:	68f8      	ldr	r0, [r7, #12]
 800c4c2:	f001 f81d 	bl	800d500 <UART_WaitOnFlagUntilTimeout>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d001      	beq.n	800c4d0 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e053      	b.n	800c578 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*)pData;
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	691b      	ldr	r3, [r3, #16]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d10c      	bne.n	800c4f6 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	b29b      	uxth	r3, r3
 800c4e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4e8:	b29a      	uxth	r2, r3
 800c4ea:	693b      	ldr	r3, [r7, #16]
 800c4ec:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	3302      	adds	r3, #2
 800c4f2:	60bb      	str	r3, [r7, #8]
 800c4f4:	e030      	b.n	800c558 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	685b      	ldr	r3, [r3, #4]
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	b2db      	uxtb	r3, r3
 800c500:	b29a      	uxth	r2, r3
 800c502:	693b      	ldr	r3, [r7, #16]
 800c504:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	3301      	adds	r3, #1
 800c50a:	60bb      	str	r3, [r7, #8]
 800c50c:	e024      	b.n	800c558 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800c50e:	683b      	ldr	r3, [r7, #0]
 800c510:	9300      	str	r3, [sp, #0]
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	2200      	movs	r2, #0
 800c516:	2120      	movs	r1, #32
 800c518:	68f8      	ldr	r0, [r7, #12]
 800c51a:	f000 fff1 	bl	800d500 <UART_WaitOnFlagUntilTimeout>
 800c51e:	4603      	mov	r3, r0
 800c520:	2b00      	cmp	r3, #0
 800c522:	d001      	beq.n	800c528 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 800c524:	2303      	movs	r3, #3
 800c526:	e027      	b.n	800c578 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	691b      	ldr	r3, [r3, #16]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d108      	bne.n	800c542 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	1c5a      	adds	r2, r3, #1
 800c534:	60ba      	str	r2, [r7, #8]
 800c536:	68fa      	ldr	r2, [r7, #12]
 800c538:	6812      	ldr	r2, [r2, #0]
 800c53a:	6852      	ldr	r2, [r2, #4]
 800c53c:	b2d2      	uxtb	r2, r2
 800c53e:	701a      	strb	r2, [r3, #0]
 800c540:	e00a      	b.n	800c558 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	1c5a      	adds	r2, r3, #1
 800c546:	60ba      	str	r2, [r7, #8]
 800c548:	68fa      	ldr	r2, [r7, #12]
 800c54a:	6812      	ldr	r2, [r2, #0]
 800c54c:	6852      	ldr	r2, [r2, #4]
 800c54e:	b2d2      	uxtb	r2, r2
 800c550:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c554:	b2d2      	uxtb	r2, r2
 800c556:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c55c:	b29b      	uxth	r3, r3
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d19d      	bne.n	800c49e <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	2220      	movs	r2, #32
 800c566:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2200      	movs	r2, #0
 800c56e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800c572:	2300      	movs	r3, #0
 800c574:	e000      	b.n	800c578 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800c576:	2302      	movs	r3, #2
  }
}
 800c578:	4618      	mov	r0, r3
 800c57a:	3718      	adds	r7, #24
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c580:	b480      	push	{r7}
 800c582:	b085      	sub	sp, #20
 800c584:	af00      	add	r7, sp, #0
 800c586:	60f8      	str	r0, [r7, #12]
 800c588:	60b9      	str	r1, [r7, #8]
 800c58a:	4613      	mov	r3, r2
 800c58c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c594:	b2db      	uxtb	r3, r3
 800c596:	2b20      	cmp	r3, #32
 800c598:	d130      	bne.n	800c5fc <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d002      	beq.n	800c5a6 <HAL_UART_Transmit_IT+0x26>
 800c5a0:	88fb      	ldrh	r3, [r7, #6]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	e029      	b.n	800c5fe <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c5b0:	2b01      	cmp	r3, #1
 800c5b2:	d101      	bne.n	800c5b8 <HAL_UART_Transmit_IT+0x38>
 800c5b4:	2302      	movs	r3, #2
 800c5b6:	e022      	b.n	800c5fe <HAL_UART_Transmit_IT+0x7e>
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	68ba      	ldr	r2, [r7, #8]
 800c5c4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	88fa      	ldrh	r2, [r7, #6]
 800c5ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	88fa      	ldrh	r2, [r7, #6]
 800c5d0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	2221      	movs	r2, #33	; 0x21
 800c5dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	68fa      	ldr	r2, [r7, #12]
 800c5ee:	6812      	ldr	r2, [r2, #0]
 800c5f0:	68d2      	ldr	r2, [r2, #12]
 800c5f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c5f6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	e000      	b.n	800c5fe <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c5fc:	2302      	movs	r3, #2
  }
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	bc80      	pop	{r7}
 800c606:	4770      	bx	lr

0800c608 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c608:	b480      	push	{r7}
 800c60a:	b085      	sub	sp, #20
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	60f8      	str	r0, [r7, #12]
 800c610:	60b9      	str	r1, [r7, #8]
 800c612:	4613      	mov	r3, r2
 800c614:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c61c:	b2db      	uxtb	r3, r3
 800c61e:	2b20      	cmp	r3, #32
 800c620:	d140      	bne.n	800c6a4 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d002      	beq.n	800c62e <HAL_UART_Receive_IT+0x26>
 800c628:	88fb      	ldrh	r3, [r7, #6]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d101      	bne.n	800c632 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c62e:	2301      	movs	r3, #1
 800c630:	e039      	b.n	800c6a6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d101      	bne.n	800c640 <HAL_UART_Receive_IT+0x38>
 800c63c:	2302      	movs	r3, #2
 800c63e:	e032      	b.n	800c6a6 <HAL_UART_Receive_IT+0x9e>
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	2201      	movs	r2, #1
 800c644:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	88fa      	ldrh	r2, [r7, #6]
 800c652:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	88fa      	ldrh	r2, [r7, #6]
 800c658:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	2200      	movs	r2, #0
 800c65e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c660:	68fb      	ldr	r3, [r7, #12]
 800c662:	2222      	movs	r2, #34	; 0x22
 800c664:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	68fa      	ldr	r2, [r7, #12]
 800c676:	6812      	ldr	r2, [r2, #0]
 800c678:	68d2      	ldr	r2, [r2, #12]
 800c67a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c67e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	68fa      	ldr	r2, [r7, #12]
 800c686:	6812      	ldr	r2, [r2, #0]
 800c688:	6952      	ldr	r2, [r2, #20]
 800c68a:	f042 0201 	orr.w	r2, r2, #1
 800c68e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	68fa      	ldr	r2, [r7, #12]
 800c696:	6812      	ldr	r2, [r2, #0]
 800c698:	68d2      	ldr	r2, [r2, #12]
 800c69a:	f042 0220 	orr.w	r2, r2, #32
 800c69e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	e000      	b.n	800c6a6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800c6a4:	2302      	movs	r3, #2
  }
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3714      	adds	r7, #20
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bc80      	pop	{r7}
 800c6ae:	4770      	bx	lr

0800c6b0 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	b086      	sub	sp, #24
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	60f8      	str	r0, [r7, #12]
 800c6b8:	60b9      	str	r1, [r7, #8]
 800c6ba:	4613      	mov	r3, r2
 800c6bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c6c4:	b2db      	uxtb	r3, r3
 800c6c6:	2b20      	cmp	r3, #32
 800c6c8:	d153      	bne.n	800c772 <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL) || (Size == 0U))
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d002      	beq.n	800c6d6 <HAL_UART_Transmit_DMA+0x26>
 800c6d0:	88fb      	ldrh	r3, [r7, #6]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d101      	bne.n	800c6da <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e04c      	b.n	800c774 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c6e0:	2b01      	cmp	r3, #1
 800c6e2:	d101      	bne.n	800c6e8 <HAL_UART_Transmit_DMA+0x38>
 800c6e4:	2302      	movs	r3, #2
 800c6e6:	e045      	b.n	800c774 <HAL_UART_Transmit_DMA+0xc4>
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800c6f0:	68ba      	ldr	r2, [r7, #8]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	88fa      	ldrh	r2, [r7, #6]
 800c6fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	88fa      	ldrh	r2, [r7, #6]
 800c700:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	2200      	movs	r2, #0
 800c706:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	2221      	movs	r2, #33	; 0x21
 800c70c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c714:	4a19      	ldr	r2, [pc, #100]	; (800c77c <HAL_UART_Transmit_DMA+0xcc>)
 800c716:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c71c:	4a18      	ldr	r2, [pc, #96]	; (800c780 <HAL_UART_Transmit_DMA+0xd0>)
 800c71e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c724:	4a17      	ldr	r2, [pc, #92]	; (800c784 <HAL_UART_Transmit_DMA+0xd4>)
 800c726:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c72c:	2200      	movs	r2, #0
 800c72e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 800c730:	f107 0308 	add.w	r3, r7, #8
 800c734:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	6819      	ldr	r1, [r3, #0]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	3304      	adds	r3, #4
 800c744:	461a      	mov	r2, r3
 800c746:	88fb      	ldrh	r3, [r7, #6]
 800c748:	f7f7 fdec 	bl	8004324 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c754:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	2200      	movs	r2, #0
 800c75a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	68fa      	ldr	r2, [r7, #12]
 800c764:	6812      	ldr	r2, [r2, #0]
 800c766:	6952      	ldr	r2, [r2, #20]
 800c768:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c76c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c76e:	2300      	movs	r3, #0
 800c770:	e000      	b.n	800c774 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800c772:	2302      	movs	r3, #2
  }
}
 800c774:	4618      	mov	r0, r3
 800c776:	3718      	adds	r7, #24
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}
 800c77c:	0800d37b 	.word	0x0800d37b
 800c780:	0800d3cd 	.word	0x0800d3cd
 800c784:	0800d46d 	.word	0x0800d46d

0800c788 <HAL_UART_Receive_DMA>:
  * @param  Size: Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the data received contain the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b086      	sub	sp, #24
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	60b9      	str	r1, [r7, #8]
 800c792:	4613      	mov	r3, r2
 800c794:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c79c:	b2db      	uxtb	r3, r3
 800c79e:	2b20      	cmp	r3, #32
 800c7a0:	d166      	bne.n	800c870 <HAL_UART_Receive_DMA+0xe8>
  {
    if((pData == NULL) || (Size == 0U))
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d002      	beq.n	800c7ae <HAL_UART_Receive_DMA+0x26>
 800c7a8:	88fb      	ldrh	r3, [r7, #6]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d101      	bne.n	800c7b2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	e05f      	b.n	800c872 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c7b8:	2b01      	cmp	r3, #1
 800c7ba:	d101      	bne.n	800c7c0 <HAL_UART_Receive_DMA+0x38>
 800c7bc:	2302      	movs	r3, #2
 800c7be:	e058      	b.n	800c872 <HAL_UART_Receive_DMA+0xea>
 800c7c0:	68fb      	ldr	r3, [r7, #12]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c7c8:	68ba      	ldr	r2, [r7, #8]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	88fa      	ldrh	r2, [r7, #6]
 800c7d2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	2222      	movs	r2, #34	; 0x22
 800c7de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7e6:	4a25      	ldr	r2, [pc, #148]	; (800c87c <HAL_UART_Receive_DMA+0xf4>)
 800c7e8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7ee:	4a24      	ldr	r2, [pc, #144]	; (800c880 <HAL_UART_Receive_DMA+0xf8>)
 800c7f0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7f6:	4a23      	ldr	r2, [pc, #140]	; (800c884 <HAL_UART_Receive_DMA+0xfc>)
 800c7f8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c7fe:	2200      	movs	r2, #0
 800c800:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 800c802:	f107 0308 	add.w	r3, r7, #8
 800c806:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	3304      	adds	r3, #4
 800c812:	4619      	mov	r1, r3
 800c814:	697b      	ldr	r3, [r7, #20]
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	88fb      	ldrh	r3, [r7, #6]
 800c81a:	f7f7 fd83 	bl	8004324 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c81e:	2300      	movs	r3, #0
 800c820:	613b      	str	r3, [r7, #16]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	613b      	str	r3, [r7, #16]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	685b      	ldr	r3, [r3, #4]
 800c830:	613b      	str	r3, [r7, #16]
 800c832:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2200      	movs	r2, #0
 800c838:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	6812      	ldr	r2, [r2, #0]
 800c844:	68d2      	ldr	r2, [r2, #12]
 800c846:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c84a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68fa      	ldr	r2, [r7, #12]
 800c852:	6812      	ldr	r2, [r2, #0]
 800c854:	6952      	ldr	r2, [r2, #20]
 800c856:	f042 0201 	orr.w	r2, r2, #1
 800c85a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit 
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	68fa      	ldr	r2, [r7, #12]
 800c862:	6812      	ldr	r2, [r2, #0]
 800c864:	6952      	ldr	r2, [r2, #20]
 800c866:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c86a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c86c:	2300      	movs	r3, #0
 800c86e:	e000      	b.n	800c872 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c870:	2302      	movs	r3, #2
  }
}
 800c872:	4618      	mov	r0, r3
 800c874:	3718      	adds	r7, #24
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	0800d3e9 	.word	0x0800d3e9
 800c880:	0800d451 	.word	0x0800d451
 800c884:	0800d46d 	.word	0x0800d46d

0800c888 <HAL_UART_DMAPause>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 800c888:	b480      	push	{r7}
 800c88a:	b085      	sub	sp, #20
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c890:	2300      	movs	r3, #0
 800c892:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	d101      	bne.n	800c8a2 <HAL_UART_DMAPause+0x1a>
 800c89e:	2302      	movs	r3, #2
 800c8a0:	e050      	b.n	800c944 <HAL_UART_DMAPause+0xbc>
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2201      	movs	r2, #1
 800c8a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	695b      	ldr	r3, [r3, #20]
 800c8b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	bf14      	ite	ne
 800c8b8:	2301      	movne	r3, #1
 800c8ba:	2300      	moveq	r3, #0
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c8c6:	b2db      	uxtb	r3, r3
 800c8c8:	2b21      	cmp	r3, #33	; 0x21
 800c8ca:	d10a      	bne.n	800c8e2 <HAL_UART_DMAPause+0x5a>
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d007      	beq.n	800c8e2 <HAL_UART_DMAPause+0x5a>
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	6812      	ldr	r2, [r2, #0]
 800c8da:	6952      	ldr	r2, [r2, #20]
 800c8dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c8e0:	615a      	str	r2, [r3, #20]
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	695b      	ldr	r3, [r3, #20]
 800c8e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	bf14      	ite	ne
 800c8f0:	2301      	movne	r3, #1
 800c8f2:	2300      	moveq	r3, #0
 800c8f4:	b2db      	uxtb	r3, r3
 800c8f6:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c8fe:	b2db      	uxtb	r3, r3
 800c900:	2b22      	cmp	r3, #34	; 0x22
 800c902:	d11a      	bne.n	800c93a <HAL_UART_DMAPause+0xb2>
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d017      	beq.n	800c93a <HAL_UART_DMAPause+0xb2>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	6812      	ldr	r2, [r2, #0]
 800c912:	68d2      	ldr	r2, [r2, #12]
 800c914:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c918:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	6812      	ldr	r2, [r2, #0]
 800c922:	6952      	ldr	r2, [r2, #20]
 800c924:	f022 0201 	bic.w	r2, r2, #1
 800c928:	615a      	str	r2, [r3, #20]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	687a      	ldr	r2, [r7, #4]
 800c930:	6812      	ldr	r2, [r2, #0]
 800c932:	6952      	ldr	r2, [r2, #20]
 800c934:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c938:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2200      	movs	r2, #0
 800c93e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	4618      	mov	r0, r3
 800c946:	3714      	adds	r7, #20
 800c948:	46bd      	mov	sp, r7
 800c94a:	bc80      	pop	{r7}
 800c94c:	4770      	bx	lr

0800c94e <HAL_UART_DMAResume>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 800c94e:	b480      	push	{r7}
 800c950:	b085      	sub	sp, #20
 800c952:	af00      	add	r7, sp, #0
 800c954:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c95c:	2b01      	cmp	r3, #1
 800c95e:	d101      	bne.n	800c964 <HAL_UART_DMAResume+0x16>
 800c960:	2302      	movs	r3, #2
 800c962:	e03f      	b.n	800c9e4 <HAL_UART_DMAResume+0x96>
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2201      	movs	r2, #1
 800c968:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c972:	b2db      	uxtb	r3, r3
 800c974:	2b21      	cmp	r3, #33	; 0x21
 800c976:	d107      	bne.n	800c988 <HAL_UART_DMAResume+0x3a>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681b      	ldr	r3, [r3, #0]
 800c97c:	687a      	ldr	r2, [r7, #4]
 800c97e:	6812      	ldr	r2, [r2, #0]
 800c980:	6952      	ldr	r2, [r2, #20]
 800c982:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c986:	615a      	str	r2, [r3, #20]
  }

  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	2b22      	cmp	r3, #34	; 0x22
 800c992:	d122      	bne.n	800c9da <HAL_UART_DMAResume+0x8c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c994:	2300      	movs	r3, #0
 800c996:	60fb      	str	r3, [r7, #12]
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	60fb      	str	r3, [r7, #12]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	685b      	ldr	r3, [r3, #4]
 800c9a6:	60fb      	str	r3, [r7, #12]
 800c9a8:	68fb      	ldr	r3, [r7, #12]
    
    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	687a      	ldr	r2, [r7, #4]
 800c9b0:	6812      	ldr	r2, [r2, #0]
 800c9b2:	68d2      	ldr	r2, [r2, #12]
 800c9b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c9b8:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	6812      	ldr	r2, [r2, #0]
 800c9c2:	6952      	ldr	r2, [r2, #20]
 800c9c4:	f042 0201 	orr.w	r2, r2, #1
 800c9c8:	615a      	str	r2, [r3, #20]
    
    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	687a      	ldr	r2, [r7, #4]
 800c9d0:	6812      	ldr	r2, [r2, #0]
 800c9d2:	6952      	ldr	r2, [r2, #20]
 800c9d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c9d8:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800c9e2:	2300      	movs	r3, #0
}
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	3714      	adds	r7, #20
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	bc80      	pop	{r7}
 800c9ec:	4770      	bx	lr

0800c9ee <HAL_UART_DMAStop>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800c9ee:	b580      	push	{r7, lr}
 800c9f0:	b084      	sub	sp, #16
 800c9f2:	af00      	add	r7, sp, #0
 800c9f4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	695b      	ldr	r3, [r3, #20]
 800ca00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	bf14      	ite	ne
 800ca08:	2301      	movne	r3, #1
 800ca0a:	2300      	moveq	r3, #0
 800ca0c:	b2db      	uxtb	r3, r3
 800ca0e:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ca16:	b2db      	uxtb	r3, r3
 800ca18:	2b21      	cmp	r3, #33	; 0x21
 800ca1a:	d116      	bne.n	800ca4a <HAL_UART_DMAStop+0x5c>
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d013      	beq.n	800ca4a <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	687a      	ldr	r2, [r7, #4]
 800ca28:	6812      	ldr	r2, [r2, #0]
 800ca2a:	6952      	ldr	r2, [r2, #20]
 800ca2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ca30:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d004      	beq.n	800ca44 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca3e:	4618      	mov	r0, r3
 800ca40:	f7f7 fccf 	bl	80043e2 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f000 fda5 	bl	800d594 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	695b      	ldr	r3, [r3, #20]
 800ca50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	bf14      	ite	ne
 800ca58:	2301      	movne	r3, #1
 800ca5a:	2300      	moveq	r3, #0
 800ca5c:	b2db      	uxtb	r3, r3
 800ca5e:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	2b22      	cmp	r3, #34	; 0x22
 800ca6a:	d116      	bne.n	800ca9a <HAL_UART_DMAStop+0xac>
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d013      	beq.n	800ca9a <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	6812      	ldr	r2, [r2, #0]
 800ca7a:	6952      	ldr	r2, [r2, #20]
 800ca7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca80:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d004      	beq.n	800ca94 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7f7 fca7 	bl	80043e2 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f000 fd92 	bl	800d5be <UART_EndRxTransfer>
  }

  return HAL_OK;
 800ca9a:	2300      	movs	r3, #0
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	3710      	adds	r7, #16
 800caa0:	46bd      	mov	sp, r7
 800caa2:	bd80      	pop	{r7, pc}

0800caa4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800caa4:	b580      	push	{r7, lr}
 800caa6:	b082      	sub	sp, #8
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	687a      	ldr	r2, [r7, #4]
 800cab2:	6812      	ldr	r2, [r2, #0]
 800cab4:	68d2      	ldr	r2, [r2, #12]
 800cab6:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800caba:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	6812      	ldr	r2, [r2, #0]
 800cac4:	6952      	ldr	r2, [r2, #20]
 800cac6:	f022 0201 	bic.w	r2, r2, #1
 800caca:	615a      	str	r2, [r3, #20]
  
  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	695b      	ldr	r3, [r3, #20]
 800cad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d014      	beq.n	800cb04 <HAL_UART_Abort+0x60>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	687a      	ldr	r2, [r7, #4]
 800cae0:	6812      	ldr	r2, [r2, #0]
 800cae2:	6952      	ldr	r2, [r2, #20]
 800cae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cae8:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel: use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d008      	beq.n	800cb04 <HAL_UART_Abort+0x60>
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caf6:	2200      	movs	r2, #0
 800caf8:	635a      	str	r2, [r3, #52]	; 0x34

      HAL_DMA_Abort(huart->hdmatx);
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cafe:	4618      	mov	r0, r3
 800cb00:	f7f7 fc6f 	bl	80043e2 <HAL_DMA_Abort>
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	695b      	ldr	r3, [r3, #20]
 800cb0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d014      	beq.n	800cb3c <HAL_UART_Abort+0x98>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	687a      	ldr	r2, [r7, #4]
 800cb18:	6812      	ldr	r2, [r2, #0]
 800cb1a:	6952      	ldr	r2, [r2, #20]
 800cb1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb20:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel: use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d008      	beq.n	800cb3c <HAL_UART_Abort+0x98>
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb2e:	2200      	movs	r2, #0
 800cb30:	635a      	str	r2, [r3, #52]	; 0x34

      HAL_DMA_Abort(huart->hdmarx);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb36:	4618      	mov	r0, r3
 800cb38:	f7f7 fc53 	bl	80043e2 <HAL_DMA_Abort>
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2200      	movs	r2, #0
 800cb46:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2220      	movs	r2, #32
 800cb52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  huart->gState = HAL_UART_STATE_READY;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2220      	movs	r2, #32
 800cb5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800cb5e:	2300      	movs	r3, #0
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3708      	adds	r7, #8
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}

0800cb68 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	687a      	ldr	r2, [r7, #4]
 800cb76:	6812      	ldr	r2, [r2, #0]
 800cb78:	68d2      	ldr	r2, [r2, #12]
 800cb7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800cb7e:	60da      	str	r2, [r3, #12]

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	695b      	ldr	r3, [r3, #20]
 800cb86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d014      	beq.n	800cbb8 <HAL_UART_AbortTransmit+0x50>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	687a      	ldr	r2, [r7, #4]
 800cb94:	6812      	ldr	r2, [r2, #0]
 800cb96:	6952      	ldr	r2, [r2, #20]
 800cb98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb9c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d008      	beq.n	800cbb8 <HAL_UART_AbortTransmit+0x50>
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbaa:	2200      	movs	r2, #0
 800cbac:	635a      	str	r2, [r3, #52]	; 0x34

      HAL_DMA_Abort(huart->hdmatx);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	f7f7 fc15 	bl	80043e2 <HAL_DMA_Abort>
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2220      	movs	r2, #32
 800cbc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800cbc6:	2300      	movs	r3, #0
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3708      	adds	r7, #8
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b082      	sub	sp, #8
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	6812      	ldr	r2, [r2, #0]
 800cbe0:	68d2      	ldr	r2, [r2, #12]
 800cbe2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cbe6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	6812      	ldr	r2, [r2, #0]
 800cbf0:	6952      	ldr	r2, [r2, #20]
 800cbf2:	f022 0201 	bic.w	r2, r2, #1
 800cbf6:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	695b      	ldr	r3, [r3, #20]
 800cbfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d014      	beq.n	800cc30 <HAL_UART_AbortReceive+0x60>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	6812      	ldr	r2, [r2, #0]
 800cc0e:	6952      	ldr	r2, [r2, #20]
 800cc10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cc14:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d008      	beq.n	800cc30 <HAL_UART_AbortReceive+0x60>
    {
      /* Set the UART DMA Abort callback to Null. 
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc22:	2200      	movs	r2, #0
 800cc24:	635a      	str	r2, [r3, #52]	; 0x34

      HAL_DMA_Abort(huart->hdmarx);
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7f7 fbd9 	bl	80043e2 <HAL_DMA_Abort>
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2200      	movs	r2, #0
 800cc34:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2220      	movs	r2, #32
 800cc3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800cc3e:	2300      	movs	r3, #0
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3708      	adds	r7, #8
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}

0800cc48 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b084      	sub	sp, #16
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800cc50:	2301      	movs	r3, #1
 800cc52:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	687a      	ldr	r2, [r7, #4]
 800cc5a:	6812      	ldr	r2, [r2, #0]
 800cc5c:	68d2      	ldr	r2, [r2, #12]
 800cc5e:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800cc62:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	687a      	ldr	r2, [r7, #4]
 800cc6a:	6812      	ldr	r2, [r2, #0]
 800cc6c:	6952      	ldr	r2, [r2, #20]
 800cc6e:	f022 0201 	bic.w	r2, r2, #1
 800cc72:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if(huart->hdmatx != NULL)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d00f      	beq.n	800cc9c <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	695b      	ldr	r3, [r3, #20]
 800cc82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d004      	beq.n	800cc94 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc8e:	4a3e      	ldr	r2, [pc, #248]	; (800cd88 <HAL_UART_Abort_IT+0x140>)
 800cc90:	635a      	str	r2, [r3, #52]	; 0x34
 800cc92:	e003      	b.n	800cc9c <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc98:	2200      	movs	r2, #0
 800cc9a:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if(huart->hdmarx != NULL)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d00f      	beq.n	800ccc4 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	695b      	ldr	r3, [r3, #20]
 800ccaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d004      	beq.n	800ccbc <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccb6:	4a35      	ldr	r2, [pc, #212]	; (800cd8c <HAL_UART_Abort_IT+0x144>)
 800ccb8:	635a      	str	r2, [r3, #52]	; 0x34
 800ccba:	e003      	b.n	800ccc4 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	695b      	ldr	r3, [r3, #20]
 800ccca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d01a      	beq.n	800cd08 <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	6812      	ldr	r2, [r2, #0]
 800ccda:	6952      	ldr	r2, [r2, #20]
 800ccdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cce0:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if(huart->hdmatx != NULL)
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d00e      	beq.n	800cd08 <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccee:	4618      	mov	r0, r3
 800ccf0:	f7f7 fba3 	bl	800443a <HAL_DMA_Abort_IT>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d004      	beq.n	800cd04 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccfe:	2200      	movs	r2, #0
 800cd00:	635a      	str	r2, [r3, #52]	; 0x34
 800cd02:	e001      	b.n	800cd08 <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 800cd04:	2300      	movs	r3, #0
 800cd06:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	695b      	ldr	r3, [r3, #20]
 800cd0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d01c      	beq.n	800cd50 <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	6812      	ldr	r2, [r2, #0]
 800cd1e:	6952      	ldr	r2, [r2, #20]
 800cd20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd24:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if(huart->hdmarx != NULL)
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d010      	beq.n	800cd50 <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd32:	4618      	mov	r0, r3
 800cd34:	f7f7 fb81 	bl	800443a <HAL_DMA_Abort_IT>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d006      	beq.n	800cd4c <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cd42:	2200      	movs	r2, #0
 800cd44:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 800cd46:	2301      	movs	r3, #1
 800cd48:	60fb      	str	r3, [r7, #12]
 800cd4a:	e001      	b.n	800cd50 <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if(AbortCplt == 0x01U)
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	2b01      	cmp	r3, #1
 800cd54:	d113      	bne.n	800cd7e <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U; 
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	2200      	movs	r2, #0
 800cd60:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2200      	movs	r2, #0
 800cd66:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2220      	movs	r2, #32
 800cd6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2220      	movs	r2, #32
 800cd74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800cd78:	6878      	ldr	r0, [r7, #4]
 800cd7a:	f000 f9da 	bl	800d132 <HAL_UART_AbortCpltCallback>
  }

  return HAL_OK;
 800cd7e:	2300      	movs	r3, #0
}
 800cd80:	4618      	mov	r0, r3
 800cd82:	3710      	adds	r7, #16
 800cd84:	46bd      	mov	sp, r7
 800cd86:	bd80      	pop	{r7, pc}
 800cd88:	0800d621 	.word	0x0800d621
 800cd8c:	0800d67b 	.word	0x0800d67b

0800cd90 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 800cd90:	b580      	push	{r7, lr}
 800cd92:	b082      	sub	sp, #8
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	6812      	ldr	r2, [r2, #0]
 800cda0:	68d2      	ldr	r2, [r2, #12]
 800cda2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800cda6:	60da      	str	r2, [r3, #12]

  /* Disable the UART DMA Tx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	695b      	ldr	r3, [r3, #20]
 800cdae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d02a      	beq.n	800ce0c <HAL_UART_AbortTransmit_IT+0x7c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	6812      	ldr	r2, [r2, #0]
 800cdbe:	6952      	ldr	r2, [r2, #20]
 800cdc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cdc4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmatx != NULL)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d013      	beq.n	800cdf6 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdd2:	4a16      	ldr	r2, [pc, #88]	; (800ce2c <HAL_UART_AbortTransmit_IT+0x9c>)
 800cdd4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA TX */
      if(HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7f7 fb2d 	bl	800443a <HAL_DMA_Abort_IT>
 800cde0:	4603      	mov	r3, r0
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d01c      	beq.n	800ce20 <HAL_UART_AbortTransmit_IT+0x90>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cdec:	687a      	ldr	r2, [r7, #4]
 800cdee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cdf0:	4610      	mov	r0, r2
 800cdf2:	4798      	blx	r3
 800cdf4:	e014      	b.n	800ce20 <HAL_UART_AbortTransmit_IT+0x90>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2220      	movs	r2, #32
 800ce00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* As no DMA to be aborted, call directly user Abort complete callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800ce04:	6878      	ldr	r0, [r7, #4]
 800ce06:	f000 f99d 	bl	800d144 <HAL_UART_AbortTransmitCpltCallback>
 800ce0a:	e009      	b.n	800ce20 <HAL_UART_AbortTransmit_IT+0x90>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2200      	movs	r2, #0
 800ce10:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2220      	movs	r2, #32
 800ce16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800ce1a:	6878      	ldr	r0, [r7, #4]
 800ce1c:	f000 f992 	bl	800d144 <HAL_UART_AbortTransmitCpltCallback>
  }

  return HAL_OK;
 800ce20:	2300      	movs	r3, #0
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3708      	adds	r7, #8
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}
 800ce2a:	bf00      	nop
 800ce2c:	0800d6d5 	.word	0x0800d6d5

0800ce30 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	6812      	ldr	r2, [r2, #0]
 800ce40:	68d2      	ldr	r2, [r2, #12]
 800ce42:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ce46:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	687a      	ldr	r2, [r7, #4]
 800ce4e:	6812      	ldr	r2, [r2, #0]
 800ce50:	6952      	ldr	r2, [r2, #20]
 800ce52:	f022 0201 	bic.w	r2, r2, #1
 800ce56:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	695b      	ldr	r3, [r3, #20]
 800ce5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d02a      	beq.n	800cebc <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	687a      	ldr	r2, [r7, #4]
 800ce6c:	6812      	ldr	r2, [r2, #0]
 800ce6e:	6952      	ldr	r2, [r2, #20]
 800ce70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce74:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if(huart->hdmarx != NULL)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d013      	beq.n	800cea6 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback : 
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce82:	4a16      	ldr	r2, [pc, #88]	; (800cedc <HAL_UART_AbortReceive_IT+0xac>)
 800ce84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7f7 fad5 	bl	800443a <HAL_DMA_Abort_IT>
 800ce90:	4603      	mov	r3, r0
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d01c      	beq.n	800ced0 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cea0:	4610      	mov	r0, r2
 800cea2:	4798      	blx	r3
 800cea4:	e014      	b.n	800ced0 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	2200      	movs	r2, #0
 800ceaa:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2220      	movs	r2, #32
 800ceb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      /* As no DMA to be aborted, call directly user Abort complete callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f000 f94e 	bl	800d156 <HAL_UART_AbortReceiveCpltCallback>
 800ceba:	e009      	b.n	800ced0 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2200      	movs	r2, #0
 800cec0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2220      	movs	r2, #32
 800cec6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* As no DMA to be aborted, call directly user Abort complete callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f000 f943 	bl	800d156 <HAL_UART_AbortReceiveCpltCallback>
  }

  return HAL_OK;
 800ced0:	2300      	movs	r3, #0
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3708      	adds	r7, #8
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}
 800ceda:	bf00      	nop
 800cedc:	0800d6ff 	.word	0x0800d6ff

0800cee0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b088      	sub	sp, #32
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	68db      	ldr	r3, [r3, #12]
 800cef6:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	695b      	ldr	r3, [r3, #20]
 800cefe:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800cf00:	2300      	movs	r3, #0
 800cf02:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800cf04:	2300      	movs	r3, #0
 800cf06:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800cf08:	69fb      	ldr	r3, [r7, #28]
 800cf0a:	f003 030f 	and.w	r3, r3, #15
 800cf0e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d10d      	bne.n	800cf32 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cf16:	69fb      	ldr	r3, [r7, #28]
 800cf18:	f003 0320 	and.w	r3, r3, #32
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d008      	beq.n	800cf32 <HAL_UART_IRQHandler+0x52>
 800cf20:	69bb      	ldr	r3, [r7, #24]
 800cf22:	f003 0320 	and.w	r3, r3, #32
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d003      	beq.n	800cf32 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f000 fc68 	bl	800d800 <UART_Receive_IT>
      return;
 800cf30:	e0cc      	b.n	800d0cc <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	f000 80ab 	beq.w	800d090 <HAL_UART_IRQHandler+0x1b0>
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	f003 0301 	and.w	r3, r3, #1
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d105      	bne.n	800cf50 <HAL_UART_IRQHandler+0x70>
 800cf44:	69bb      	ldr	r3, [r7, #24]
 800cf46:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	f000 80a0 	beq.w	800d090 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800cf50:	69fb      	ldr	r3, [r7, #28]
 800cf52:	f003 0301 	and.w	r3, r3, #1
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d00a      	beq.n	800cf70 <HAL_UART_IRQHandler+0x90>
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d005      	beq.n	800cf70 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf68:	f043 0201 	orr.w	r2, r3, #1
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cf70:	69fb      	ldr	r3, [r7, #28]
 800cf72:	f003 0304 	and.w	r3, r3, #4
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d00a      	beq.n	800cf90 <HAL_UART_IRQHandler+0xb0>
 800cf7a:	697b      	ldr	r3, [r7, #20]
 800cf7c:	f003 0301 	and.w	r3, r3, #1
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d005      	beq.n	800cf90 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf88:	f043 0202 	orr.w	r2, r3, #2
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cf90:	69fb      	ldr	r3, [r7, #28]
 800cf92:	f003 0302 	and.w	r3, r3, #2
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d00a      	beq.n	800cfb0 <HAL_UART_IRQHandler+0xd0>
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	f003 0301 	and.w	r3, r3, #1
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d005      	beq.n	800cfb0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfa8:	f043 0204 	orr.w	r2, r3, #4
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	f003 0308 	and.w	r3, r3, #8
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d00a      	beq.n	800cfd0 <HAL_UART_IRQHandler+0xf0>
 800cfba:	697b      	ldr	r3, [r7, #20]
 800cfbc:	f003 0301 	and.w	r3, r3, #1
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d005      	beq.n	800cfd0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfc8:	f043 0208 	orr.w	r2, r3, #8
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d078      	beq.n	800d0ca <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800cfd8:	69fb      	ldr	r3, [r7, #28]
 800cfda:	f003 0320 	and.w	r3, r3, #32
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d007      	beq.n	800cff2 <HAL_UART_IRQHandler+0x112>
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	f003 0320 	and.w	r3, r3, #32
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d002      	beq.n	800cff2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f000 fc07 	bl	800d800 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	695b      	ldr	r3, [r3, #20]
 800cff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	bf14      	ite	ne
 800d000:	2301      	movne	r3, #1
 800d002:	2300      	moveq	r3, #0
 800d004:	b2db      	uxtb	r3, r3
 800d006:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d00c:	f003 0308 	and.w	r3, r3, #8
 800d010:	2b00      	cmp	r3, #0
 800d012:	d102      	bne.n	800d01a <HAL_UART_IRQHandler+0x13a>
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d031      	beq.n	800d07e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f000 facf 	bl	800d5be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	695b      	ldr	r3, [r3, #20]
 800d026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d023      	beq.n	800d076 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	687a      	ldr	r2, [r7, #4]
 800d034:	6812      	ldr	r2, [r2, #0]
 800d036:	6952      	ldr	r2, [r2, #20]
 800d038:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d03c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d042:	2b00      	cmp	r3, #0
 800d044:	d013      	beq.n	800d06e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d04a:	4a22      	ldr	r2, [pc, #136]	; (800d0d4 <HAL_UART_IRQHandler+0x1f4>)
 800d04c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d052:	4618      	mov	r0, r3
 800d054:	f7f7 f9f1 	bl	800443a <HAL_DMA_Abort_IT>
 800d058:	4603      	mov	r3, r0
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d016      	beq.n	800d08c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d064:	687a      	ldr	r2, [r7, #4]
 800d066:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d068:	4610      	mov	r0, r2
 800d06a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d06c:	e00e      	b.n	800d08c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800d06e:	6878      	ldr	r0, [r7, #4]
 800d070:	f000 f856 	bl	800d120 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d074:	e00a      	b.n	800d08c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f000 f852 	bl	800d120 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d07c:	e006      	b.n	800d08c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800d07e:	6878      	ldr	r0, [r7, #4]
 800d080:	f000 f84e 	bl	800d120 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800d08a:	e01e      	b.n	800d0ca <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d08c:	bf00      	nop
    return;
 800d08e:	e01c      	b.n	800d0ca <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d090:	69fb      	ldr	r3, [r7, #28]
 800d092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d096:	2b00      	cmp	r3, #0
 800d098:	d008      	beq.n	800d0ac <HAL_UART_IRQHandler+0x1cc>
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d003      	beq.n	800d0ac <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f000 fb3f 	bl	800d728 <UART_Transmit_IT>
    return;
 800d0aa:	e00f      	b.n	800d0cc <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d0ac:	69fb      	ldr	r3, [r7, #28]
 800d0ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d00a      	beq.n	800d0cc <HAL_UART_IRQHandler+0x1ec>
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d005      	beq.n	800d0cc <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f000 fb85 	bl	800d7d0 <UART_EndTransmit_IT>
    return;
 800d0c6:	bf00      	nop
 800d0c8:	e000      	b.n	800d0cc <HAL_UART_IRQHandler+0x1ec>
    return;
 800d0ca:	bf00      	nop
  }
}
 800d0cc:	3720      	adds	r7, #32
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}
 800d0d2:	bf00      	nop
 800d0d4:	0800d5f9 	.word	0x0800d5f9

0800d0d8 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b083      	sub	sp, #12
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800d0e0:	bf00      	nop
 800d0e2:	370c      	adds	r7, #12
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bc80      	pop	{r7}
 800d0e8:	4770      	bx	lr

0800d0ea <HAL_UART_TxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d0ea:	b480      	push	{r7}
 800d0ec:	b083      	sub	sp, #12
 800d0ee:	af00      	add	r7, sp, #0
 800d0f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */ 
}
 800d0f2:	bf00      	nop
 800d0f4:	370c      	adds	r7, #12
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bc80      	pop	{r7}
 800d0fa:	4770      	bx	lr

0800d0fc <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d0fc:	b480      	push	{r7}
 800d0fe:	b083      	sub	sp, #12
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800d104:	bf00      	nop
 800d106:	370c      	adds	r7, #12
 800d108:	46bd      	mov	sp, r7
 800d10a:	bc80      	pop	{r7}
 800d10c:	4770      	bx	lr

0800d10e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d10e:	b480      	push	{r7}
 800d110:	b083      	sub	sp, #12
 800d112:	af00      	add	r7, sp, #0
 800d114:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800d116:	bf00      	nop
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bc80      	pop	{r7}
 800d11e:	4770      	bx	lr

0800d120 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d120:	b480      	push	{r7}
 800d122:	b083      	sub	sp, #12
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800d128:	bf00      	nop
 800d12a:	370c      	adds	r7, #12
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bc80      	pop	{r7}
 800d130:	4770      	bx	lr

0800d132 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback (UART_HandleTypeDef *huart)
{
 800d132:	b480      	push	{r7}
 800d134:	b083      	sub	sp, #12
 800d136:	af00      	add	r7, sp, #0
 800d138:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800d13a:	bf00      	nop
 800d13c:	370c      	adds	r7, #12
 800d13e:	46bd      	mov	sp, r7
 800d140:	bc80      	pop	{r7}
 800d142:	4770      	bx	lr

0800d144 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback (UART_HandleTypeDef *huart)
{
 800d144:	b480      	push	{r7}
 800d146:	b083      	sub	sp, #12
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800d14c:	bf00      	nop
 800d14e:	370c      	adds	r7, #12
 800d150:	46bd      	mov	sp, r7
 800d152:	bc80      	pop	{r7}
 800d154:	4770      	bx	lr

0800d156 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback (UART_HandleTypeDef *huart)
{
 800d156:	b480      	push	{r7}
 800d158:	b083      	sub	sp, #12
 800d15a:	af00      	add	r7, sp, #0
 800d15c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800d15e:	bf00      	nop
 800d160:	370c      	adds	r7, #12
 800d162:	46bd      	mov	sp, r7
 800d164:	bc80      	pop	{r7}
 800d166:	4770      	bx	lr

0800d168 <HAL_LIN_SendBreak>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
{
 800d168:	b480      	push	{r7}
 800d16a:	b083      	sub	sp, #12
 800d16c:	af00      	add	r7, sp, #0
 800d16e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d176:	2b01      	cmp	r3, #1
 800d178:	d101      	bne.n	800d17e <HAL_LIN_SendBreak+0x16>
 800d17a:	2302      	movs	r3, #2
 800d17c:	e018      	b.n	800d1b0 <HAL_LIN_SendBreak+0x48>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2201      	movs	r2, #1
 800d182:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2224      	movs	r2, #36	; 0x24
 800d18a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Send break characters */
  SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	687a      	ldr	r2, [r7, #4]
 800d194:	6812      	ldr	r2, [r2, #0]
 800d196:	68d2      	ldr	r2, [r2, #12]
 800d198:	f042 0201 	orr.w	r2, r2, #1
 800d19c:	60da      	str	r2, [r3, #12]
 
  huart->gState = HAL_UART_STATE_READY;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	2220      	movs	r2, #32
 800d1a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d1ae:	2300      	movs	r3, #0
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	370c      	adds	r7, #12
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bc80      	pop	{r7}
 800d1b8:	4770      	bx	lr

0800d1ba <HAL_MultiProcessor_EnterMuteMode>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
{
 800d1ba:	b480      	push	{r7}
 800d1bc:	b083      	sub	sp, #12
 800d1be:	af00      	add	r7, sp, #0
 800d1c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d1c8:	2b01      	cmp	r3, #1
 800d1ca:	d101      	bne.n	800d1d0 <HAL_MultiProcessor_EnterMuteMode+0x16>
 800d1cc:	2302      	movs	r3, #2
 800d1ce:	e018      	b.n	800d202 <HAL_MultiProcessor_EnterMuteMode+0x48>
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2224      	movs	r2, #36	; 0x24
 800d1dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
  SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	687a      	ldr	r2, [r7, #4]
 800d1e6:	6812      	ldr	r2, [r2, #0]
 800d1e8:	68d2      	ldr	r2, [r2, #12]
 800d1ea:	f042 0202 	orr.w	r2, r2, #2
 800d1ee:	60da      	str	r2, [r3, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2220      	movs	r2, #32
 800d1f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d200:	2300      	movs	r3, #0
}
 800d202:	4618      	mov	r0, r3
 800d204:	370c      	adds	r7, #12
 800d206:	46bd      	mov	sp, r7
 800d208:	bc80      	pop	{r7}
 800d20a:	4770      	bx	lr

0800d20c <HAL_MultiProcessor_ExitMuteMode>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
{
 800d20c:	b480      	push	{r7}
 800d20e:	b083      	sub	sp, #12
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
  
  /* Process Locked */
  __HAL_LOCK(huart);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d21a:	2b01      	cmp	r3, #1
 800d21c:	d101      	bne.n	800d222 <HAL_MultiProcessor_ExitMuteMode+0x16>
 800d21e:	2302      	movs	r3, #2
 800d220:	e018      	b.n	800d254 <HAL_MultiProcessor_ExitMuteMode+0x48>
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2201      	movs	r2, #1
 800d226:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	2224      	movs	r2, #36	; 0x24
 800d22e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	6812      	ldr	r2, [r2, #0]
 800d23a:	68d2      	ldr	r2, [r2, #12]
 800d23c:	f022 0202 	bic.w	r2, r2, #2
 800d240:	60da      	str	r2, [r3, #12]
  
  huart->gState = HAL_UART_STATE_READY;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2220      	movs	r2, #32
 800d246:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	2200      	movs	r2, #0
 800d24e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d252:	2300      	movs	r3, #0
}
 800d254:	4618      	mov	r0, r3
 800d256:	370c      	adds	r7, #12
 800d258:	46bd      	mov	sp, r7
 800d25a:	bc80      	pop	{r7}
 800d25c:	4770      	bx	lr

0800d25e <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800d25e:	b480      	push	{r7}
 800d260:	b085      	sub	sp, #20
 800d262:	af00      	add	r7, sp, #0
 800d264:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800d266:	2300      	movs	r3, #0
 800d268:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d270:	2b01      	cmp	r3, #1
 800d272:	d101      	bne.n	800d278 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 800d274:	2302      	movs	r3, #2
 800d276:	e020      	b.n	800d2ba <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2201      	movs	r2, #1
 800d27c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  huart->gState = HAL_UART_STATE_BUSY;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	2224      	movs	r2, #36	; 0x24
 800d284:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	68db      	ldr	r3, [r3, #12]
 800d28e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f023 030c 	bic.w	r3, r3, #12
 800d296:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f043 0308 	orr.w	r3, r3, #8
 800d29e:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	68fa      	ldr	r2, [r7, #12]
 800d2a6:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	2220      	movs	r2, #32
 800d2ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3714      	adds	r7, #20
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bc80      	pop	{r7}
 800d2c2:	4770      	bx	lr

0800d2c4 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 800d2c4:	b480      	push	{r7}
 800d2c6:	b085      	sub	sp, #20
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d2d6:	2b01      	cmp	r3, #1
 800d2d8:	d101      	bne.n	800d2de <HAL_HalfDuplex_EnableReceiver+0x1a>
 800d2da:	2302      	movs	r3, #2
 800d2dc:	e020      	b.n	800d320 <HAL_HalfDuplex_EnableReceiver+0x5c>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2201      	movs	r2, #1
 800d2e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  huart->gState = HAL_UART_STATE_BUSY;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2224      	movs	r2, #36	; 0x24
 800d2ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	68db      	ldr	r3, [r3, #12]
 800d2f4:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	f023 030c 	bic.w	r3, r3, #12
 800d2fc:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	f043 0304 	orr.w	r3, r3, #4
 800d304:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2220      	movs	r2, #32
 800d312:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 800d31e:	2300      	movs	r3, #0
}
 800d320:	4618      	mov	r0, r3
 800d322:	3714      	adds	r7, #20
 800d324:	46bd      	mov	sp, r7
 800d326:	bc80      	pop	{r7}
 800d328:	4770      	bx	lr

0800d32a <HAL_UART_GetState>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800d32a:	b480      	push	{r7}
 800d32c:	b085      	sub	sp, #20
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
  uint32_t temp1= 0x00U, temp2 = 0x00U;
 800d332:	2300      	movs	r3, #0
 800d334:	60fb      	str	r3, [r7, #12]
 800d336:	2300      	movs	r3, #0
 800d338:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d340:	b2db      	uxtb	r3, r3
 800d342:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d34a:	b2db      	uxtb	r3, r3
 800d34c:	60bb      	str	r3, [r7, #8]
  
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	b2da      	uxtb	r2, r3
 800d352:	68bb      	ldr	r3, [r7, #8]
 800d354:	b2db      	uxtb	r3, r3
 800d356:	4313      	orrs	r3, r2
 800d358:	b2db      	uxtb	r3, r3
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3714      	adds	r7, #20
 800d35e:	46bd      	mov	sp, r7
 800d360:	bc80      	pop	{r7}
 800d362:	4770      	bx	lr

0800d364 <HAL_UART_GetError>:
  * @param  huart : pointer to a UART_HandleTypeDef structure that contains
  *              the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 800d364:	b480      	push	{r7}
 800d366:	b083      	sub	sp, #12
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 800d370:	4618      	mov	r0, r3
 800d372:	370c      	adds	r7, #12
 800d374:	46bd      	mov	sp, r7
 800d376:	bc80      	pop	{r7}
 800d378:	4770      	bx	lr

0800d37a <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d37a:	b580      	push	{r7, lr}
 800d37c:	b084      	sub	sp, #16
 800d37e:	af00      	add	r7, sp, #0
 800d380:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d386:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f003 0320 	and.w	r3, r3, #32
 800d392:	2b00      	cmp	r3, #0
 800d394:	d113      	bne.n	800d3be <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	2200      	movs	r2, #0
 800d39a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	68fa      	ldr	r2, [r7, #12]
 800d3a2:	6812      	ldr	r2, [r2, #0]
 800d3a4:	6952      	ldr	r2, [r2, #20]
 800d3a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d3aa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	68fa      	ldr	r2, [r7, #12]
 800d3b2:	6812      	ldr	r2, [r2, #0]
 800d3b4:	68d2      	ldr	r2, [r2, #12]
 800d3b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d3ba:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 800d3bc:	e002      	b.n	800d3c4 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800d3be:	68f8      	ldr	r0, [r7, #12]
 800d3c0:	f7ff fe8a 	bl	800d0d8 <HAL_UART_TxCpltCallback>
}
 800d3c4:	bf00      	nop
 800d3c6:	3710      	adds	r7, #16
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b084      	sub	sp, #16
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3d8:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 800d3da:	68f8      	ldr	r0, [r7, #12]
 800d3dc:	f7ff fe85 	bl	800d0ea <HAL_UART_TxHalfCpltCallback>
}
 800d3e0:	bf00      	nop
 800d3e2:	3710      	adds	r7, #16
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}

0800d3e8 <UART_DMAReceiveCplt>:
  * @brief  DMA UART receive process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b084      	sub	sp, #16
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3f4:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f003 0320 	and.w	r3, r3, #32
 800d400:	2b00      	cmp	r3, #0
 800d402:	d11e      	bne.n	800d442 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	2200      	movs	r2, #0
 800d408:	85da      	strh	r2, [r3, #46]	; 0x2e
  
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	68fa      	ldr	r2, [r7, #12]
 800d410:	6812      	ldr	r2, [r2, #0]
 800d412:	68d2      	ldr	r2, [r2, #12]
 800d414:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d418:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	68fa      	ldr	r2, [r7, #12]
 800d420:	6812      	ldr	r2, [r2, #0]
 800d422:	6952      	ldr	r2, [r2, #20]
 800d424:	f022 0201 	bic.w	r2, r2, #1
 800d428:	615a      	str	r2, [r3, #20]
    
    /* Disable the DMA transfer for the receiver request by setting the DMAR bit 
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	68fa      	ldr	r2, [r7, #12]
 800d430:	6812      	ldr	r2, [r2, #0]
 800d432:	6952      	ldr	r2, [r2, #20]
 800d434:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d438:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2220      	movs	r2, #32
 800d43e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  }
  HAL_UART_RxCpltCallback(huart);
 800d442:	68f8      	ldr	r0, [r7, #12]
 800d444:	f7ff fe5a 	bl	800d0fc <HAL_UART_RxCpltCallback>
}
 800d448:	bf00      	nop
 800d44a:	3710      	adds	r7, #16
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}

0800d450 <UART_DMARxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b084      	sub	sp, #16
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d45c:	60fb      	str	r3, [r7, #12]
  HAL_UART_RxHalfCpltCallback(huart); 
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f7ff fe55 	bl	800d10e <HAL_UART_RxHalfCpltCallback>
}
 800d464:	bf00      	nop
 800d466:	3710      	adds	r7, #16
 800d468:	46bd      	mov	sp, r7
 800d46a:	bd80      	pop	{r7, pc}

0800d46c <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800d474:	2300      	movs	r3, #0
 800d476:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d47c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	695b      	ldr	r3, [r3, #20]
 800d484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d488:	2b00      	cmp	r3, #0
 800d48a:	bf14      	ite	ne
 800d48c:	2301      	movne	r3, #1
 800d48e:	2300      	moveq	r3, #0
 800d490:	b2db      	uxtb	r3, r3
 800d492:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	2b21      	cmp	r3, #33	; 0x21
 800d49e:	d108      	bne.n	800d4b2 <UART_DMAError+0x46>
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d005      	beq.n	800d4b2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800d4ac:	68b8      	ldr	r0, [r7, #8]
 800d4ae:	f000 f871 	bl	800d594 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 800d4b2:	68bb      	ldr	r3, [r7, #8]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	695b      	ldr	r3, [r3, #20]
 800d4b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	bf14      	ite	ne
 800d4c0:	2301      	movne	r3, #1
 800d4c2:	2300      	moveq	r3, #0
 800d4c4:	b2db      	uxtb	r3, r3
 800d4c6:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d4ce:	b2db      	uxtb	r3, r3
 800d4d0:	2b22      	cmp	r3, #34	; 0x22
 800d4d2:	d108      	bne.n	800d4e6 <UART_DMAError+0x7a>
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d005      	beq.n	800d4e6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800d4e0:	68b8      	ldr	r0, [r7, #8]
 800d4e2:	f000 f86c 	bl	800d5be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d4e6:	68bb      	ldr	r3, [r7, #8]
 800d4e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4ea:	f043 0210 	orr.w	r2, r3, #16
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800d4f2:	68b8      	ldr	r0, [r7, #8]
 800d4f4:	f7ff fe14 	bl	800d120 <HAL_UART_ErrorCallback>
}
 800d4f8:	bf00      	nop
 800d4fa:	3710      	adds	r7, #16
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	bd80      	pop	{r7, pc}

0800d500 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b084      	sub	sp, #16
 800d504:	af00      	add	r7, sp, #0
 800d506:	60f8      	str	r0, [r7, #12]
 800d508:	60b9      	str	r1, [r7, #8]
 800d50a:	603b      	str	r3, [r7, #0]
 800d50c:	4613      	mov	r3, r2
 800d50e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800d510:	e02c      	b.n	800d56c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800d512:	69bb      	ldr	r3, [r7, #24]
 800d514:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d518:	d028      	beq.n	800d56c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d007      	beq.n	800d530 <UART_WaitOnFlagUntilTimeout+0x30>
 800d520:	f7f2 feec 	bl	80002fc <HAL_GetTick>
 800d524:	4602      	mov	r2, r0
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	1ad2      	subs	r2, r2, r3
 800d52a:	69bb      	ldr	r3, [r7, #24]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d91d      	bls.n	800d56c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	68fa      	ldr	r2, [r7, #12]
 800d536:	6812      	ldr	r2, [r2, #0]
 800d538:	68d2      	ldr	r2, [r2, #12]
 800d53a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d53e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	68fa      	ldr	r2, [r7, #12]
 800d546:	6812      	ldr	r2, [r2, #0]
 800d548:	6952      	ldr	r2, [r2, #20]
 800d54a:	f022 0201 	bic.w	r2, r2, #1
 800d54e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2220      	movs	r2, #32
 800d554:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	2220      	movs	r2, #32
 800d55c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	2200      	movs	r2, #0
 800d564:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800d568:	2303      	movs	r3, #3
 800d56a:	e00f      	b.n	800d58c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800d56c:	68fb      	ldr	r3, [r7, #12]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	68bb      	ldr	r3, [r7, #8]
 800d574:	401a      	ands	r2, r3
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	429a      	cmp	r2, r3
 800d57a:	bf0c      	ite	eq
 800d57c:	2301      	moveq	r3, #1
 800d57e:	2300      	movne	r3, #0
 800d580:	b2db      	uxtb	r3, r3
 800d582:	461a      	mov	r2, r3
 800d584:	79fb      	ldrb	r3, [r7, #7]
 800d586:	429a      	cmp	r2, r3
 800d588:	d0c3      	beq.n	800d512 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800d58a:	2300      	movs	r3, #0
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	3710      	adds	r7, #16
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d594:	b480      	push	{r7}
 800d596:	b083      	sub	sp, #12
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	687a      	ldr	r2, [r7, #4]
 800d5a2:	6812      	ldr	r2, [r2, #0]
 800d5a4:	68d2      	ldr	r2, [r2, #12]
 800d5a6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800d5aa:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2220      	movs	r2, #32
 800d5b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800d5b4:	bf00      	nop
 800d5b6:	370c      	adds	r7, #12
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bc80      	pop	{r7}
 800d5bc:	4770      	bx	lr

0800d5be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d5be:	b480      	push	{r7}
 800d5c0:	b083      	sub	sp, #12
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	687a      	ldr	r2, [r7, #4]
 800d5cc:	6812      	ldr	r2, [r2, #0]
 800d5ce:	68d2      	ldr	r2, [r2, #12]
 800d5d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d5d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	6812      	ldr	r2, [r2, #0]
 800d5de:	6952      	ldr	r2, [r2, #20]
 800d5e0:	f022 0201 	bic.w	r2, r2, #1
 800d5e4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	2220      	movs	r2, #32
 800d5ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800d5ee:	bf00      	nop
 800d5f0:	370c      	adds	r7, #12
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	bc80      	pop	{r7}
 800d5f6:	4770      	bx	lr

0800d5f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b084      	sub	sp, #16
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d604:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2200      	movs	r2, #0
 800d60a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	2200      	movs	r2, #0
 800d610:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800d612:	68f8      	ldr	r0, [r7, #12]
 800d614:	f7ff fd84 	bl	800d120 <HAL_UART_ErrorCallback>
}
 800d618:	bf00      	nop
 800d61a:	3710      	adds	r7, #16
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b084      	sub	sp, #16
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d62c:	60fb      	str	r3, [r7, #12]
  
  huart->hdmatx->XferAbortCallback = NULL;
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d632:	2200      	movs	r2, #0
 800d634:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if(huart->hdmarx != NULL)
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d004      	beq.n	800d648 <UART_DMATxAbortCallback+0x28>
  {
    if(huart->hdmarx->XferAbortCallback != NULL)
 800d63e:	68fb      	ldr	r3, [r7, #12]
 800d640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d642:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d644:	2b00      	cmp	r3, #0
 800d646:	d114      	bne.n	800d672 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2200      	movs	r2, #0
 800d64c:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	2200      	movs	r2, #0
 800d652:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2200      	movs	r2, #0
 800d658:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2220      	movs	r2, #32
 800d65e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2220      	movs	r2, #32
 800d666:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Call user Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800d66a:	68f8      	ldr	r0, [r7, #12]
 800d66c:	f7ff fd61 	bl	800d132 <HAL_UART_AbortCpltCallback>
 800d670:	e000      	b.n	800d674 <UART_DMATxAbortCallback+0x54>
      return;
 800d672:	bf00      	nop
}
 800d674:	3710      	adds	r7, #16
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}

0800d67a <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800d67a:	b580      	push	{r7, lr}
 800d67c:	b084      	sub	sp, #16
 800d67e:	af00      	add	r7, sp, #0
 800d680:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d686:	60fb      	str	r3, [r7, #12]
  
  huart->hdmarx->XferAbortCallback = NULL;
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d68c:	2200      	movs	r2, #0
 800d68e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if(huart->hdmatx != NULL)
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d694:	2b00      	cmp	r3, #0
 800d696:	d004      	beq.n	800d6a2 <UART_DMARxAbortCallback+0x28>
  {
    if(huart->hdmatx->XferAbortCallback != NULL)
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d69c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d114      	bne.n	800d6cc <UART_DMARxAbortCallback+0x52>
      return;
    }
  }
  
  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	2220      	movs	r2, #32
 800d6b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2220      	movs	r2, #32
 800d6c0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Call user Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800d6c4:	68f8      	ldr	r0, [r7, #12]
 800d6c6:	f7ff fd34 	bl	800d132 <HAL_UART_AbortCpltCallback>
 800d6ca:	e000      	b.n	800d6ce <UART_DMARxAbortCallback+0x54>
      return;
 800d6cc:	bf00      	nop
}
 800d6ce:	3710      	adds	r7, #16
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b084      	sub	sp, #16
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6e0:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	2220      	movs	r2, #32
 800d6ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Call user Abort complete callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800d6f0:	68f8      	ldr	r0, [r7, #12]
 800d6f2:	f7ff fd27 	bl	800d144 <HAL_UART_AbortTransmitCpltCallback>
}
 800d6f6:	bf00      	nop
 800d6f8:	3710      	adds	r7, #16
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	bd80      	pop	{r7, pc}

0800d6fe <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800d6fe:	b580      	push	{r7, lr}
 800d700:	b084      	sub	sp, #16
 800d702:	af00      	add	r7, sp, #0
 800d704:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d70a:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	2200      	movs	r2, #0
 800d710:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	2220      	movs	r2, #32
 800d716:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Call user Abort complete callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800d71a:	68f8      	ldr	r0, [r7, #12]
 800d71c:	f7ff fd1b 	bl	800d156 <HAL_UART_AbortReceiveCpltCallback>
}
 800d720:	bf00      	nop
 800d722:	3710      	adds	r7, #16
 800d724:	46bd      	mov	sp, r7
 800d726:	bd80      	pop	{r7, pc}

0800d728 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d728:	b480      	push	{r7}
 800d72a:	b085      	sub	sp, #20
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d736:	b2db      	uxtb	r3, r3
 800d738:	2b21      	cmp	r3, #33	; 0x21
 800d73a:	d143      	bne.n	800d7c4 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d744:	d119      	bne.n	800d77a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6a1b      	ldr	r3, [r3, #32]
 800d74a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	68fa      	ldr	r2, [r7, #12]
 800d752:	8812      	ldrh	r2, [r2, #0]
 800d754:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d758:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	691b      	ldr	r3, [r3, #16]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d105      	bne.n	800d76e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	6a1b      	ldr	r3, [r3, #32]
 800d766:	1c9a      	adds	r2, r3, #2
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	621a      	str	r2, [r3, #32]
 800d76c:	e00e      	b.n	800d78c <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	6a1b      	ldr	r3, [r3, #32]
 800d772:	1c5a      	adds	r2, r3, #1
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	621a      	str	r2, [r3, #32]
 800d778:	e008      	b.n	800d78c <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681a      	ldr	r2, [r3, #0]
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	6a1b      	ldr	r3, [r3, #32]
 800d782:	1c58      	adds	r0, r3, #1
 800d784:	6879      	ldr	r1, [r7, #4]
 800d786:	6208      	str	r0, [r1, #32]
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d790:	b29b      	uxth	r3, r3
 800d792:	3b01      	subs	r3, #1
 800d794:	b29b      	uxth	r3, r3
 800d796:	687a      	ldr	r2, [r7, #4]
 800d798:	4619      	mov	r1, r3
 800d79a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d10f      	bne.n	800d7c0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	687a      	ldr	r2, [r7, #4]
 800d7a6:	6812      	ldr	r2, [r2, #0]
 800d7a8:	68d2      	ldr	r2, [r2, #12]
 800d7aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d7ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	687a      	ldr	r2, [r7, #4]
 800d7b6:	6812      	ldr	r2, [r2, #0]
 800d7b8:	68d2      	ldr	r2, [r2, #12]
 800d7ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d7be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	e000      	b.n	800d7c6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800d7c4:	2302      	movs	r3, #2
  }
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	3714      	adds	r7, #20
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bc80      	pop	{r7}
 800d7ce:	4770      	bx	lr

0800d7d0 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b082      	sub	sp, #8
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	687a      	ldr	r2, [r7, #4]
 800d7de:	6812      	ldr	r2, [r2, #0]
 800d7e0:	68d2      	ldr	r2, [r2, #12]
 800d7e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d7e6:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2220      	movs	r2, #32
 800d7ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800d7f0:	6878      	ldr	r0, [r7, #4]
 800d7f2:	f7ff fc71 	bl	800d0d8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800d7f6:	2300      	movs	r3, #0
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3708      	adds	r7, #8
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}

0800d800 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b084      	sub	sp, #16
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d80e:	b2db      	uxtb	r3, r3
 800d810:	2b22      	cmp	r3, #34	; 0x22
 800d812:	d171      	bne.n	800d8f8 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d81c:	d123      	bne.n	800d866 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d822:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	691b      	ldr	r3, [r3, #16]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10e      	bne.n	800d84a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	685b      	ldr	r3, [r3, #4]
 800d832:	b29b      	uxth	r3, r3
 800d834:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d838:	b29a      	uxth	r2, r3
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d842:	1c9a      	adds	r2, r3, #2
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	629a      	str	r2, [r3, #40]	; 0x28
 800d848:	e029      	b.n	800d89e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	b29b      	uxth	r3, r3
 800d852:	b2db      	uxtb	r3, r3
 800d854:	b29a      	uxth	r2, r3
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d85e:	1c5a      	adds	r2, r3, #1
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	629a      	str	r2, [r3, #40]	; 0x28
 800d864:	e01b      	b.n	800d89e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	691b      	ldr	r3, [r3, #16]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d10a      	bne.n	800d884 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d872:	1c59      	adds	r1, r3, #1
 800d874:	687a      	ldr	r2, [r7, #4]
 800d876:	6291      	str	r1, [r2, #40]	; 0x28
 800d878:	687a      	ldr	r2, [r7, #4]
 800d87a:	6812      	ldr	r2, [r2, #0]
 800d87c:	6852      	ldr	r2, [r2, #4]
 800d87e:	b2d2      	uxtb	r2, r2
 800d880:	701a      	strb	r2, [r3, #0]
 800d882:	e00c      	b.n	800d89e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d888:	1c59      	adds	r1, r3, #1
 800d88a:	687a      	ldr	r2, [r7, #4]
 800d88c:	6291      	str	r1, [r2, #40]	; 0x28
 800d88e:	687a      	ldr	r2, [r7, #4]
 800d890:	6812      	ldr	r2, [r2, #0]
 800d892:	6852      	ldr	r2, [r2, #4]
 800d894:	b2d2      	uxtb	r2, r2
 800d896:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d89a:	b2d2      	uxtb	r2, r2
 800d89c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d8a2:	b29b      	uxth	r3, r3
 800d8a4:	3b01      	subs	r3, #1
 800d8a6:	b29b      	uxth	r3, r3
 800d8a8:	687a      	ldr	r2, [r7, #4]
 800d8aa:	4619      	mov	r1, r3
 800d8ac:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d120      	bne.n	800d8f4 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	6812      	ldr	r2, [r2, #0]
 800d8ba:	68d2      	ldr	r2, [r2, #12]
 800d8bc:	f022 0220 	bic.w	r2, r2, #32
 800d8c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	687a      	ldr	r2, [r7, #4]
 800d8c8:	6812      	ldr	r2, [r2, #0]
 800d8ca:	68d2      	ldr	r2, [r2, #12]
 800d8cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d8d0:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	687a      	ldr	r2, [r7, #4]
 800d8d8:	6812      	ldr	r2, [r2, #0]
 800d8da:	6952      	ldr	r2, [r2, #20]
 800d8dc:	f022 0201 	bic.w	r2, r2, #1
 800d8e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	2220      	movs	r2, #32
 800d8e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800d8ea:	6878      	ldr	r0, [r7, #4]
 800d8ec:	f7ff fc06 	bl	800d0fc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	e002      	b.n	800d8fa <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	e000      	b.n	800d8fa <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800d8f8:	2302      	movs	r3, #2
  }
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3710      	adds	r7, #16
 800d8fe:	46bd      	mov	sp, r7
 800d900:	bd80      	pop	{r7, pc}

0800d902 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d902:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d904:	b085      	sub	sp, #20
 800d906:	af00      	add	r7, sp, #0
 800d908:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800d90a:	2300      	movs	r3, #0
 800d90c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	687a      	ldr	r2, [r7, #4]
 800d914:	6812      	ldr	r2, [r2, #0]
 800d916:	6912      	ldr	r2, [r2, #16]
 800d918:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800d91c:	687a      	ldr	r2, [r7, #4]
 800d91e:	68d2      	ldr	r2, [r2, #12]
 800d920:	430a      	orrs	r2, r1
 800d922:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	689a      	ldr	r2, [r3, #8]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	691b      	ldr	r3, [r3, #16]
 800d92c:	431a      	orrs	r2, r3
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	695b      	ldr	r3, [r3, #20]
 800d932:	4313      	orrs	r3, r2
 800d934:	68fa      	ldr	r2, [r7, #12]
 800d936:	4313      	orrs	r3, r2
 800d938:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681a      	ldr	r2, [r3, #0]
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	68db      	ldr	r3, [r3, #12]
 800d944:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800d948:	f023 030c 	bic.w	r3, r3, #12
 800d94c:	68f9      	ldr	r1, [r7, #12]
 800d94e:	430b      	orrs	r3, r1
 800d950:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	687a      	ldr	r2, [r7, #4]
 800d958:	6812      	ldr	r2, [r2, #0]
 800d95a:	6952      	ldr	r2, [r2, #20]
 800d95c:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800d960:	687a      	ldr	r2, [r7, #4]
 800d962:	6992      	ldr	r2, [r2, #24]
 800d964:	430a      	orrs	r2, r1
 800d966:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	4a6e      	ldr	r2, [pc, #440]	; (800db28 <UART_SetConfig+0x226>)
 800d96e:	4293      	cmp	r3, r2
 800d970:	d16b      	bne.n	800da4a <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681c      	ldr	r4, [r3, #0]
 800d976:	f7f8 fda9 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 800d97a:	4602      	mov	r2, r0
 800d97c:	4613      	mov	r3, r2
 800d97e:	009b      	lsls	r3, r3, #2
 800d980:	4413      	add	r3, r2
 800d982:	009a      	lsls	r2, r3, #2
 800d984:	441a      	add	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	685b      	ldr	r3, [r3, #4]
 800d98a:	009b      	lsls	r3, r3, #2
 800d98c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d990:	4a66      	ldr	r2, [pc, #408]	; (800db2c <UART_SetConfig+0x22a>)
 800d992:	fba2 2303 	umull	r2, r3, r2, r3
 800d996:	095b      	lsrs	r3, r3, #5
 800d998:	011d      	lsls	r5, r3, #4
 800d99a:	f7f8 fd97 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 800d99e:	4602      	mov	r2, r0
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	009b      	lsls	r3, r3, #2
 800d9a4:	4413      	add	r3, r2
 800d9a6:	009a      	lsls	r2, r3, #2
 800d9a8:	441a      	add	r2, r3
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	685b      	ldr	r3, [r3, #4]
 800d9ae:	009b      	lsls	r3, r3, #2
 800d9b0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d9b4:	f7f8 fd8a 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 800d9b8:	4602      	mov	r2, r0
 800d9ba:	4613      	mov	r3, r2
 800d9bc:	009b      	lsls	r3, r3, #2
 800d9be:	4413      	add	r3, r2
 800d9c0:	009a      	lsls	r2, r3, #2
 800d9c2:	441a      	add	r2, r3
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	685b      	ldr	r3, [r3, #4]
 800d9c8:	009b      	lsls	r3, r3, #2
 800d9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ce:	4a57      	ldr	r2, [pc, #348]	; (800db2c <UART_SetConfig+0x22a>)
 800d9d0:	fba2 2303 	umull	r2, r3, r2, r3
 800d9d4:	095b      	lsrs	r3, r3, #5
 800d9d6:	2264      	movs	r2, #100	; 0x64
 800d9d8:	fb02 f303 	mul.w	r3, r2, r3
 800d9dc:	1af3      	subs	r3, r6, r3
 800d9de:	011b      	lsls	r3, r3, #4
 800d9e0:	3332      	adds	r3, #50	; 0x32
 800d9e2:	4a52      	ldr	r2, [pc, #328]	; (800db2c <UART_SetConfig+0x22a>)
 800d9e4:	fba2 2303 	umull	r2, r3, r2, r3
 800d9e8:	095b      	lsrs	r3, r3, #5
 800d9ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d9ee:	441d      	add	r5, r3
 800d9f0:	f7f8 fd6c 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	4613      	mov	r3, r2
 800d9f8:	009b      	lsls	r3, r3, #2
 800d9fa:	4413      	add	r3, r2
 800d9fc:	009a      	lsls	r2, r3, #2
 800d9fe:	441a      	add	r2, r3
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	685b      	ldr	r3, [r3, #4]
 800da04:	009b      	lsls	r3, r3, #2
 800da06:	fbb2 f6f3 	udiv	r6, r2, r3
 800da0a:	f7f8 fd5f 	bl	80064cc <HAL_RCC_GetPCLK2Freq>
 800da0e:	4602      	mov	r2, r0
 800da10:	4613      	mov	r3, r2
 800da12:	009b      	lsls	r3, r3, #2
 800da14:	4413      	add	r3, r2
 800da16:	009a      	lsls	r2, r3, #2
 800da18:	441a      	add	r2, r3
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	685b      	ldr	r3, [r3, #4]
 800da1e:	009b      	lsls	r3, r3, #2
 800da20:	fbb2 f3f3 	udiv	r3, r2, r3
 800da24:	4a41      	ldr	r2, [pc, #260]	; (800db2c <UART_SetConfig+0x22a>)
 800da26:	fba2 2303 	umull	r2, r3, r2, r3
 800da2a:	095b      	lsrs	r3, r3, #5
 800da2c:	2264      	movs	r2, #100	; 0x64
 800da2e:	fb02 f303 	mul.w	r3, r2, r3
 800da32:	1af3      	subs	r3, r6, r3
 800da34:	011b      	lsls	r3, r3, #4
 800da36:	3332      	adds	r3, #50	; 0x32
 800da38:	4a3c      	ldr	r2, [pc, #240]	; (800db2c <UART_SetConfig+0x22a>)
 800da3a:	fba2 2303 	umull	r2, r3, r2, r3
 800da3e:	095b      	lsrs	r3, r3, #5
 800da40:	f003 030f 	and.w	r3, r3, #15
 800da44:	442b      	add	r3, r5
 800da46:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800da48:	e06a      	b.n	800db20 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681c      	ldr	r4, [r3, #0]
 800da4e:	f7f8 fd29 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 800da52:	4602      	mov	r2, r0
 800da54:	4613      	mov	r3, r2
 800da56:	009b      	lsls	r3, r3, #2
 800da58:	4413      	add	r3, r2
 800da5a:	009a      	lsls	r2, r3, #2
 800da5c:	441a      	add	r2, r3
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	009b      	lsls	r3, r3, #2
 800da64:	fbb2 f3f3 	udiv	r3, r2, r3
 800da68:	4a30      	ldr	r2, [pc, #192]	; (800db2c <UART_SetConfig+0x22a>)
 800da6a:	fba2 2303 	umull	r2, r3, r2, r3
 800da6e:	095b      	lsrs	r3, r3, #5
 800da70:	011d      	lsls	r5, r3, #4
 800da72:	f7f8 fd17 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 800da76:	4602      	mov	r2, r0
 800da78:	4613      	mov	r3, r2
 800da7a:	009b      	lsls	r3, r3, #2
 800da7c:	4413      	add	r3, r2
 800da7e:	009a      	lsls	r2, r3, #2
 800da80:	441a      	add	r2, r3
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	685b      	ldr	r3, [r3, #4]
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	fbb2 f6f3 	udiv	r6, r2, r3
 800da8c:	f7f8 fd0a 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 800da90:	4602      	mov	r2, r0
 800da92:	4613      	mov	r3, r2
 800da94:	009b      	lsls	r3, r3, #2
 800da96:	4413      	add	r3, r2
 800da98:	009a      	lsls	r2, r3, #2
 800da9a:	441a      	add	r2, r3
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	685b      	ldr	r3, [r3, #4]
 800daa0:	009b      	lsls	r3, r3, #2
 800daa2:	fbb2 f3f3 	udiv	r3, r2, r3
 800daa6:	4a21      	ldr	r2, [pc, #132]	; (800db2c <UART_SetConfig+0x22a>)
 800daa8:	fba2 2303 	umull	r2, r3, r2, r3
 800daac:	095b      	lsrs	r3, r3, #5
 800daae:	2264      	movs	r2, #100	; 0x64
 800dab0:	fb02 f303 	mul.w	r3, r2, r3
 800dab4:	1af3      	subs	r3, r6, r3
 800dab6:	011b      	lsls	r3, r3, #4
 800dab8:	3332      	adds	r3, #50	; 0x32
 800daba:	4a1c      	ldr	r2, [pc, #112]	; (800db2c <UART_SetConfig+0x22a>)
 800dabc:	fba2 2303 	umull	r2, r3, r2, r3
 800dac0:	095b      	lsrs	r3, r3, #5
 800dac2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dac6:	441d      	add	r5, r3
 800dac8:	f7f8 fcec 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 800dacc:	4602      	mov	r2, r0
 800dace:	4613      	mov	r3, r2
 800dad0:	009b      	lsls	r3, r3, #2
 800dad2:	4413      	add	r3, r2
 800dad4:	009a      	lsls	r2, r3, #2
 800dad6:	441a      	add	r2, r3
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	685b      	ldr	r3, [r3, #4]
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	fbb2 f6f3 	udiv	r6, r2, r3
 800dae2:	f7f8 fcdf 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 800dae6:	4602      	mov	r2, r0
 800dae8:	4613      	mov	r3, r2
 800daea:	009b      	lsls	r3, r3, #2
 800daec:	4413      	add	r3, r2
 800daee:	009a      	lsls	r2, r3, #2
 800daf0:	441a      	add	r2, r3
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	685b      	ldr	r3, [r3, #4]
 800daf6:	009b      	lsls	r3, r3, #2
 800daf8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dafc:	4a0b      	ldr	r2, [pc, #44]	; (800db2c <UART_SetConfig+0x22a>)
 800dafe:	fba2 2303 	umull	r2, r3, r2, r3
 800db02:	095b      	lsrs	r3, r3, #5
 800db04:	2264      	movs	r2, #100	; 0x64
 800db06:	fb02 f303 	mul.w	r3, r2, r3
 800db0a:	1af3      	subs	r3, r6, r3
 800db0c:	011b      	lsls	r3, r3, #4
 800db0e:	3332      	adds	r3, #50	; 0x32
 800db10:	4a06      	ldr	r2, [pc, #24]	; (800db2c <UART_SetConfig+0x22a>)
 800db12:	fba2 2303 	umull	r2, r3, r2, r3
 800db16:	095b      	lsrs	r3, r3, #5
 800db18:	f003 030f 	and.w	r3, r3, #15
 800db1c:	442b      	add	r3, r5
 800db1e:	60a3      	str	r3, [r4, #8]
}
 800db20:	bf00      	nop
 800db22:	3714      	adds	r7, #20
 800db24:	46bd      	mov	sp, r7
 800db26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db28:	40013800 	.word	0x40013800
 800db2c:	51eb851f 	.word	0x51eb851f

0800db30 <Rx_BBOX_power_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_BBOX_power
void Rx_BBOX_power_Data(CAN_HandleTypeDef* hcan, BBOX_power_TypeDef* BBOX_power_Data)
{
 800db30:	b480      	push	{r7}
 800db32:	b083      	sub	sp, #12
 800db34:	af00      	add	r7, sp, #0
 800db36:	6078      	str	r0, [r7, #4]
 800db38:	6039      	str	r1, [r7, #0]
    BBOX_power_Data->power = (int16_t)(((hcan->pRxMsg->Data[0]&0b11111111) << 8) | (hcan->pRxMsg->Data[1]&0b1111111111111111));
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db3e:	7d1b      	ldrb	r3, [r3, #20]
 800db40:	021b      	lsls	r3, r3, #8
 800db42:	b21a      	sxth	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db48:	7d5b      	ldrb	r3, [r3, #21]
 800db4a:	b21b      	sxth	r3, r3
 800db4c:	4313      	orrs	r3, r2
 800db4e:	b21a      	sxth	r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	801a      	strh	r2, [r3, #0]
    BBOX_power_Data->current = (int16_t)(((hcan->pRxMsg->Data[2]&0b11111111) << 8) | (hcan->pRxMsg->Data[3]&0b1111111111111111));
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db58:	7d9b      	ldrb	r3, [r3, #22]
 800db5a:	021b      	lsls	r3, r3, #8
 800db5c:	b21a      	sxth	r2, r3
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db62:	7ddb      	ldrb	r3, [r3, #23]
 800db64:	b21b      	sxth	r3, r3
 800db66:	4313      	orrs	r3, r2
 800db68:	b21a      	sxth	r2, r3
 800db6a:	683b      	ldr	r3, [r7, #0]
 800db6c:	805a      	strh	r2, [r3, #2]
    BBOX_power_Data->voltage = (uint16_t)(((hcan->pRxMsg->Data[4]&0b11111111) << 8) | (hcan->pRxMsg->Data[5]&0b1111111111111111));
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db72:	7e1b      	ldrb	r3, [r3, #24]
 800db74:	021b      	lsls	r3, r3, #8
 800db76:	b21a      	sxth	r2, r3
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db7c:	7e5b      	ldrb	r3, [r3, #25]
 800db7e:	b21b      	sxth	r3, r3
 800db80:	4313      	orrs	r3, r2
 800db82:	b21b      	sxth	r3, r3
 800db84:	b29a      	uxth	r2, r3
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	809a      	strh	r2, [r3, #4]
}
 800db8a:	bf00      	nop
 800db8c:	370c      	adds	r7, #12
 800db8e:	46bd      	mov	sp, r7
 800db90:	bc80      	pop	{r7}
 800db92:	4770      	bx	lr

0800db94 <Tx_wheel_RPM_Data>:
     };
#endif
    
#ifdef Tx_wheel_RPM
void Tx_wheel_RPM_Data(CAN_HandleTypeDef* hcan, wheel_RPM_TypeDef* wheel_RPM_Data)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
    hcan->pTxMsg = &CanTxMsg;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	4a2c      	ldr	r2, [pc, #176]	; (800dc54 <Tx_wheel_RPM_Data+0xc0>)
 800dba2:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->pTxMsg->StdId = ID_wheel_RPM;
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dba8:	2215      	movs	r2, #21
 800dbaa:	601a      	str	r2, [r3, #0]
    hcan->pTxMsg->DLC = DLC_wheel_RPM;
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb0:	2208      	movs	r2, #8
 800dbb2:	611a      	str	r2, [r3, #16]
    hcan->pTxMsg->ExtId = 0x0;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb8:	2200      	movs	r2, #0
 800dbba:	605a      	str	r2, [r3, #4]
    hcan->pTxMsg->RTR = CAN_RTR_DATA;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	60da      	str	r2, [r3, #12]
    hcan->pTxMsg->IDE = CAN_ID_STD;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbc8:	2200      	movs	r2, #0
 800dbca:	609a      	str	r2, [r3, #8]
        
    hcan->pTxMsg->Data[0] = (uint8_t)((wheel_RPM_Data->front_right >> 8)&0b11111111);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbd0:	683a      	ldr	r2, [r7, #0]
 800dbd2:	8812      	ldrh	r2, [r2, #0]
 800dbd4:	0a12      	lsrs	r2, r2, #8
 800dbd6:	b292      	uxth	r2, r2
 800dbd8:	b2d2      	uxtb	r2, r2
 800dbda:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[1] = (uint8_t)((wheel_RPM_Data->front_right)&0b1111111111111111);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbe0:	683a      	ldr	r2, [r7, #0]
 800dbe2:	8812      	ldrh	r2, [r2, #0]
 800dbe4:	b2d2      	uxtb	r2, r2
 800dbe6:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[2] = (uint8_t)((wheel_RPM_Data->front_left >> 8)&0b11111111);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbec:	683a      	ldr	r2, [r7, #0]
 800dbee:	8852      	ldrh	r2, [r2, #2]
 800dbf0:	0a12      	lsrs	r2, r2, #8
 800dbf2:	b292      	uxth	r2, r2
 800dbf4:	b2d2      	uxtb	r2, r2
 800dbf6:	759a      	strb	r2, [r3, #22]
    hcan->pTxMsg->Data[3] = (uint8_t)((wheel_RPM_Data->front_left)&0b1111111111111111);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbfc:	683a      	ldr	r2, [r7, #0]
 800dbfe:	8852      	ldrh	r2, [r2, #2]
 800dc00:	b2d2      	uxtb	r2, r2
 800dc02:	75da      	strb	r2, [r3, #23]
    hcan->pTxMsg->Data[4] = (uint8_t)((wheel_RPM_Data->rear_left >> 8)&0b11111111);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc08:	683a      	ldr	r2, [r7, #0]
 800dc0a:	8892      	ldrh	r2, [r2, #4]
 800dc0c:	0a12      	lsrs	r2, r2, #8
 800dc0e:	b292      	uxth	r2, r2
 800dc10:	b2d2      	uxtb	r2, r2
 800dc12:	761a      	strb	r2, [r3, #24]
    hcan->pTxMsg->Data[5] = (uint8_t)((wheel_RPM_Data->rear_left)&0b1111111111111111);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc18:	683a      	ldr	r2, [r7, #0]
 800dc1a:	8892      	ldrh	r2, [r2, #4]
 800dc1c:	b2d2      	uxtb	r2, r2
 800dc1e:	765a      	strb	r2, [r3, #25]
    hcan->pTxMsg->Data[6] = (uint8_t)((wheel_RPM_Data->rear_right >> 8)&0b11111111);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc24:	683a      	ldr	r2, [r7, #0]
 800dc26:	88d2      	ldrh	r2, [r2, #6]
 800dc28:	0a12      	lsrs	r2, r2, #8
 800dc2a:	b292      	uxth	r2, r2
 800dc2c:	b2d2      	uxtb	r2, r2
 800dc2e:	769a      	strb	r2, [r3, #26]
    hcan->pTxMsg->Data[7] = (uint8_t)((wheel_RPM_Data->rear_right)&0b1111111111111111);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc34:	683a      	ldr	r2, [r7, #0]
 800dc36:	88d2      	ldrh	r2, [r2, #6]
 800dc38:	b2d2      	uxtb	r2, r2
 800dc3a:	76da      	strb	r2, [r3, #27]
                        
    HAL_CAN_Transmit_IT(hcan);
 800dc3c:	6878      	ldr	r0, [r7, #4]
 800dc3e:	f7f4 ff67 	bl	8002b10 <HAL_CAN_Transmit_IT>
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 800dc42:	2100      	movs	r1, #0
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f7f5 fa6c 	bl	8003122 <HAL_CAN_Receive_IT>
}
 800dc4a:	bf00      	nop
 800dc4c:	3708      	adds	r7, #8
 800dc4e:	46bd      	mov	sp, r7
 800dc50:	bd80      	pop	{r7, pc}
 800dc52:	bf00      	nop
 800dc54:	200000c4 	.word	0x200000c4

0800dc58 <Rx_BBOX_status_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_BBOX_status
void Rx_BBOX_status_Data(CAN_HandleTypeDef* hcan, BBOX_status_TypeDef* BBOX_status_Data)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	b083      	sub	sp, #12
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
 800dc60:	6039      	str	r1, [r7, #0]
    BBOX_status_Data->TSMS = (uint8_t)(((hcan->pRxMsg->Data[0]&0b11111111) >> 7));
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc66:	7d1b      	ldrb	r3, [r3, #20]
 800dc68:	09db      	lsrs	r3, r3, #7
 800dc6a:	b2da      	uxtb	r2, r3
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	701a      	strb	r2, [r3, #0]
    BBOX_status_Data->SHD_IN = (uint8_t)(((hcan->pRxMsg->Data[0]&0b1111111) >> 6));
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc74:	7d1b      	ldrb	r3, [r3, #20]
 800dc76:	119b      	asrs	r3, r3, #6
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	f003 0301 	and.w	r3, r3, #1
 800dc7e:	b2da      	uxtb	r2, r3
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	705a      	strb	r2, [r3, #1]
    BBOX_status_Data->SHD_OUT = (uint8_t)(((hcan->pRxMsg->Data[0]&0b111111) >> 5));
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc88:	7d1b      	ldrb	r3, [r3, #20]
 800dc8a:	115b      	asrs	r3, r3, #5
 800dc8c:	b2db      	uxtb	r3, r3
 800dc8e:	f003 0301 	and.w	r3, r3, #1
 800dc92:	b2da      	uxtb	r2, r3
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	709a      	strb	r2, [r3, #2]
    BBOX_status_Data->AIR_N = (uint8_t)(((hcan->pRxMsg->Data[0]&0b11111) >> 4));
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dc9c:	7d1b      	ldrb	r3, [r3, #20]
 800dc9e:	111b      	asrs	r3, r3, #4
 800dca0:	b2db      	uxtb	r3, r3
 800dca2:	f003 0301 	and.w	r3, r3, #1
 800dca6:	b2da      	uxtb	r2, r3
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	70da      	strb	r2, [r3, #3]
    BBOX_status_Data->AIR_P = (uint8_t)(((hcan->pRxMsg->Data[0]&0b1111) >> 3));
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcb0:	7d1b      	ldrb	r3, [r3, #20]
 800dcb2:	10db      	asrs	r3, r3, #3
 800dcb4:	b2db      	uxtb	r3, r3
 800dcb6:	f003 0301 	and.w	r3, r3, #1
 800dcba:	b2da      	uxtb	r2, r3
 800dcbc:	683b      	ldr	r3, [r7, #0]
 800dcbe:	711a      	strb	r2, [r3, #4]
    BBOX_status_Data->PRECH_60V = (uint8_t)(((hcan->pRxMsg->Data[0]&0b111) >> 2));
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcc4:	7d1b      	ldrb	r3, [r3, #20]
 800dcc6:	109b      	asrs	r3, r3, #2
 800dcc8:	b2db      	uxtb	r3, r3
 800dcca:	f003 0301 	and.w	r3, r3, #1
 800dcce:	b2da      	uxtb	r2, r3
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	715a      	strb	r2, [r3, #5]
    BBOX_status_Data->IMD_OK = (uint8_t)(((hcan->pRxMsg->Data[0]&0b11) >> 1));
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcd8:	7d1b      	ldrb	r3, [r3, #20]
 800dcda:	105b      	asrs	r3, r3, #1
 800dcdc:	b2db      	uxtb	r3, r3
 800dcde:	f003 0301 	and.w	r3, r3, #1
 800dce2:	b2da      	uxtb	r2, r3
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	719a      	strb	r2, [r3, #6]
    BBOX_status_Data->BMS_OK = (uint8_t)((hcan->pRxMsg->Data[0]&0b1));
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcec:	7d1b      	ldrb	r3, [r3, #20]
 800dcee:	f003 0301 	and.w	r3, r3, #1
 800dcf2:	b2da      	uxtb	r2, r3
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	71da      	strb	r2, [r3, #7]
    BBOX_status_Data->SIGNAL_ERROR = (uint8_t)(((hcan->pRxMsg->Data[1]&0b11111111) >> 7));
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcfc:	7d5b      	ldrb	r3, [r3, #21]
 800dcfe:	09db      	lsrs	r3, r3, #7
 800dd00:	b2da      	uxtb	r2, r3
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	721a      	strb	r2, [r3, #8]
    BBOX_status_Data->SHD_RESET = (uint8_t)(((hcan->pRxMsg->Data[1]&0b1111111) >> 6));
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd0a:	7d5b      	ldrb	r3, [r3, #21]
 800dd0c:	119b      	asrs	r3, r3, #6
 800dd0e:	b2db      	uxtb	r3, r3
 800dd10:	f003 0301 	and.w	r3, r3, #1
 800dd14:	b2da      	uxtb	r2, r3
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	725a      	strb	r2, [r3, #9]
    BBOX_status_Data->SHD_EN = (uint8_t)(((hcan->pRxMsg->Data[1]&0b111111) >> 5));
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd1e:	7d5b      	ldrb	r3, [r3, #21]
 800dd20:	115b      	asrs	r3, r3, #5
 800dd22:	b2db      	uxtb	r3, r3
 800dd24:	f003 0301 	and.w	r3, r3, #1
 800dd28:	b2da      	uxtb	r2, r3
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	729a      	strb	r2, [r3, #10]
    BBOX_status_Data->POLARITY = (uint8_t)(((hcan->pRxMsg->Data[1]&0b11111) >> 4));
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd32:	7d5b      	ldrb	r3, [r3, #21]
 800dd34:	111b      	asrs	r3, r3, #4
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	f003 0301 	and.w	r3, r3, #1
 800dd3c:	b2da      	uxtb	r2, r3
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	72da      	strb	r2, [r3, #11]
    BBOX_status_Data->FANS = (uint8_t)(((hcan->pRxMsg->Data[1]&0b1111) >> 3));
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd46:	7d5b      	ldrb	r3, [r3, #21]
 800dd48:	10db      	asrs	r3, r3, #3
 800dd4a:	b2db      	uxtb	r3, r3
 800dd4c:	f003 0301 	and.w	r3, r3, #1
 800dd50:	b2da      	uxtb	r2, r3
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	731a      	strb	r2, [r3, #12]
    BBOX_status_Data->STM_temp = (int8_t)(((hcan->pRxMsg->Data[1]&0b111) << 5) | ((hcan->pRxMsg->Data[2]&0b11111111111) >> 3));
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd5a:	7d5b      	ldrb	r3, [r3, #21]
 800dd5c:	015b      	lsls	r3, r3, #5
 800dd5e:	b25a      	sxtb	r2, r3
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd64:	7d9b      	ldrb	r3, [r3, #22]
 800dd66:	10db      	asrs	r3, r3, #3
 800dd68:	b25b      	sxtb	r3, r3
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	b25a      	sxtb	r2, r3
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	735a      	strb	r2, [r3, #13]
}
 800dd72:	bf00      	nop
 800dd74:	370c      	adds	r7, #12
 800dd76:	46bd      	mov	sp, r7
 800dd78:	bc80      	pop	{r7}
 800dd7a:	4770      	bx	lr

0800dd7c <Rx_FU_Values_1_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_FU_Values_1
void Rx_FU_Values_1_Data(CAN_HandleTypeDef* hcan, FU_Values_1_TypeDef* FU_Values_1_Data)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b083      	sub	sp, #12
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	6039      	str	r1, [r7, #0]
    FU_Values_1_Data->apps1 = (uint8_t)((hcan->pRxMsg->Data[0]&0b11111111));
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd8a:	7d1a      	ldrb	r2, [r3, #20]
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	701a      	strb	r2, [r3, #0]
    FU_Values_1_Data->apps2 = (uint8_t)((hcan->pRxMsg->Data[1]&0b11111111));
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd94:	7d5a      	ldrb	r2, [r3, #21]
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	705a      	strb	r2, [r3, #1]
    FU_Values_1_Data->brake1 = (uint8_t)((hcan->pRxMsg->Data[2]&0b11111111));
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd9e:	7d9a      	ldrb	r2, [r3, #22]
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	709a      	strb	r2, [r3, #2]
    FU_Values_1_Data->brake2 = (uint8_t)((hcan->pRxMsg->Data[3]&0b11111111));
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dda8:	7dda      	ldrb	r2, [r3, #23]
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	70da      	strb	r2, [r3, #3]
    FU_Values_1_Data->error = (uint16_t)(((hcan->pRxMsg->Data[4]&0b11111111) << 8) | (hcan->pRxMsg->Data[5]&0b1111111111111111));
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddb2:	7e1b      	ldrb	r3, [r3, #24]
 800ddb4:	021b      	lsls	r3, r3, #8
 800ddb6:	b21a      	sxth	r2, r3
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddbc:	7e5b      	ldrb	r3, [r3, #25]
 800ddbe:	b21b      	sxth	r3, r3
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	b21b      	sxth	r3, r3
 800ddc4:	b29a      	uxth	r2, r3
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	809a      	strh	r2, [r3, #4]
}
 800ddca:	bf00      	nop
 800ddcc:	370c      	adds	r7, #12
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bc80      	pop	{r7}
 800ddd2:	4770      	bx	lr

0800ddd4 <Tx_BBOX_command_Data>:
     };
#endif
    
#ifdef Tx_BBOX_command
void Tx_BBOX_command_Data(CAN_HandleTypeDef* hcan, BBOX_command_TypeDef* BBOX_command_Data)
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b082      	sub	sp, #8
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]
 800dddc:	6039      	str	r1, [r7, #0]
    hcan->pTxMsg = &CanTxMsg;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	4a1c      	ldr	r2, [pc, #112]	; (800de54 <Tx_BBOX_command_Data+0x80>)
 800dde2:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->pTxMsg->StdId = ID_BBOX_command;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dde8:	2230      	movs	r2, #48	; 0x30
 800ddea:	601a      	str	r2, [r3, #0]
    hcan->pTxMsg->DLC = DLC_BBOX_command;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddf0:	2201      	movs	r2, #1
 800ddf2:	611a      	str	r2, [r3, #16]
    hcan->pTxMsg->ExtId = 0x0;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	605a      	str	r2, [r3, #4]
    hcan->pTxMsg->RTR = CAN_RTR_DATA;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de00:	2200      	movs	r2, #0
 800de02:	60da      	str	r2, [r3, #12]
    hcan->pTxMsg->IDE = CAN_ID_STD;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de08:	2200      	movs	r2, #0
 800de0a:	609a      	str	r2, [r3, #8]
        
    hcan->pTxMsg->Data[0] = (uint8_t)((BBOX_command_Data->FANS << 7)&0b11111111);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de10:	683a      	ldr	r2, [r7, #0]
 800de12:	7812      	ldrb	r2, [r2, #0]
 800de14:	01d2      	lsls	r2, r2, #7
 800de16:	b2d2      	uxtb	r2, r2
 800de18:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[0] |= (uint8_t)((BBOX_command_Data->SHD_EN << 6)&0b1111111);
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de1e:	687a      	ldr	r2, [r7, #4]
 800de20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800de22:	7d12      	ldrb	r2, [r2, #20]
 800de24:	b251      	sxtb	r1, r2
 800de26:	683a      	ldr	r2, [r7, #0]
 800de28:	7852      	ldrb	r2, [r2, #1]
 800de2a:	0192      	lsls	r2, r2, #6
 800de2c:	b252      	sxtb	r2, r2
 800de2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800de32:	b252      	sxtb	r2, r2
 800de34:	430a      	orrs	r2, r1
 800de36:	b252      	sxtb	r2, r2
 800de38:	b2d2      	uxtb	r2, r2
 800de3a:	751a      	strb	r2, [r3, #20]
                        
    HAL_CAN_Transmit_IT(hcan);
 800de3c:	6878      	ldr	r0, [r7, #4]
 800de3e:	f7f4 fe67 	bl	8002b10 <HAL_CAN_Transmit_IT>
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 800de42:	2100      	movs	r1, #0
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f7f5 f96c 	bl	8003122 <HAL_CAN_Receive_IT>
}
 800de4a:	bf00      	nop
 800de4c:	3708      	adds	r7, #8
 800de4e:	46bd      	mov	sp, r7
 800de50:	bd80      	pop	{r7, pc}
 800de52:	bf00      	nop
 800de54:	200000c4 	.word	0x200000c4

0800de58 <Tx_BMS_Command_Data>:
     };
#endif
    
#ifdef Tx_BMS_Command
void Tx_BMS_Command_Data(CAN_HandleTypeDef* hcan, BMS_Command_TypeDef* BMS_Command_Data)
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b082      	sub	sp, #8
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	6039      	str	r1, [r7, #0]
    hcan->pTxMsg = &CanTxMsg;
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	4a39      	ldr	r2, [pc, #228]	; (800df4c <Tx_BMS_Command_Data+0xf4>)
 800de66:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->pTxMsg->StdId = ID_BMS_Command;
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de6c:	2240      	movs	r2, #64	; 0x40
 800de6e:	601a      	str	r2, [r3, #0]
    hcan->pTxMsg->DLC = DLC_BMS_Command;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de74:	2201      	movs	r2, #1
 800de76:	611a      	str	r2, [r3, #16]
    hcan->pTxMsg->ExtId = 0x0;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de7c:	2200      	movs	r2, #0
 800de7e:	605a      	str	r2, [r3, #4]
    hcan->pTxMsg->RTR = CAN_RTR_DATA;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de84:	2200      	movs	r2, #0
 800de86:	60da      	str	r2, [r3, #12]
    hcan->pTxMsg->IDE = CAN_ID_STD;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de8c:	2200      	movs	r2, #0
 800de8e:	609a      	str	r2, [r3, #8]
        
    hcan->pTxMsg->Data[0] = (uint8_t)((BMS_Command_Data->BMS_Balanc << 6)&0b11111111);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de94:	683a      	ldr	r2, [r7, #0]
 800de96:	7812      	ldrb	r2, [r2, #0]
 800de98:	0192      	lsls	r2, r2, #6
 800de9a:	b2d2      	uxtb	r2, r2
 800de9c:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[0] |= (uint8_t)((BMS_Command_Data->BMS_FullMode << 5)&0b111111);
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea2:	687a      	ldr	r2, [r7, #4]
 800dea4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dea6:	7d12      	ldrb	r2, [r2, #20]
 800dea8:	b251      	sxtb	r1, r2
 800deaa:	683a      	ldr	r2, [r7, #0]
 800deac:	7852      	ldrb	r2, [r2, #1]
 800deae:	0152      	lsls	r2, r2, #5
 800deb0:	b252      	sxtb	r2, r2
 800deb2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800deb6:	b252      	sxtb	r2, r2
 800deb8:	430a      	orrs	r2, r1
 800deba:	b252      	sxtb	r2, r2
 800debc:	b2d2      	uxtb	r2, r2
 800debe:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[0] |= (uint8_t)((BMS_Command_Data->BMS_OK << 3)&0b11111);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dec4:	687a      	ldr	r2, [r7, #4]
 800dec6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dec8:	7d12      	ldrb	r2, [r2, #20]
 800deca:	b251      	sxtb	r1, r2
 800decc:	683a      	ldr	r2, [r7, #0]
 800dece:	7892      	ldrb	r2, [r2, #2]
 800ded0:	00d2      	lsls	r2, r2, #3
 800ded2:	b252      	sxtb	r2, r2
 800ded4:	f002 021f 	and.w	r2, r2, #31
 800ded8:	b252      	sxtb	r2, r2
 800deda:	430a      	orrs	r2, r1
 800dedc:	b252      	sxtb	r2, r2
 800dede:	b2d2      	uxtb	r2, r2
 800dee0:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[0] |= (uint8_t)((BMS_Command_Data->BMS_ONOFF << 1)&0b111);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dee6:	687a      	ldr	r2, [r7, #4]
 800dee8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800deea:	7d12      	ldrb	r2, [r2, #20]
 800deec:	b251      	sxtb	r1, r2
 800deee:	683a      	ldr	r2, [r7, #0]
 800def0:	78d2      	ldrb	r2, [r2, #3]
 800def2:	0052      	lsls	r2, r2, #1
 800def4:	b252      	sxtb	r2, r2
 800def6:	f002 0207 	and.w	r2, r2, #7
 800defa:	b252      	sxtb	r2, r2
 800defc:	430a      	orrs	r2, r1
 800defe:	b252      	sxtb	r2, r2
 800df00:	b2d2      	uxtb	r2, r2
 800df02:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[0] |= (uint8_t)((BMS_Command_Data->BMS_CAN >> 1)&0b1);
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800df0c:	7d12      	ldrb	r2, [r2, #20]
 800df0e:	b251      	sxtb	r1, r2
 800df10:	683a      	ldr	r2, [r7, #0]
 800df12:	7912      	ldrb	r2, [r2, #4]
 800df14:	0852      	lsrs	r2, r2, #1
 800df16:	b2d2      	uxtb	r2, r2
 800df18:	b252      	sxtb	r2, r2
 800df1a:	f002 0201 	and.w	r2, r2, #1
 800df1e:	b252      	sxtb	r2, r2
 800df20:	430a      	orrs	r2, r1
 800df22:	b252      	sxtb	r2, r2
 800df24:	b2d2      	uxtb	r2, r2
 800df26:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[1] = (uint8_t)((BMS_Command_Data->BMS_CAN << 7)&0b111111111);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df2c:	683a      	ldr	r2, [r7, #0]
 800df2e:	7912      	ldrb	r2, [r2, #4]
 800df30:	01d2      	lsls	r2, r2, #7
 800df32:	b2d2      	uxtb	r2, r2
 800df34:	755a      	strb	r2, [r3, #21]
                        
    HAL_CAN_Transmit_IT(hcan);
 800df36:	6878      	ldr	r0, [r7, #4]
 800df38:	f7f4 fdea 	bl	8002b10 <HAL_CAN_Transmit_IT>
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 800df3c:	2100      	movs	r1, #0
 800df3e:	6878      	ldr	r0, [r7, #4]
 800df40:	f7f5 f8ef 	bl	8003122 <HAL_CAN_Receive_IT>
}
 800df44:	bf00      	nop
 800df46:	3708      	adds	r7, #8
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	200000c4 	.word	0x200000c4

0800df50 <Rx_BMS_State_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_BMS_State
void Rx_BMS_State_Data(CAN_HandleTypeDef* hcan, BMS_State_TypeDef* BMS_State_Data)
{
 800df50:	b480      	push	{r7}
 800df52:	b083      	sub	sp, #12
 800df54:	af00      	add	r7, sp, #0
 800df56:	6078      	str	r0, [r7, #4]
 800df58:	6039      	str	r1, [r7, #0]
    BMS_State_Data->BMS_Mode = (uint8_t)((hcan->pRxMsg->Data[0]&0b11111111));
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df5e:	7d1a      	ldrb	r2, [r3, #20]
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	701a      	strb	r2, [r3, #0]
    BMS_State_Data->BMS_Faults = (uint16_t)(((hcan->pRxMsg->Data[1]&0b11111111) << 8) | (hcan->pRxMsg->Data[2]&0b1111111111111111));
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df68:	7d5b      	ldrb	r3, [r3, #21]
 800df6a:	021b      	lsls	r3, r3, #8
 800df6c:	b21a      	sxth	r2, r3
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df72:	7d9b      	ldrb	r3, [r3, #22]
 800df74:	b21b      	sxth	r3, r3
 800df76:	4313      	orrs	r3, r2
 800df78:	b21b      	sxth	r3, r3
 800df7a:	b29a      	uxth	r2, r3
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	805a      	strh	r2, [r3, #2]
    BMS_State_Data->CellVolt_L = (uint8_t)((hcan->pRxMsg->Data[3]&0b11111111));
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df84:	7dda      	ldrb	r2, [r3, #23]
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	711a      	strb	r2, [r3, #4]
    BMS_State_Data->CellVolt_H = (uint8_t)((hcan->pRxMsg->Data[4]&0b11111111));
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df8e:	7e1a      	ldrb	r2, [r3, #24]
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	715a      	strb	r2, [r3, #5]
    BMS_State_Data->CellTemp_L = (uint8_t)((hcan->pRxMsg->Data[5]&0b11111111));
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df98:	7e5a      	ldrb	r2, [r3, #25]
 800df9a:	683b      	ldr	r3, [r7, #0]
 800df9c:	719a      	strb	r2, [r3, #6]
    BMS_State_Data->CellTemp_H = (uint8_t)((hcan->pRxMsg->Data[6]&0b11111111));
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfa2:	7e9a      	ldrb	r2, [r3, #26]
 800dfa4:	683b      	ldr	r3, [r7, #0]
 800dfa6:	71da      	strb	r2, [r3, #7]
    BMS_State_Data->BMS_Ident = (uint8_t)((hcan->pRxMsg->Data[7]&0b11111111));
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfac:	7eda      	ldrb	r2, [r3, #27]
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	721a      	strb	r2, [r3, #8]
}
 800dfb2:	bf00      	nop
 800dfb4:	370c      	adds	r7, #12
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bc80      	pop	{r7}
 800dfba:	4770      	bx	lr

0800dfbc <Rx_ECU_State_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_ECU_State
void Rx_ECU_State_Data(CAN_HandleTypeDef* hcan, ECU_State_TypeDef* ECU_State_Data)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b083      	sub	sp, #12
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
 800dfc4:	6039      	str	r1, [r7, #0]
    ECU_State_Data->ECU_Status = (uint8_t)((hcan->pRxMsg->Data[0]&0b11111111));
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfca:	7d1a      	ldrb	r2, [r3, #20]
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	701a      	strb	r2, [r3, #0]
    ECU_State_Data->FL_AMK_Status = (uint8_t)((hcan->pRxMsg->Data[1]&0b11111111));
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfd4:	7d5a      	ldrb	r2, [r3, #21]
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	705a      	strb	r2, [r3, #1]
    ECU_State_Data->FR_AMK_Status = (uint8_t)((hcan->pRxMsg->Data[2]&0b11111111));
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfde:	7d9a      	ldrb	r2, [r3, #22]
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	709a      	strb	r2, [r3, #2]
    ECU_State_Data->RL_AMK_Status = (uint8_t)((hcan->pRxMsg->Data[3]&0b11111111));
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfe8:	7dda      	ldrb	r2, [r3, #23]
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	70da      	strb	r2, [r3, #3]
    ECU_State_Data->RR_AMK_Status = (uint8_t)((hcan->pRxMsg->Data[4]&0b11111111));
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dff2:	7e1a      	ldrb	r2, [r3, #24]
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	711a      	strb	r2, [r3, #4]
    ECU_State_Data->TempMotor_H = (uint8_t)((hcan->pRxMsg->Data[5]&0b11111111));
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dffc:	7e5a      	ldrb	r2, [r3, #25]
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	715a      	strb	r2, [r3, #5]
    ECU_State_Data->TempInverter_H = (uint8_t)((hcan->pRxMsg->Data[6]&0b11111111));
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e006:	7e9a      	ldrb	r2, [r3, #26]
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	719a      	strb	r2, [r3, #6]
    ECU_State_Data->TempIGBT_H = (uint8_t)((hcan->pRxMsg->Data[7]&0b11111111));
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e010:	7eda      	ldrb	r2, [r3, #27]
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	71da      	strb	r2, [r3, #7]
}
 800e016:	bf00      	nop
 800e018:	370c      	adds	r7, #12
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bc80      	pop	{r7}
 800e01e:	4770      	bx	lr

0800e020 <Rx_FU_Values_2_Data>:
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
}
#endif
#ifdef Rx_FU_Values_2
void Rx_FU_Values_2_Data(CAN_HandleTypeDef* hcan, FU_Values_2_TypeDef* FU_Values_2_Data)
{
 800e020:	b480      	push	{r7}
 800e022:	b083      	sub	sp, #12
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
 800e028:	6039      	str	r1, [r7, #0]
    FU_Values_2_Data->steer = (int8_t)((hcan->pRxMsg->Data[0]&0b11111111));
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e02e:	7d1b      	ldrb	r3, [r3, #20]
 800e030:	b25a      	sxtb	r2, r3
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	701a      	strb	r2, [r3, #0]
    FU_Values_2_Data->susp_FL = (uint16_t)(((hcan->pRxMsg->Data[1]&0b11111111) << 4) | ((hcan->pRxMsg->Data[2]&0b1111111111111111) >> 4));
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e03a:	7d5b      	ldrb	r3, [r3, #21]
 800e03c:	011b      	lsls	r3, r3, #4
 800e03e:	b21a      	sxth	r2, r3
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e044:	7d9b      	ldrb	r3, [r3, #22]
 800e046:	111b      	asrs	r3, r3, #4
 800e048:	b21b      	sxth	r3, r3
 800e04a:	4313      	orrs	r3, r2
 800e04c:	b21b      	sxth	r3, r3
 800e04e:	b29a      	uxth	r2, r3
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	805a      	strh	r2, [r3, #2]
    FU_Values_2_Data->susp_FR = (uint16_t)(((hcan->pRxMsg->Data[2]&0b1111) << 8) | (hcan->pRxMsg->Data[3]&0b111111111111));
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e058:	7d9b      	ldrb	r3, [r3, #22]
 800e05a:	021b      	lsls	r3, r3, #8
 800e05c:	b21b      	sxth	r3, r3
 800e05e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e062:	b21a      	sxth	r2, r3
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e068:	7ddb      	ldrb	r3, [r3, #23]
 800e06a:	b21b      	sxth	r3, r3
 800e06c:	4313      	orrs	r3, r2
 800e06e:	b21b      	sxth	r3, r3
 800e070:	b29a      	uxth	r2, r3
 800e072:	683b      	ldr	r3, [r7, #0]
 800e074:	809a      	strh	r2, [r3, #4]
    FU_Values_2_Data->brake_pos = (uint8_t)((hcan->pRxMsg->Data[4]&0b11111111));
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e07a:	7e1a      	ldrb	r2, [r3, #24]
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	719a      	strb	r2, [r3, #6]
    FU_Values_2_Data->RTD = (uint8_t)(((hcan->pRxMsg->Data[5]&0b11111111) >> 7));
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e084:	7e5b      	ldrb	r3, [r3, #25]
 800e086:	09db      	lsrs	r3, r3, #7
 800e088:	b2da      	uxtb	r2, r3
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	71da      	strb	r2, [r3, #7]
    FU_Values_2_Data->BOTS = (uint8_t)(((hcan->pRxMsg->Data[5]&0b1111111) >> 6));
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e092:	7e5b      	ldrb	r3, [r3, #25]
 800e094:	119b      	asrs	r3, r3, #6
 800e096:	b2db      	uxtb	r3, r3
 800e098:	f003 0301 	and.w	r3, r3, #1
 800e09c:	b2da      	uxtb	r2, r3
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	721a      	strb	r2, [r3, #8]
    FU_Values_2_Data->SHDB = (uint8_t)(((hcan->pRxMsg->Data[5]&0b111111) >> 5));
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0a6:	7e5b      	ldrb	r3, [r3, #25]
 800e0a8:	115b      	asrs	r3, r3, #5
 800e0aa:	b2db      	uxtb	r3, r3
 800e0ac:	f003 0301 	and.w	r3, r3, #1
 800e0b0:	b2da      	uxtb	r2, r3
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	725a      	strb	r2, [r3, #9]
    FU_Values_2_Data->INERTIA_SW = (uint8_t)(((hcan->pRxMsg->Data[5]&0b11111) >> 4));
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ba:	7e5b      	ldrb	r3, [r3, #25]
 800e0bc:	111b      	asrs	r3, r3, #4
 800e0be:	b2db      	uxtb	r3, r3
 800e0c0:	f003 0301 	and.w	r3, r3, #1
 800e0c4:	b2da      	uxtb	r2, r3
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	729a      	strb	r2, [r3, #10]
    FU_Values_2_Data->reserve = (uint8_t)(((hcan->pRxMsg->Data[5]&0b1111) << 4) | ((hcan->pRxMsg->Data[6]&0b111111111111) >> 4));
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0ce:	7e5b      	ldrb	r3, [r3, #25]
 800e0d0:	011b      	lsls	r3, r3, #4
 800e0d2:	b25a      	sxtb	r2, r3
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0d8:	7e9b      	ldrb	r3, [r3, #26]
 800e0da:	111b      	asrs	r3, r3, #4
 800e0dc:	b25b      	sxtb	r3, r3
 800e0de:	4313      	orrs	r3, r2
 800e0e0:	b25b      	sxtb	r3, r3
 800e0e2:	b2da      	uxtb	r2, r3
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	72da      	strb	r2, [r3, #11]
}
 800e0e8:	bf00      	nop
 800e0ea:	370c      	adds	r7, #12
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bc80      	pop	{r7}
 800e0f0:	4770      	bx	lr

0800e0f2 <Tx_Interconnect_Data>:
     };
#endif
    
#ifdef Tx_Interconnect
void Tx_Interconnect_Data(CAN_HandleTypeDef* hcan, Interconnect_TypeDef* Interconnect_Data)
{
 800e0f2:	b580      	push	{r7, lr}
 800e0f4:	b082      	sub	sp, #8
 800e0f6:	af00      	add	r7, sp, #0
 800e0f8:	6078      	str	r0, [r7, #4]
 800e0fa:	6039      	str	r1, [r7, #0]
    hcan->pTxMsg = &CanTxMsg;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	4a70      	ldr	r2, [pc, #448]	; (800e2c0 <Tx_Interconnect_Data+0x1ce>)
 800e100:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->pTxMsg->StdId = ID_Interconnect;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e106:	2280      	movs	r2, #128	; 0x80
 800e108:	601a      	str	r2, [r3, #0]
    hcan->pTxMsg->DLC = DLC_Interconnect;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e10e:	2206      	movs	r2, #6
 800e110:	611a      	str	r2, [r3, #16]
    hcan->pTxMsg->ExtId = 0x0;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e116:	2200      	movs	r2, #0
 800e118:	605a      	str	r2, [r3, #4]
    hcan->pTxMsg->RTR = CAN_RTR_DATA;
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e11e:	2200      	movs	r2, #0
 800e120:	60da      	str	r2, [r3, #12]
    hcan->pTxMsg->IDE = CAN_ID_STD;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e126:	2200      	movs	r2, #0
 800e128:	609a      	str	r2, [r3, #8]
        
    hcan->pTxMsg->Data[0] = (uint8_t)((Interconnect_Data->car_state)&0b11111111);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e12e:	683a      	ldr	r2, [r7, #0]
 800e130:	7812      	ldrb	r2, [r2, #0]
 800e132:	751a      	strb	r2, [r3, #20]
    hcan->pTxMsg->Data[1] = (uint8_t)((Interconnect_Data->left_w_pump << 7)&0b11111111);
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e138:	683a      	ldr	r2, [r7, #0]
 800e13a:	7852      	ldrb	r2, [r2, #1]
 800e13c:	01d2      	lsls	r2, r2, #7
 800e13e:	b2d2      	uxtb	r2, r2
 800e140:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->right_w_pump << 6)&0b1111111);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e146:	687a      	ldr	r2, [r7, #4]
 800e148:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e14a:	7d52      	ldrb	r2, [r2, #21]
 800e14c:	b251      	sxtb	r1, r2
 800e14e:	683a      	ldr	r2, [r7, #0]
 800e150:	7892      	ldrb	r2, [r2, #2]
 800e152:	0192      	lsls	r2, r2, #6
 800e154:	b252      	sxtb	r2, r2
 800e156:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e15a:	b252      	sxtb	r2, r2
 800e15c:	430a      	orrs	r2, r1
 800e15e:	b252      	sxtb	r2, r2
 800e160:	b2d2      	uxtb	r2, r2
 800e162:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->brake_red << 5)&0b111111);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e168:	687a      	ldr	r2, [r7, #4]
 800e16a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e16c:	7d52      	ldrb	r2, [r2, #21]
 800e16e:	b251      	sxtb	r1, r2
 800e170:	683a      	ldr	r2, [r7, #0]
 800e172:	78d2      	ldrb	r2, [r2, #3]
 800e174:	0152      	lsls	r2, r2, #5
 800e176:	b252      	sxtb	r2, r2
 800e178:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800e17c:	b252      	sxtb	r2, r2
 800e17e:	430a      	orrs	r2, r1
 800e180:	b252      	sxtb	r2, r2
 800e182:	b2d2      	uxtb	r2, r2
 800e184:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->brake_white << 4)&0b11111);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e18a:	687a      	ldr	r2, [r7, #4]
 800e18c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e18e:	7d52      	ldrb	r2, [r2, #21]
 800e190:	b251      	sxtb	r1, r2
 800e192:	683a      	ldr	r2, [r7, #0]
 800e194:	7912      	ldrb	r2, [r2, #4]
 800e196:	0112      	lsls	r2, r2, #4
 800e198:	b252      	sxtb	r2, r2
 800e19a:	f002 021f 	and.w	r2, r2, #31
 800e19e:	b252      	sxtb	r2, r2
 800e1a0:	430a      	orrs	r2, r1
 800e1a2:	b252      	sxtb	r2, r2
 800e1a4:	b2d2      	uxtb	r2, r2
 800e1a6:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->tsas << 3)&0b1111);
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ac:	687a      	ldr	r2, [r7, #4]
 800e1ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e1b0:	7d52      	ldrb	r2, [r2, #21]
 800e1b2:	b251      	sxtb	r1, r2
 800e1b4:	683a      	ldr	r2, [r7, #0]
 800e1b6:	7952      	ldrb	r2, [r2, #5]
 800e1b8:	00d2      	lsls	r2, r2, #3
 800e1ba:	b252      	sxtb	r2, r2
 800e1bc:	f002 020f 	and.w	r2, r2, #15
 800e1c0:	b252      	sxtb	r2, r2
 800e1c2:	430a      	orrs	r2, r1
 800e1c4:	b252      	sxtb	r2, r2
 800e1c6:	b2d2      	uxtb	r2, r2
 800e1c8:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->killswitch_R << 2)&0b111);
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ce:	687a      	ldr	r2, [r7, #4]
 800e1d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e1d2:	7d52      	ldrb	r2, [r2, #21]
 800e1d4:	b251      	sxtb	r1, r2
 800e1d6:	683a      	ldr	r2, [r7, #0]
 800e1d8:	7992      	ldrb	r2, [r2, #6]
 800e1da:	0092      	lsls	r2, r2, #2
 800e1dc:	b252      	sxtb	r2, r2
 800e1de:	f002 0207 	and.w	r2, r2, #7
 800e1e2:	b252      	sxtb	r2, r2
 800e1e4:	430a      	orrs	r2, r1
 800e1e6:	b252      	sxtb	r2, r2
 800e1e8:	b2d2      	uxtb	r2, r2
 800e1ea:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->killswitch_L << 1)&0b11);
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1f0:	687a      	ldr	r2, [r7, #4]
 800e1f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e1f4:	7d52      	ldrb	r2, [r2, #21]
 800e1f6:	b251      	sxtb	r1, r2
 800e1f8:	683a      	ldr	r2, [r7, #0]
 800e1fa:	79d2      	ldrb	r2, [r2, #7]
 800e1fc:	0052      	lsls	r2, r2, #1
 800e1fe:	b252      	sxtb	r2, r2
 800e200:	f002 0203 	and.w	r2, r2, #3
 800e204:	b252      	sxtb	r2, r2
 800e206:	430a      	orrs	r2, r1
 800e208:	b252      	sxtb	r2, r2
 800e20a:	b2d2      	uxtb	r2, r2
 800e20c:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[1] |= (uint8_t)((Interconnect_Data->reserve >> 7)&0b1);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e212:	687a      	ldr	r2, [r7, #4]
 800e214:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e216:	7d51      	ldrb	r1, [r2, #21]
 800e218:	683a      	ldr	r2, [r7, #0]
 800e21a:	7a12      	ldrb	r2, [r2, #8]
 800e21c:	09d2      	lsrs	r2, r2, #7
 800e21e:	b2d2      	uxtb	r2, r2
 800e220:	430a      	orrs	r2, r1
 800e222:	b2d2      	uxtb	r2, r2
 800e224:	755a      	strb	r2, [r3, #21]
    hcan->pTxMsg->Data[2] = (uint8_t)((Interconnect_Data->reserve << 1)&0b111111111);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e22a:	683a      	ldr	r2, [r7, #0]
 800e22c:	7a12      	ldrb	r2, [r2, #8]
 800e22e:	0052      	lsls	r2, r2, #1
 800e230:	b2d2      	uxtb	r2, r2
 800e232:	759a      	strb	r2, [r3, #22]
    hcan->pTxMsg->Data[2] |= (uint8_t)((Interconnect_Data->susp_RR >> 11)&0b1);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e238:	687a      	ldr	r2, [r7, #4]
 800e23a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e23c:	7d92      	ldrb	r2, [r2, #22]
 800e23e:	b251      	sxtb	r1, r2
 800e240:	683a      	ldr	r2, [r7, #0]
 800e242:	8952      	ldrh	r2, [r2, #10]
 800e244:	0ad2      	lsrs	r2, r2, #11
 800e246:	b292      	uxth	r2, r2
 800e248:	b252      	sxtb	r2, r2
 800e24a:	f002 0201 	and.w	r2, r2, #1
 800e24e:	b252      	sxtb	r2, r2
 800e250:	430a      	orrs	r2, r1
 800e252:	b252      	sxtb	r2, r2
 800e254:	b2d2      	uxtb	r2, r2
 800e256:	759a      	strb	r2, [r3, #22]
    hcan->pTxMsg->Data[3] = (uint8_t)((Interconnect_Data->susp_RR >> 3)&0b111111111);
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e25c:	683a      	ldr	r2, [r7, #0]
 800e25e:	8952      	ldrh	r2, [r2, #10]
 800e260:	08d2      	lsrs	r2, r2, #3
 800e262:	b292      	uxth	r2, r2
 800e264:	b2d2      	uxtb	r2, r2
 800e266:	75da      	strb	r2, [r3, #23]
    hcan->pTxMsg->Data[4] = (uint8_t)((Interconnect_Data->susp_RR << 5)&0b11111111111111111);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e26c:	683a      	ldr	r2, [r7, #0]
 800e26e:	8952      	ldrh	r2, [r2, #10]
 800e270:	0152      	lsls	r2, r2, #5
 800e272:	b2d2      	uxtb	r2, r2
 800e274:	761a      	strb	r2, [r3, #24]
    hcan->pTxMsg->Data[4] |= (uint8_t)((Interconnect_Data->susp_RL >> 7)&0b11111);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e27a:	687a      	ldr	r2, [r7, #4]
 800e27c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e27e:	7e12      	ldrb	r2, [r2, #24]
 800e280:	b251      	sxtb	r1, r2
 800e282:	683a      	ldr	r2, [r7, #0]
 800e284:	8992      	ldrh	r2, [r2, #12]
 800e286:	09d2      	lsrs	r2, r2, #7
 800e288:	b292      	uxth	r2, r2
 800e28a:	b252      	sxtb	r2, r2
 800e28c:	f002 021f 	and.w	r2, r2, #31
 800e290:	b252      	sxtb	r2, r2
 800e292:	430a      	orrs	r2, r1
 800e294:	b252      	sxtb	r2, r2
 800e296:	b2d2      	uxtb	r2, r2
 800e298:	761a      	strb	r2, [r3, #24]
    hcan->pTxMsg->Data[5] = (uint8_t)((Interconnect_Data->susp_RL << 1)&0b1111111111111);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e29e:	683a      	ldr	r2, [r7, #0]
 800e2a0:	8992      	ldrh	r2, [r2, #12]
 800e2a2:	0052      	lsls	r2, r2, #1
 800e2a4:	b2d2      	uxtb	r2, r2
 800e2a6:	765a      	strb	r2, [r3, #25]
                        
    HAL_CAN_Transmit_IT(hcan);
 800e2a8:	6878      	ldr	r0, [r7, #4]
 800e2aa:	f7f4 fc31 	bl	8002b10 <HAL_CAN_Transmit_IT>
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 800e2ae:	2100      	movs	r1, #0
 800e2b0:	6878      	ldr	r0, [r7, #4]
 800e2b2:	f7f4 ff36 	bl	8003122 <HAL_CAN_Receive_IT>
}
 800e2b6:	bf00      	nop
 800e2b8:	3708      	adds	r7, #8
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}
 800e2be:	bf00      	nop
 800e2c0:	200000c4 	.word	0x200000c4

0800e2c4 <HAL_CAN_ErrorCallback>:
 * \param hcan CAN_HandleTypeDef*
 * \return void
 *
 */
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800e2c4:	b480      	push	{r7}
 800e2c6:	b083      	sub	sp, #12
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	641a      	str	r2, [r3, #64]	; 0x40
    hcan->Instance->MSR &= 0x1C;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	687a      	ldr	r2, [r7, #4]
 800e2d8:	6812      	ldr	r2, [r2, #0]
 800e2da:	6852      	ldr	r2, [r2, #4]
 800e2dc:	f002 021c 	and.w	r2, r2, #28
 800e2e0:	605a      	str	r2, [r3, #4]
}
 800e2e2:	bf00      	nop
 800e2e4:	370c      	adds	r7, #12
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bc80      	pop	{r7}
 800e2ea:	4770      	bx	lr

0800e2ec <HAL_CAN_RxCpltCallback>:
/**
* @brief Event for CAN Rx message
* @param Can controller message structure
*/
void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
    switch (hcan->pRxMsg->StdId)
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	2b25      	cmp	r3, #37	; 0x25
 800e2fc:	d017      	beq.n	800e32e <HAL_CAN_RxCpltCallback+0x42>
 800e2fe:	2b25      	cmp	r3, #37	; 0x25
 800e300:	d804      	bhi.n	800e30c <HAL_CAN_RxCpltCallback+0x20>
 800e302:	2b10      	cmp	r3, #16
 800e304:	d009      	beq.n	800e31a <HAL_CAN_RxCpltCallback+0x2e>
 800e306:	2b20      	cmp	r3, #32
 800e308:	d00c      	beq.n	800e324 <HAL_CAN_RxCpltCallback+0x38>
            Rx_Interconnect_Data(hcan, &Interconnect_Data);
            break;
#endif

        default:
            break;
 800e30a:	e024      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
    switch (hcan->pRxMsg->StdId)
 800e30c:	2b60      	cmp	r3, #96	; 0x60
 800e30e:	d018      	beq.n	800e342 <HAL_CAN_RxCpltCallback+0x56>
 800e310:	2b70      	cmp	r3, #112	; 0x70
 800e312:	d01b      	beq.n	800e34c <HAL_CAN_RxCpltCallback+0x60>
 800e314:	2b50      	cmp	r3, #80	; 0x50
 800e316:	d00f      	beq.n	800e338 <HAL_CAN_RxCpltCallback+0x4c>
            break;
 800e318:	e01d      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_BBOX_power_Data(hcan, &BBOX_power_Data);
 800e31a:	4915      	ldr	r1, [pc, #84]	; (800e370 <HAL_CAN_RxCpltCallback+0x84>)
 800e31c:	6878      	ldr	r0, [r7, #4]
 800e31e:	f7ff fc07 	bl	800db30 <Rx_BBOX_power_Data>
            break;
 800e322:	e018      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_BBOX_status_Data(hcan, &BBOX_status_Data);
 800e324:	4913      	ldr	r1, [pc, #76]	; (800e374 <HAL_CAN_RxCpltCallback+0x88>)
 800e326:	6878      	ldr	r0, [r7, #4]
 800e328:	f7ff fc96 	bl	800dc58 <Rx_BBOX_status_Data>
            break;
 800e32c:	e013      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_FU_Values_1_Data(hcan, &FU_Values_1_Data);
 800e32e:	4912      	ldr	r1, [pc, #72]	; (800e378 <HAL_CAN_RxCpltCallback+0x8c>)
 800e330:	6878      	ldr	r0, [r7, #4]
 800e332:	f7ff fd23 	bl	800dd7c <Rx_FU_Values_1_Data>
            break;
 800e336:	e00e      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_BMS_State_Data(hcan, &BMS_State_Data);
 800e338:	4910      	ldr	r1, [pc, #64]	; (800e37c <HAL_CAN_RxCpltCallback+0x90>)
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f7ff fe08 	bl	800df50 <Rx_BMS_State_Data>
            break;
 800e340:	e009      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_ECU_State_Data(hcan, &ECU_State_Data);
 800e342:	490f      	ldr	r1, [pc, #60]	; (800e380 <HAL_CAN_RxCpltCallback+0x94>)
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f7ff fe39 	bl	800dfbc <Rx_ECU_State_Data>
            break;
 800e34a:	e004      	b.n	800e356 <HAL_CAN_RxCpltCallback+0x6a>
            Rx_FU_Values_2_Data(hcan, &FU_Values_2_Data);
 800e34c:	490d      	ldr	r1, [pc, #52]	; (800e384 <HAL_CAN_RxCpltCallback+0x98>)
 800e34e:	6878      	ldr	r0, [r7, #4]
 800e350:	f7ff fe66 	bl	800e020 <Rx_FU_Values_2_Data>
            break;
 800e354:	bf00      	nop
    }
    HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 800e356:	2100      	movs	r1, #0
 800e358:	6878      	ldr	r0, [r7, #4]
 800e35a:	f7f4 fee2 	bl	8003122 <HAL_CAN_Receive_IT>
    HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_6);
 800e35e:	2140      	movs	r1, #64	; 0x40
 800e360:	4809      	ldr	r0, [pc, #36]	; (800e388 <HAL_CAN_RxCpltCallback+0x9c>)
 800e362:	f7f7 fb36 	bl	80059d2 <HAL_GPIO_TogglePin>
}
 800e366:	bf00      	nop
 800e368:	3708      	adds	r7, #8
 800e36a:	46bd      	mov	sp, r7
 800e36c:	bd80      	pop	{r7, pc}
 800e36e:	bf00      	nop
 800e370:	20000034 	.word	0x20000034
 800e374:	20000044 	.word	0x20000044
 800e378:	20000054 	.word	0x20000054
 800e37c:	20000068 	.word	0x20000068
 800e380:	20000074 	.word	0x20000074
 800e384:	2000007c 	.word	0x2000007c
 800e388:	40010c00 	.word	0x40010c00

0800e38c <initialize>:
Func: DOG-INIT
Desc: Initializes SPI Hardware/Software and DOG Displays
Vars: CS-Pin, MOSI-Pin, SCK-Pin (MOSI=SCK Hardware else Software), A0-Pin (high=data, low=command), p_res = Reset-Pin, type (1=EA DOGS102-6)
------------------------------*/
void initialize(uint8_t p_cs, uint8_t p_si, uint8_t p_clk, uint8_t p_a0, uint8_t p_res, uint8_t type)
{
 800e38c:	b590      	push	{r4, r7, lr}
 800e38e:	b085      	sub	sp, #20
 800e390:	af00      	add	r7, sp, #0
 800e392:	4604      	mov	r4, r0
 800e394:	4608      	mov	r0, r1
 800e396:	4611      	mov	r1, r2
 800e398:	461a      	mov	r2, r3
 800e39a:	4623      	mov	r3, r4
 800e39c:	71fb      	strb	r3, [r7, #7]
 800e39e:	4603      	mov	r3, r0
 800e3a0:	71bb      	strb	r3, [r7, #6]
 800e3a2:	460b      	mov	r3, r1
 800e3a4:	717b      	strb	r3, [r7, #5]
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	713b      	strb	r3, [r7, #4]
	uint8_t *ptr_init; //pointer to the correct init values
	top_view = 0; //default = bottom view
 800e3aa:	4b16      	ldr	r3, [pc, #88]	; (800e404 <initialize+0x78>)
 800e3ac:	2200      	movs	r2, #0
 800e3ae:	701a      	strb	r2, [r3, #0]

	//p_a0 = p_a0;
	//pinMode(p_a0, OUTPUT);
	spi_initialize(p_cs, p_si, p_clk); //init SPI to Mode 3
 800e3b0:	797a      	ldrb	r2, [r7, #5]
 800e3b2:	79b9      	ldrb	r1, [r7, #6]
 800e3b4:	79fb      	ldrb	r3, [r7, #7]
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f000 f9ec 	bl	800e794 <spi_initialize>

	//perform a Reset
	//digitalWrite(p_res, LOW);
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 800e3bc:	2200      	movs	r2, #0
 800e3be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800e3c2:	4811      	ldr	r0, [pc, #68]	; (800e408 <initialize+0x7c>)
 800e3c4:	f7f7 faed 	bl	80059a2 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800e3c8:	2001      	movs	r0, #1
 800e3ca:	f7f1 ffa1 	bl	8000310 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 800e3ce:	2201      	movs	r2, #1
 800e3d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800e3d4:	480c      	ldr	r0, [pc, #48]	; (800e408 <initialize+0x7c>)
 800e3d6:	f7f7 fae4 	bl	80059a2 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800e3da:	2001      	movs	r0, #1
 800e3dc:	f7f1 ff98 	bl	8000310 <HAL_Delay>

	//Init DOGS displays, depending on users choice
	ptr_init = init_DOGS102; //default pointer for wrong parameters
 800e3e0:	4b0a      	ldr	r3, [pc, #40]	; (800e40c <initialize+0x80>)
 800e3e2:	60fb      	str	r3, [r7, #12]
	
	//digitalWrite(p_a0, LOW); //init display
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	2140      	movs	r1, #64	; 0x40
 800e3e8:	4809      	ldr	r0, [pc, #36]	; (800e410 <initialize+0x84>)
 800e3ea:	f7f7 fada 	bl	80059a2 <HAL_GPIO_WritePin>
	spi_put(ptr_init, INITLEN);
 800e3ee:	210d      	movs	r1, #13
 800e3f0:	68f8      	ldr	r0, [r7, #12]
 800e3f2:	f000 fa21 	bl	800e838 <spi_put>

	clear();
 800e3f6:	f000 f80d 	bl	800e414 <clear>
}
 800e3fa:	bf00      	nop
 800e3fc:	3714      	adds	r7, #20
 800e3fe:	46bd      	mov	sp, r7
 800e400:	bd90      	pop	{r4, r7, pc}
 800e402:	bf00      	nop
 800e404:	200000e2 	.word	0x200000e2
 800e408:	40010c00 	.word	0x40010c00
 800e40c:	20000000 	.word	0x20000000
 800e410:	40011000 	.word	0x40011000

0800e414 <clear>:
Func: clear_display
Desc: clears the entire DOG-Display
Vars: ---
------------------------------*/
void clear(void)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b082      	sub	sp, #8
 800e418:	af00      	add	r7, sp, #0
	uint8_t page, column;
	uint8_t page_cnt = 8, column_cnt = 102;
 800e41a:	2308      	movs	r3, #8
 800e41c:	717b      	strb	r3, [r7, #5]
 800e41e:	2366      	movs	r3, #102	; 0x66
 800e420:	713b      	strb	r3, [r7, #4]
	
	for(page = 0; page < page_cnt; page++) //Display has 8 pages
 800e422:	2300      	movs	r3, #0
 800e424:	71fb      	strb	r3, [r7, #7]
 800e426:	e023      	b.n	800e470 <clear+0x5c>
	{
		position(0,page);
 800e428:	79fb      	ldrb	r3, [r7, #7]
 800e42a:	4619      	mov	r1, r3
 800e42c:	2000      	movs	r0, #0
 800e42e:	f000 f95b 	bl	800e6e8 <position>
		//digitalWrite(p_cs, LOW);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 800e432:	2200      	movs	r2, #0
 800e434:	2180      	movs	r1, #128	; 0x80
 800e436:	4812      	ldr	r0, [pc, #72]	; (800e480 <clear+0x6c>)
 800e438:	f7f7 fab3 	bl	80059a2 <HAL_GPIO_WritePin>
		//digitalWrite(p_a0, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
 800e43c:	2201      	movs	r2, #1
 800e43e:	2140      	movs	r1, #64	; 0x40
 800e440:	480f      	ldr	r0, [pc, #60]	; (800e480 <clear+0x6c>)
 800e442:	f7f7 faae 	bl	80059a2 <HAL_GPIO_WritePin>
		for(column = 0; column < column_cnt; column++) //clear the whole page line
 800e446:	2300      	movs	r3, #0
 800e448:	71bb      	strb	r3, [r7, #6]
 800e44a:	e005      	b.n	800e458 <clear+0x44>
			spi_out(0x00);
 800e44c:	2000      	movs	r0, #0
 800e44e:	f000 fa15 	bl	800e87c <spi_out>
		for(column = 0; column < column_cnt; column++) //clear the whole page line
 800e452:	79bb      	ldrb	r3, [r7, #6]
 800e454:	3301      	adds	r3, #1
 800e456:	71bb      	strb	r3, [r7, #6]
 800e458:	79ba      	ldrb	r2, [r7, #6]
 800e45a:	793b      	ldrb	r3, [r7, #4]
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d3f5      	bcc.n	800e44c <clear+0x38>
		
		//digitalWrite(p_cs, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e460:	2201      	movs	r2, #1
 800e462:	2180      	movs	r1, #128	; 0x80
 800e464:	4806      	ldr	r0, [pc, #24]	; (800e480 <clear+0x6c>)
 800e466:	f7f7 fa9c 	bl	80059a2 <HAL_GPIO_WritePin>
	for(page = 0; page < page_cnt; page++) //Display has 8 pages
 800e46a:	79fb      	ldrb	r3, [r7, #7]
 800e46c:	3301      	adds	r3, #1
 800e46e:	71fb      	strb	r3, [r7, #7]
 800e470:	79fa      	ldrb	r2, [r7, #7]
 800e472:	797b      	ldrb	r3, [r7, #5]
 800e474:	429a      	cmp	r2, r3
 800e476:	d3d7      	bcc.n	800e428 <clear+0x14>
	}
}
 800e478:	bf00      	nop
 800e47a:	3708      	adds	r7, #8
 800e47c:	46bd      	mov	sp, r7
 800e47e:	bd80      	pop	{r7, pc}
 800e480:	40011000 	.word	0x40011000

0800e484 <contrast>:
Func: contrast
Desc: sets contrast to the DOG-Display
Vars: uint8_t contrast (0..63)
------------------------------*/
void contrast(uint8_t contr)
{
 800e484:	b580      	push	{r7, lr}
 800e486:	b082      	sub	sp, #8
 800e488:	af00      	add	r7, sp, #0
 800e48a:	4603      	mov	r3, r0
 800e48c:	71fb      	strb	r3, [r7, #7]
	command(0x81);   		//double uint8_t command
 800e48e:	2081      	movs	r0, #129	; 0x81
 800e490:	f000 f958 	bl	800e744 <command>
	command(contr&0x3F);	//contrast has only 6 bits
 800e494:	79fb      	ldrb	r3, [r7, #7]
 800e496:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	4618      	mov	r0, r3
 800e49e:	f000 f951 	bl	800e744 <command>
}
 800e4a2:	bf00      	nop
 800e4a4:	3708      	adds	r7, #8
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}

0800e4aa <view>:
Func: view
Desc: ssets the display viewing direction
Vars: direction (top view 0xC8, bottom view (default) = 0xC0)
------------------------------*/
void view(uint8_t direction)
{
 800e4aa:	b580      	push	{r7, lr}
 800e4ac:	b082      	sub	sp, #8
 800e4ae:	af00      	add	r7, sp, #0
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	71fb      	strb	r3, [r7, #7]
	if(direction == VIEW_TOP)
 800e4b4:	79fb      	ldrb	r3, [r7, #7]
 800e4b6:	2bc8      	cmp	r3, #200	; 0xc8
 800e4b8:	d106      	bne.n	800e4c8 <view+0x1e>
	{
		top_view = 1;
 800e4ba:	4b0b      	ldr	r3, [pc, #44]	; (800e4e8 <view+0x3e>)
 800e4bc:	2201      	movs	r2, #1
 800e4be:	701a      	strb	r2, [r3, #0]
		command(0xA0);
 800e4c0:	20a0      	movs	r0, #160	; 0xa0
 800e4c2:	f000 f93f 	bl	800e744 <command>
 800e4c6:	e005      	b.n	800e4d4 <view+0x2a>
	}
	else
	{
		top_view = 0;
 800e4c8:	4b07      	ldr	r3, [pc, #28]	; (800e4e8 <view+0x3e>)
 800e4ca:	2200      	movs	r2, #0
 800e4cc:	701a      	strb	r2, [r3, #0]
		command(0xA1);
 800e4ce:	20a1      	movs	r0, #161	; 0xa1
 800e4d0:	f000 f938 	bl	800e744 <command>
	}
	
	command(direction);
 800e4d4:	79fb      	ldrb	r3, [r7, #7]
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f000 f934 	bl	800e744 <command>
	
	clear(); //Clear screen, as old content is not usable (mirrored)
 800e4dc:	f7ff ff9a 	bl	800e414 <clear>
}
 800e4e0:	bf00      	nop
 800e4e2:	3708      	adds	r7, #8
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	bd80      	pop	{r7, pc}
 800e4e8:	200000e2 	.word	0x200000e2

0800e4ec <string>:
Desc: shows string with selected font on position
Vars: column (0..127/131), page(0..3/7),  font adress in programm memory, stringarray
------------------------------*/

void string(uint8_t column, uint8_t page, const uint8_t *font_adress, const char *str)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b08a      	sub	sp, #40	; 0x28
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	60ba      	str	r2, [r7, #8]
 800e4f4:	607b      	str	r3, [r7, #4]
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	73fb      	strb	r3, [r7, #15]
 800e4fa:	460b      	mov	r3, r1
 800e4fc:	73bb      	strb	r3, [r7, #14]
	uint8_t start_code, last_code, width, page_height, bytes_p_char;	//font information, needed for calculation
	const char *string;

	
	
	start_code 	 = font_adress[2];  //get first defined character
 800e4fe:	68bb      	ldr	r3, [r7, #8]
 800e500:	789b      	ldrb	r3, [r3, #2]
 800e502:	76fb      	strb	r3, [r7, #27]
	last_code	 = font_adress[3];  //get last defined character
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	78db      	ldrb	r3, [r3, #3]
 800e508:	76bb      	strb	r3, [r7, #26]
	width		 = font_adress[4];  //width in pixel of one char
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	791b      	ldrb	r3, [r3, #4]
 800e50e:	767b      	strb	r3, [r7, #25]
	page_height  = font_adress[6];  //page count per char
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	799b      	ldrb	r3, [r3, #6]
 800e514:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	bytes_p_char = font_adress[7];  //bytes per char
 800e518:	68bb      	ldr	r3, [r7, #8]
 800e51a:	79db      	ldrb	r3, [r3, #7]
 800e51c:	763b      	strb	r3, [r7, #24]
	
	if(page_height + page > 8) //stay inside display area
 800e51e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800e522:	7bbb      	ldrb	r3, [r7, #14]
 800e524:	4413      	add	r3, r2
 800e526:	2b08      	cmp	r3, #8
 800e528:	dd04      	ble.n	800e534 <string+0x48>
		page_height = 8 - page;
 800e52a:	7bbb      	ldrb	r3, [r7, #14]
 800e52c:	f1c3 0308 	rsb	r3, r3, #8
 800e530:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	
	//The string is displayed character after character. If the font has more then one page, 
	//the top page is printed first, then the next page and so on
	for(y = 0; y < page_height; y++)
 800e534:	2300      	movs	r3, #0
 800e536:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e53a:	e07a      	b.n	800e632 <string+0x146>
	{
		position(column, page+y); //set startpositon and page
 800e53c:	7bba      	ldrb	r2, [r7, #14]
 800e53e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e542:	4413      	add	r3, r2
 800e544:	b2da      	uxtb	r2, r3
 800e546:	7bfb      	ldrb	r3, [r7, #15]
 800e548:	4611      	mov	r1, r2
 800e54a:	4618      	mov	r0, r3
 800e54c:	f000 f8cc 	bl	800e6e8 <position>
		column_cnt = column; //store column for display last column check
 800e550:	7bfb      	ldrb	r3, [r7, #15]
 800e552:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		string = str;             //temporary pointer to the beginning of the string to print
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	61fb      	str	r3, [r7, #28]
		//digitalWrite(p_a0, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
 800e55a:	2201      	movs	r2, #1
 800e55c:	2140      	movs	r1, #64	; 0x40
 800e55e:	483a      	ldr	r0, [pc, #232]	; (800e648 <string+0x15c>)
 800e560:	f7f7 fa1f 	bl	80059a2 <HAL_GPIO_WritePin>
		//digitalWrite(p_cs, LOW);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 800e564:	2200      	movs	r2, #0
 800e566:	2180      	movs	r1, #128	; 0x80
 800e568:	4837      	ldr	r0, [pc, #220]	; (800e648 <string+0x15c>)
 800e56a:	f7f7 fa1a 	bl	80059a2 <HAL_GPIO_WritePin>
		while(*string != 0)
 800e56e:	e052      	b.n	800e616 <string+0x12a>
		{
			if((uint8_t)*string < start_code || (uint8_t)*string > last_code) //make sure data is valid
 800e570:	69fb      	ldr	r3, [r7, #28]
 800e572:	781b      	ldrb	r3, [r3, #0]
 800e574:	7efa      	ldrb	r2, [r7, #27]
 800e576:	429a      	cmp	r2, r3
 800e578:	d804      	bhi.n	800e584 <string+0x98>
 800e57a:	69fb      	ldr	r3, [r7, #28]
 800e57c:	781b      	ldrb	r3, [r3, #0]
 800e57e:	7eba      	ldrb	r2, [r7, #26]
 800e580:	429a      	cmp	r2, r3
 800e582:	d203      	bcs.n	800e58c <string+0xa0>
				string++;
 800e584:	69fb      	ldr	r3, [r7, #28]
 800e586:	3301      	adds	r3, #1
 800e588:	61fb      	str	r3, [r7, #28]
 800e58a:	e044      	b.n	800e616 <string+0x12a>
			else
			{
				//calculate positon of ascii character in font array
				//uint8_ts for header + (ascii - startcode) * uint8_ts per char)
				pos_array = 8 + (unsigned int)(*string++ - start_code) * bytes_p_char;
 800e58c:	69fb      	ldr	r3, [r7, #28]
 800e58e:	1c5a      	adds	r2, r3, #1
 800e590:	61fa      	str	r2, [r7, #28]
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	461a      	mov	r2, r3
 800e596:	7efb      	ldrb	r3, [r7, #27]
 800e598:	1ad3      	subs	r3, r2, r3
 800e59a:	461a      	mov	r2, r3
 800e59c:	7e3b      	ldrb	r3, [r7, #24]
 800e59e:	fb03 f302 	mul.w	r3, r3, r2
 800e5a2:	3308      	adds	r3, #8
 800e5a4:	617b      	str	r3, [r7, #20]
				pos_array += y*width; //get the dot pattern for the part of the char to print
 800e5a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e5aa:	7e7a      	ldrb	r2, [r7, #25]
 800e5ac:	fb02 f303 	mul.w	r3, r2, r3
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	4413      	add	r3, r2
 800e5b6:	617b      	str	r3, [r7, #20]
				
				if(column_cnt + width > 102) //stay inside display area
 800e5b8:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800e5bc:	7e7b      	ldrb	r3, [r7, #25]
 800e5be:	4413      	add	r3, r2
 800e5c0:	2b66      	cmp	r3, #102	; 0x66
 800e5c2:	dd06      	ble.n	800e5d2 <string+0xe6>
					width_max = 102-column_cnt;
 800e5c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800e5c8:	f1c3 0366 	rsb	r3, r3, #102	; 0x66
 800e5cc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800e5d0:	e002      	b.n	800e5d8 <string+0xec>
				else
					width_max = width;
 800e5d2:	7e7b      	ldrb	r3, [r7, #25]
 800e5d4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
				for(x=0; x < width_max; x++) //print the whole string
 800e5d8:	2300      	movs	r3, #0
 800e5da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e5de:	e00e      	b.n	800e5fe <string+0x112>
				{
					spi_out(font_adress[pos_array+x]);
 800e5e0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	4413      	add	r3, r2
 800e5e8:	68ba      	ldr	r2, [r7, #8]
 800e5ea:	4413      	add	r3, r2
 800e5ec:	781b      	ldrb	r3, [r3, #0]
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f000 f944 	bl	800e87c <spi_out>
				for(x=0; x < width_max; x++) //print the whole string
 800e5f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e5f8:	3301      	adds	r3, #1
 800e5fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800e5fe:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800e602:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e606:	429a      	cmp	r2, r3
 800e608:	d3ea      	bcc.n	800e5e0 <string+0xf4>
					//spi_out(pgm_read_byte(&font_adress[pos_array+x])); //double width font (bold)
				}
				column_cnt += width;
 800e60a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800e60e:	7e7b      	ldrb	r3, [r7, #25]
 800e610:	4413      	add	r3, r2
 800e612:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		while(*string != 0)
 800e616:	69fb      	ldr	r3, [r7, #28]
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d1a8      	bne.n	800e570 <string+0x84>
			}
		}

		//digitalWrite(p_cs, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e61e:	2201      	movs	r2, #1
 800e620:	2180      	movs	r1, #128	; 0x80
 800e622:	4809      	ldr	r0, [pc, #36]	; (800e648 <string+0x15c>)
 800e624:	f7f7 f9bd 	bl	80059a2 <HAL_GPIO_WritePin>
	for(y = 0; y < page_height; y++)
 800e628:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800e62c:	3301      	adds	r3, #1
 800e62e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800e632:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800e636:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e63a:	429a      	cmp	r2, r3
 800e63c:	f4ff af7e 	bcc.w	800e53c <string+0x50>
	}
}
 800e640:	bf00      	nop
 800e642:	3728      	adds	r7, #40	; 0x28
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}
 800e648:	40011000 	.word	0x40011000

0800e64c <rectangle>:
Func: rectangle
Desc: shows a pattern filled rectangle on the display
Vars: start and end column (0..127/131) and page(0..3/7), bit pattern
------------------------------*/
void rectangle(uint8_t start_column, uint8_t start_page, uint8_t end_column, uint8_t end_page, uint8_t pattern)
{
 800e64c:	b590      	push	{r4, r7, lr}
 800e64e:	b085      	sub	sp, #20
 800e650:	af00      	add	r7, sp, #0
 800e652:	4604      	mov	r4, r0
 800e654:	4608      	mov	r0, r1
 800e656:	4611      	mov	r1, r2
 800e658:	461a      	mov	r2, r3
 800e65a:	4623      	mov	r3, r4
 800e65c:	71fb      	strb	r3, [r7, #7]
 800e65e:	4603      	mov	r3, r0
 800e660:	71bb      	strb	r3, [r7, #6]
 800e662:	460b      	mov	r3, r1
 800e664:	717b      	strb	r3, [r7, #5]
 800e666:	4613      	mov	r3, r2
 800e668:	713b      	strb	r3, [r7, #4]
	uint8_t x, y;
	if(end_column > 101) //stay inside display area
 800e66a:	797b      	ldrb	r3, [r7, #5]
 800e66c:	2b65      	cmp	r3, #101	; 0x65
 800e66e:	d901      	bls.n	800e674 <rectangle+0x28>
		end_column = 101;
 800e670:	2365      	movs	r3, #101	; 0x65
 800e672:	717b      	strb	r3, [r7, #5]
	if(end_page > 7)
 800e674:	793b      	ldrb	r3, [r7, #4]
 800e676:	2b07      	cmp	r3, #7
 800e678:	d901      	bls.n	800e67e <rectangle+0x32>
		end_page = 7;
 800e67a:	2307      	movs	r3, #7
 800e67c:	713b      	strb	r3, [r7, #4]
	
	for(y=start_page; y<=end_page; y++)
 800e67e:	79bb      	ldrb	r3, [r7, #6]
 800e680:	73bb      	strb	r3, [r7, #14]
 800e682:	e026      	b.n	800e6d2 <rectangle+0x86>
	{
		position(start_column, y);
 800e684:	7bba      	ldrb	r2, [r7, #14]
 800e686:	79fb      	ldrb	r3, [r7, #7]
 800e688:	4611      	mov	r1, r2
 800e68a:	4618      	mov	r0, r3
 800e68c:	f000 f82c 	bl	800e6e8 <position>
		//digitalWrite(p_a0, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
 800e690:	2201      	movs	r2, #1
 800e692:	2140      	movs	r1, #64	; 0x40
 800e694:	4813      	ldr	r0, [pc, #76]	; (800e6e4 <rectangle+0x98>)
 800e696:	f7f7 f984 	bl	80059a2 <HAL_GPIO_WritePin>
		//digitalWrite(p_cs, LOW);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 800e69a:	2200      	movs	r2, #0
 800e69c:	2180      	movs	r1, #128	; 0x80
 800e69e:	4811      	ldr	r0, [pc, #68]	; (800e6e4 <rectangle+0x98>)
 800e6a0:	f7f7 f97f 	bl	80059a2 <HAL_GPIO_WritePin>
		
		for(x=start_column; x<=end_column; x++)
 800e6a4:	79fb      	ldrb	r3, [r7, #7]
 800e6a6:	73fb      	strb	r3, [r7, #15]
 800e6a8:	e007      	b.n	800e6ba <rectangle+0x6e>
			spi_out(pattern);
 800e6aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e6ae:	4618      	mov	r0, r3
 800e6b0:	f000 f8e4 	bl	800e87c <spi_out>
		for(x=start_column; x<=end_column; x++)
 800e6b4:	7bfb      	ldrb	r3, [r7, #15]
 800e6b6:	3301      	adds	r3, #1
 800e6b8:	73fb      	strb	r3, [r7, #15]
 800e6ba:	7bfa      	ldrb	r2, [r7, #15]
 800e6bc:	797b      	ldrb	r3, [r7, #5]
 800e6be:	429a      	cmp	r2, r3
 800e6c0:	d9f3      	bls.n	800e6aa <rectangle+0x5e>
		
		//digitalWrite(p_cs, HIGH);
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e6c2:	2201      	movs	r2, #1
 800e6c4:	2180      	movs	r1, #128	; 0x80
 800e6c6:	4807      	ldr	r0, [pc, #28]	; (800e6e4 <rectangle+0x98>)
 800e6c8:	f7f7 f96b 	bl	80059a2 <HAL_GPIO_WritePin>
	for(y=start_page; y<=end_page; y++)
 800e6cc:	7bbb      	ldrb	r3, [r7, #14]
 800e6ce:	3301      	adds	r3, #1
 800e6d0:	73bb      	strb	r3, [r7, #14]
 800e6d2:	7bba      	ldrb	r2, [r7, #14]
 800e6d4:	793b      	ldrb	r3, [r7, #4]
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d9d4      	bls.n	800e684 <rectangle+0x38>
	}
}
 800e6da:	bf00      	nop
 800e6dc:	3714      	adds	r7, #20
 800e6de:	46bd      	mov	sp, r7
 800e6e0:	bd90      	pop	{r4, r7, pc}
 800e6e2:	bf00      	nop
 800e6e4:	40011000 	.word	0x40011000

0800e6e8 <position>:
Func: position
Desc: sets write pointer in DOG-Display
Vars: column (0..101), page(0..7)
------------------------------*/
void position(uint8_t column, uint8_t page)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	460a      	mov	r2, r1
 800e6f2:	71fb      	strb	r3, [r7, #7]
 800e6f4:	4613      	mov	r3, r2
 800e6f6:	71bb      	strb	r3, [r7, #6]
	if(top_view)
 800e6f8:	4b11      	ldr	r3, [pc, #68]	; (800e740 <position+0x58>)
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d002      	beq.n	800e706 <position+0x1e>
		column += 30;
 800e700:	79fb      	ldrb	r3, [r7, #7]
 800e702:	331e      	adds	r3, #30
 800e704:	71fb      	strb	r3, [r7, #7]
		
	command(0x10 + (column>>4)); 	//MSB adress column
 800e706:	79fb      	ldrb	r3, [r7, #7]
 800e708:	091b      	lsrs	r3, r3, #4
 800e70a:	b2db      	uxtb	r3, r3
 800e70c:	3310      	adds	r3, #16
 800e70e:	b2db      	uxtb	r3, r3
 800e710:	4618      	mov	r0, r3
 800e712:	f000 f817 	bl	800e744 <command>
	command(0x00 + (column&0x0F));	//LSB adress column
 800e716:	79fb      	ldrb	r3, [r7, #7]
 800e718:	f003 030f 	and.w	r3, r3, #15
 800e71c:	b2db      	uxtb	r3, r3
 800e71e:	4618      	mov	r0, r3
 800e720:	f000 f810 	bl	800e744 <command>
	command(0xB0 + (page&0x0F)); 	//adress page	
 800e724:	79bb      	ldrb	r3, [r7, #6]
 800e726:	f003 030f 	and.w	r3, r3, #15
 800e72a:	b2db      	uxtb	r3, r3
 800e72c:	3b50      	subs	r3, #80	; 0x50
 800e72e:	b2db      	uxtb	r3, r3
 800e730:	4618      	mov	r0, r3
 800e732:	f000 f807 	bl	800e744 <command>
}
 800e736:	bf00      	nop
 800e738:	3708      	adds	r7, #8
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	200000e2 	.word	0x200000e2

0800e744 <command>:
Func: command
Desc: Sends a command to the DOG-Display
Vars: data
------------------------------*/
void command(uint8_t dat)
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
 800e74a:	4603      	mov	r3, r0
 800e74c:	71fb      	strb	r3, [r7, #7]
	//digitalWrite(p_a0, LOW);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_RESET);
 800e74e:	2200      	movs	r2, #0
 800e750:	2140      	movs	r1, #64	; 0x40
 800e752:	4805      	ldr	r0, [pc, #20]	; (800e768 <command+0x24>)
 800e754:	f7f7 f925 	bl	80059a2 <HAL_GPIO_WritePin>
	spi_put_byte(dat);
 800e758:	79fb      	ldrb	r3, [r7, #7]
 800e75a:	4618      	mov	r0, r3
 800e75c:	f000 f852 	bl	800e804 <spi_put_byte>
}
 800e760:	bf00      	nop
 800e762:	3708      	adds	r7, #8
 800e764:	46bd      	mov	sp, r7
 800e766:	bd80      	pop	{r7, pc}
 800e768:	40011000 	.word	0x40011000

0800e76c <data>:
Func: data
Desc: Sends data to the DOG-Display
Vars: data
------------------------------*/
void data(uint8_t dat)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b082      	sub	sp, #8
 800e770:	af00      	add	r7, sp, #0
 800e772:	4603      	mov	r3, r0
 800e774:	71fb      	strb	r3, [r7, #7]
	 //digitalWrite(p_a0, HIGH);
	 HAL_GPIO_WritePin(GPIOC,GPIO_PIN_6,GPIO_PIN_SET);
 800e776:	2201      	movs	r2, #1
 800e778:	2140      	movs	r1, #64	; 0x40
 800e77a:	4805      	ldr	r0, [pc, #20]	; (800e790 <data+0x24>)
 800e77c:	f7f7 f911 	bl	80059a2 <HAL_GPIO_WritePin>
	 spi_put_byte(dat);
 800e780:	79fb      	ldrb	r3, [r7, #7]
 800e782:	4618      	mov	r0, r3
 800e784:	f000 f83e 	bl	800e804 <spi_put_byte>
}
 800e788:	bf00      	nop
 800e78a:	3708      	adds	r7, #8
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}
 800e790:	40011000 	.word	0x40011000

0800e794 <spi_initialize>:
Func: spi_initialize
Desc: Initializes SPI Hardware/Software
Vars: CS-Pin, MOSI-Pin, SCK-Pin (MOSI=SCK Hardware else Software)
------------------------------*/
void spi_initialize(uint8_t cs, uint8_t si, uint8_t clk)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b082      	sub	sp, #8
 800e798:	af00      	add	r7, sp, #0
 800e79a:	4603      	mov	r3, r0
 800e79c:	71fb      	strb	r3, [r7, #7]
 800e79e:	460b      	mov	r3, r1
 800e7a0:	71bb      	strb	r3, [r7, #6]
 800e7a2:	4613      	mov	r3, r2
 800e7a4:	717b      	strb	r3, [r7, #5]
	//Set pin Configuration
	p_cs = cs;
 800e7a6:	4a11      	ldr	r2, [pc, #68]	; (800e7ec <spi_initialize+0x58>)
 800e7a8:	79fb      	ldrb	r3, [r7, #7]
 800e7aa:	7013      	strb	r3, [r2, #0]
	
	if(si == clk)
 800e7ac:	79ba      	ldrb	r2, [r7, #6]
 800e7ae:	797b      	ldrb	r3, [r7, #5]
 800e7b0:	429a      	cmp	r2, r3
 800e7b2:	d103      	bne.n	800e7bc <spi_initialize+0x28>
	{
		hardware = 1;
 800e7b4:	4b0e      	ldr	r3, [pc, #56]	; (800e7f0 <spi_initialize+0x5c>)
 800e7b6:	2201      	movs	r2, #1
 800e7b8:	701a      	strb	r2, [r3, #0]
 800e7ba:	e008      	b.n	800e7ce <spi_initialize+0x3a>
		//p_si = MOSI;
		//p_clk = SCK;
	}
	else 
	{
		hardware = 0;
 800e7bc:	4b0c      	ldr	r3, [pc, #48]	; (800e7f0 <spi_initialize+0x5c>)
 800e7be:	2200      	movs	r2, #0
 800e7c0:	701a      	strb	r2, [r3, #0]
		p_si = si;
 800e7c2:	4a0c      	ldr	r2, [pc, #48]	; (800e7f4 <spi_initialize+0x60>)
 800e7c4:	79bb      	ldrb	r3, [r7, #6]
 800e7c6:	7013      	strb	r3, [r2, #0]
		p_clk = clk;
 800e7c8:	4a0b      	ldr	r2, [pc, #44]	; (800e7f8 <spi_initialize+0x64>)
 800e7ca:	797b      	ldrb	r3, [r7, #5]
 800e7cc:	7013      	strb	r3, [r2, #0]
	}
	
	// Set CS to deselct slaves
	//digitalWrite(p_cs, HIGH);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e7ce:	2201      	movs	r2, #1
 800e7d0:	2180      	movs	r1, #128	; 0x80
 800e7d2:	480a      	ldr	r0, [pc, #40]	; (800e7fc <spi_initialize+0x68>)
 800e7d4:	f7f7 f8e5 	bl	80059a2 <HAL_GPIO_WritePin>
	// Set Data pin as output
	//pinMode(p_si, OUTPUT);
	
	// Set SPI-Mode 3: CLK idle high, rising edge, MSB first
	//digitalWrite(p_clk, HIGH);
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 800e7d8:	2201      	movs	r2, #1
 800e7da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e7de:	4808      	ldr	r0, [pc, #32]	; (800e800 <spi_initialize+0x6c>)
 800e7e0:	f7f7 f8df 	bl	80059a2 <HAL_GPIO_WritePin>
		SPI.setBitOrder(MSBFIRST);
		SPI.setDataMode(SPI_MODE3);
		SPI.setClockDivider(SPI_CLOCK_DIV4);
		*/
	}
}
 800e7e4:	bf00      	nop
 800e7e6:	3708      	adds	r7, #8
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	200000e4 	.word	0x200000e4
 800e7f0:	200000e5 	.word	0x200000e5
 800e7f4:	200000e3 	.word	0x200000e3
 800e7f8:	200000e6 	.word	0x200000e6
 800e7fc:	40011000 	.word	0x40011000
 800e800:	40010c00 	.word	0x40010c00

0800e804 <spi_put_byte>:
Func: spi_put_byte
Desc: Sends one Byte using CS
Vars: data
------------------------------*/
void spi_put_byte(uint8_t dat)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b082      	sub	sp, #8
 800e808:	af00      	add	r7, sp, #0
 800e80a:	4603      	mov	r3, r0
 800e80c:	71fb      	strb	r3, [r7, #7]
	//digitalWrite(p_cs, LOW);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 800e80e:	2200      	movs	r2, #0
 800e810:	2180      	movs	r1, #128	; 0x80
 800e812:	4808      	ldr	r0, [pc, #32]	; (800e834 <spi_put_byte+0x30>)
 800e814:	f7f7 f8c5 	bl	80059a2 <HAL_GPIO_WritePin>
	spi_out(dat);
 800e818:	79fb      	ldrb	r3, [r7, #7]
 800e81a:	4618      	mov	r0, r3
 800e81c:	f000 f82e 	bl	800e87c <spi_out>
	//digitalWrite(p_cs, HIGH);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e820:	2201      	movs	r2, #1
 800e822:	2180      	movs	r1, #128	; 0x80
 800e824:	4803      	ldr	r0, [pc, #12]	; (800e834 <spi_put_byte+0x30>)
 800e826:	f7f7 f8bc 	bl	80059a2 <HAL_GPIO_WritePin>
}
 800e82a:	bf00      	nop
 800e82c:	3708      	adds	r7, #8
 800e82e:	46bd      	mov	sp, r7
 800e830:	bd80      	pop	{r7, pc}
 800e832:	bf00      	nop
 800e834:	40011000 	.word	0x40011000

0800e838 <spi_put>:
Func: spi_put
Desc: Sends bytes using CS
Vars: ptr to data and len
------------------------------*/
void spi_put(uint8_t *dat, int len)
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b082      	sub	sp, #8
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	6078      	str	r0, [r7, #4]
 800e840:	6039      	str	r1, [r7, #0]
	//digitalWrite(p_cs, LOW);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_RESET);
 800e842:	2200      	movs	r2, #0
 800e844:	2180      	movs	r1, #128	; 0x80
 800e846:	480c      	ldr	r0, [pc, #48]	; (800e878 <spi_put+0x40>)
 800e848:	f7f7 f8ab 	bl	80059a2 <HAL_GPIO_WritePin>
	do
	{
		spi_out(*dat++);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	1c5a      	adds	r2, r3, #1
 800e850:	607a      	str	r2, [r7, #4]
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	4618      	mov	r0, r3
 800e856:	f000 f811 	bl	800e87c <spi_out>
	}while(--len);
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	3b01      	subs	r3, #1
 800e85e:	603b      	str	r3, [r7, #0]
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d1f2      	bne.n	800e84c <spi_put+0x14>
	
	//digitalWrite(p_cs, HIGH);
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800e866:	2201      	movs	r2, #1
 800e868:	2180      	movs	r1, #128	; 0x80
 800e86a:	4803      	ldr	r0, [pc, #12]	; (800e878 <spi_put+0x40>)
 800e86c:	f7f7 f899 	bl	80059a2 <HAL_GPIO_WritePin>
}
 800e870:	bf00      	nop
 800e872:	3708      	adds	r7, #8
 800e874:	46bd      	mov	sp, r7
 800e876:	bd80      	pop	{r7, pc}
 800e878:	40011000 	.word	0x40011000

0800e87c <spi_out>:
Func: spi_out
Desc: Sends one Byte, no CS
Vars: data
------------------------------*/
void spi_out(uint8_t dat)
{
 800e87c:	b580      	push	{r7, lr}
 800e87e:	b084      	sub	sp, #16
 800e880:	af00      	add	r7, sp, #0
 800e882:	4603      	mov	r3, r0
 800e884:	71fb      	strb	r3, [r7, #7]

	uint8_t i = 8;
 800e886:	2308      	movs	r3, #8
 800e888:	73fb      	strb	r3, [r7, #15]
	if(hardware) 
 800e88a:	4b17      	ldr	r3, [pc, #92]	; (800e8e8 <spi_out+0x6c>)
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d125      	bne.n	800e8de <spi_out+0x62>

				//soft SPI

		do 
		{
			if(dat & 0x80)
 800e892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e896:	2b00      	cmp	r3, #0
 800e898:	da06      	bge.n	800e8a8 <spi_out+0x2c>

				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 800e89a:	2201      	movs	r2, #1
 800e89c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e8a0:	4812      	ldr	r0, [pc, #72]	; (800e8ec <spi_out+0x70>)
 800e8a2:	f7f7 f87e 	bl	80059a2 <HAL_GPIO_WritePin>
 800e8a6:	e005      	b.n	800e8b4 <spi_out+0x38>
				//digitalWrite(p_si, HIGH);
			else
				HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e8ae:	480f      	ldr	r0, [pc, #60]	; (800e8ec <spi_out+0x70>)
 800e8b0:	f7f7 f877 	bl	80059a2 <HAL_GPIO_WritePin>
				//digitalWrite(p_si, LOW);
			//digitalWrite(p_clk, LOW);
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e8ba:	480c      	ldr	r0, [pc, #48]	; (800e8ec <spi_out+0x70>)
 800e8bc:	f7f7 f871 	bl	80059a2 <HAL_GPIO_WritePin>
			dat <<= 1;
 800e8c0:	79fb      	ldrb	r3, [r7, #7]
 800e8c2:	005b      	lsls	r3, r3, #1
 800e8c4:	71fb      	strb	r3, [r7, #7]
			//digitalWrite(p_clk, HIGH);
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e8cc:	4807      	ldr	r0, [pc, #28]	; (800e8ec <spi_out+0x70>)
 800e8ce:	f7f7 f868 	bl	80059a2 <HAL_GPIO_WritePin>
	  }while(--i);
 800e8d2:	7bfb      	ldrb	r3, [r7, #15]
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	73fb      	strb	r3, [r7, #15]
 800e8d8:	7bfb      	ldrb	r3, [r7, #15]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d1d9      	bne.n	800e892 <spi_out+0x16>

	}
}
 800e8de:	bf00      	nop
 800e8e0:	3710      	adds	r7, #16
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	bd80      	pop	{r7, pc}
 800e8e6:	bf00      	nop
 800e8e8:	200000e5 	.word	0x200000e5
 800e8ec:	40010c00 	.word	0x40010c00

0800e8f0 <initCanFilter>:
extern BMS_Command_TypeDef BMS_Command_Data;
extern wheel_RPM_TypeDef wheel_RPM_Data;


void initCanFilter(void)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	af00      	add	r7, sp, #0
    sFilterConfig.FilterNumber = 0;
 800e8f4:	4b11      	ldr	r3, [pc, #68]	; (800e93c <initCanFilter+0x4c>)
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800e8fa:	4b10      	ldr	r3, [pc, #64]	; (800e93c <initCanFilter+0x4c>)
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800e900:	4b0e      	ldr	r3, [pc, #56]	; (800e93c <initCanFilter+0x4c>)
 800e902:	2200      	movs	r2, #0
 800e904:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 800e906:	4b0d      	ldr	r3, [pc, #52]	; (800e93c <initCanFilter+0x4c>)
 800e908:	2200      	movs	r2, #0
 800e90a:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 800e90c:	4b0b      	ldr	r3, [pc, #44]	; (800e93c <initCanFilter+0x4c>)
 800e90e:	2200      	movs	r2, #0
 800e910:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 800e912:	4b0a      	ldr	r3, [pc, #40]	; (800e93c <initCanFilter+0x4c>)
 800e914:	2200      	movs	r2, #0
 800e916:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 800e918:	4b08      	ldr	r3, [pc, #32]	; (800e93c <initCanFilter+0x4c>)
 800e91a:	2200      	movs	r2, #0
 800e91c:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800e91e:	4b07      	ldr	r3, [pc, #28]	; (800e93c <initCanFilter+0x4c>)
 800e920:	2200      	movs	r2, #0
 800e922:	611a      	str	r2, [r3, #16]
        sFilterConfig.BankNumber = 0;
 800e924:	4b05      	ldr	r3, [pc, #20]	; (800e93c <initCanFilter+0x4c>)
 800e926:	2200      	movs	r2, #0
 800e928:	625a      	str	r2, [r3, #36]	; 0x24
        sFilterConfig.FilterActivation = ENABLE;
 800e92a:	4b04      	ldr	r3, [pc, #16]	; (800e93c <initCanFilter+0x4c>)
 800e92c:	2201      	movs	r2, #1
 800e92e:	621a      	str	r2, [r3, #32]

        HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 800e930:	4902      	ldr	r1, [pc, #8]	; (800e93c <initCanFilter+0x4c>)
 800e932:	4803      	ldr	r0, [pc, #12]	; (800e940 <initCanFilter+0x50>)
 800e934:	f7f3 fe40 	bl	80025b8 <HAL_CAN_ConfigFilter>
}
 800e938:	bf00      	nop
 800e93a:	bd80      	pop	{r7, pc}
 800e93c:	200000e8 	.word	0x200000e8
 800e940:	2000032c 	.word	0x2000032c

0800e944 <HAL_TIM_IC_CaptureCallback>:



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 800e944:	b5b0      	push	{r4, r5, r7, lr}
 800e946:	b082      	sub	sp, #8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
	if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	7f1b      	ldrb	r3, [r3, #28]
 800e950:	2b01      	cmp	r3, #1
 800e952:	d120      	bne.n	800e996 <HAL_TIM_IC_CaptureCallback+0x52>
		{
			if(j==5)j=0;
 800e954:	4b24      	ldr	r3, [pc, #144]	; (800e9e8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	2b05      	cmp	r3, #5
 800e95a:	d102      	bne.n	800e962 <HAL_TIM_IC_CaptureCallback+0x1e>
 800e95c:	4b22      	ldr	r3, [pc, #136]	; (800e9e8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800e95e:	2200      	movs	r2, #0
 800e960:	701a      	strb	r2, [r3, #0]
			Time_Left[j]=__HAL_TIM_GET_COUNTER(&htim3);;
 800e962:	4b21      	ldr	r3, [pc, #132]	; (800e9e8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800e964:	781b      	ldrb	r3, [r3, #0]
 800e966:	461d      	mov	r5, r3
 800e968:	4b20      	ldr	r3, [pc, #128]	; (800e9ec <HAL_TIM_IC_CaptureCallback+0xa8>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e96e:	4618      	mov	r0, r3
 800e970:	f002 fbf6 	bl	8011160 <__aeabi_ui2d>
 800e974:	4603      	mov	r3, r0
 800e976:	460c      	mov	r4, r1
 800e978:	491d      	ldr	r1, [pc, #116]	; (800e9f0 <HAL_TIM_IC_CaptureCallback+0xac>)
 800e97a:	00ea      	lsls	r2, r5, #3
 800e97c:	440a      	add	r2, r1
 800e97e:	e882 0018 	stmia.w	r2, {r3, r4}
			j++;
 800e982:	4b19      	ldr	r3, [pc, #100]	; (800e9e8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800e984:	781b      	ldrb	r3, [r3, #0]
 800e986:	3301      	adds	r3, #1
 800e988:	b2da      	uxtb	r2, r3
 800e98a:	4b17      	ldr	r3, [pc, #92]	; (800e9e8 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800e98c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim3,0);
 800e98e:	4b17      	ldr	r3, [pc, #92]	; (800e9ec <HAL_TIM_IC_CaptureCallback+0xa8>)
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	2200      	movs	r2, #0
 800e994:	625a      	str	r2, [r3, #36]	; 0x24
		}

	if(htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	7f1b      	ldrb	r3, [r3, #28]
 800e99a:	2b04      	cmp	r3, #4
 800e99c:	d120      	bne.n	800e9e0 <HAL_TIM_IC_CaptureCallback+0x9c>
		{
			//  Time_Right*10 000 = time in seconds
			if(k==5)k=0;
 800e99e:	4b15      	ldr	r3, [pc, #84]	; (800e9f4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800e9a0:	781b      	ldrb	r3, [r3, #0]
 800e9a2:	2b05      	cmp	r3, #5
 800e9a4:	d102      	bne.n	800e9ac <HAL_TIM_IC_CaptureCallback+0x68>
 800e9a6:	4b13      	ldr	r3, [pc, #76]	; (800e9f4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	701a      	strb	r2, [r3, #0]
			Time_Right[k]=__HAL_TIM_GET_COUNTER(&htim4);;
 800e9ac:	4b11      	ldr	r3, [pc, #68]	; (800e9f4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800e9ae:	781b      	ldrb	r3, [r3, #0]
 800e9b0:	461d      	mov	r5, r3
 800e9b2:	4b11      	ldr	r3, [pc, #68]	; (800e9f8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	f002 fbd1 	bl	8011160 <__aeabi_ui2d>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	460c      	mov	r4, r1
 800e9c2:	490e      	ldr	r1, [pc, #56]	; (800e9fc <HAL_TIM_IC_CaptureCallback+0xb8>)
 800e9c4:	00ea      	lsls	r2, r5, #3
 800e9c6:	440a      	add	r2, r1
 800e9c8:	e882 0018 	stmia.w	r2, {r3, r4}
			k++;
 800e9cc:	4b09      	ldr	r3, [pc, #36]	; (800e9f4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	3301      	adds	r3, #1
 800e9d2:	b2da      	uxtb	r2, r3
 800e9d4:	4b07      	ldr	r3, [pc, #28]	; (800e9f4 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800e9d6:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim4,0);
 800e9d8:	4b07      	ldr	r3, [pc, #28]	; (800e9f8 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	625a      	str	r2, [r3, #36]	; 0x24
		}
}
 800e9e0:	bf00      	nop
 800e9e2:	3708      	adds	r7, #8
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bdb0      	pop	{r4, r5, r7, pc}
 800e9e8:	20000110 	.word	0x20000110
 800e9ec:	20000194 	.word	0x20000194
 800e9f0:	200002f8 	.word	0x200002f8
 800e9f4:	20000190 	.word	0x20000190
 800e9f8:	20000140 	.word	0x20000140
 800e9fc:	20000118 	.word	0x20000118

0800ea00 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 800ea00:	b590      	push	{r4, r7, lr}
 800ea02:	b083      	sub	sp, #12
 800ea04:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ea06:	f7f1 fc0f 	bl	8000228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ea0a:	f000 fb67 	bl	800f0dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ea0e:	f000 fe07 	bl	800f620 <MX_GPIO_Init>
  MX_DMA_Init();
 800ea12:	f000 fde7 	bl	800f5e4 <MX_DMA_Init>
  MX_CAN1_Init();
 800ea16:	f000 fc65 	bl	800f2e4 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 800ea1a:	f000 fdb5 	bl	800f588 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800ea1e:	f000 fbeb 	bl	800f1f8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800ea22:	f000 fd83 	bl	800f52c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800ea26:	f000 fc99 	bl	800f35c <MX_TIM3_Init>
  MX_TIM4_Init();
 800ea2a:	f000 fce5 	bl	800f3f8 <MX_TIM4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800ea2e:	f000 fbbf 	bl	800f1b0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 800ea32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ea36:	f7f1 fc6b 	bl	8000310 <HAL_Delay>
 // HAL_GPIO_WritePin(SW6_GPIO_Port,SW6_Pin,GPIO_PIN_SET);

  initCanFilter();
 800ea3a:	f7ff ff59 	bl	800e8f0 <initCanFilter>
  hcan1.pTxMsg = &CanTxMsg; //Pointer struktury hcan na data nastavi na struktur v CAN.c
 800ea3e:	4bb3      	ldr	r3, [pc, #716]	; (800ed0c <main+0x30c>)
 800ea40:	4ab3      	ldr	r2, [pc, #716]	; (800ed10 <main+0x310>)
 800ea42:	631a      	str	r2, [r3, #48]	; 0x30
  hcan1.pRxMsg = &CanRxMsg;
 800ea44:	4bb1      	ldr	r3, [pc, #708]	; (800ed0c <main+0x30c>)
 800ea46:	4ab3      	ldr	r2, [pc, #716]	; (800ed14 <main+0x314>)
 800ea48:	635a      	str	r2, [r3, #52]	; 0x34
   /// Zakladne hodnoty pre struktury nasej zbernice CAN. Aplikuju sa podla nastavenia CAN sprav
   //canDefaults(&hcan1);
  HAL_CAN_Receive_IT(&hcan1, CAN_FIFO0); //Interupt na prijatie prvej spravy. Dalej nastavujeme v evente.
 800ea4a:	2100      	movs	r1, #0
 800ea4c:	48af      	ldr	r0, [pc, #700]	; (800ed0c <main+0x30c>)
 800ea4e:	f7f4 fb68 	bl	8003122 <HAL_CAN_Receive_IT>

  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK);
 800ea52:	bf00      	nop
 800ea54:	48b0      	ldr	r0, [pc, #704]	; (800ed18 <main+0x318>)
 800ea56:	f7f2 fe3f 	bl	80016d8 <HAL_ADCEx_Calibration_Start>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d1f9      	bne.n	800ea54 <main+0x54>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_raw, (LEN*sizeof(ADC))/2);
 800ea60:	2280      	movs	r2, #128	; 0x80
 800ea62:	49ae      	ldr	r1, [pc, #696]	; (800ed1c <main+0x31c>)
 800ea64:	48ac      	ldr	r0, [pc, #688]	; (800ed18 <main+0x318>)
 800ea66:	f7f2 f9cb 	bl	8000e00 <HAL_ADC_Start_DMA>

  //nastavenie displaju
  initialize(30,22,24,26,28,DOGS102);
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	9301      	str	r3, [sp, #4]
 800ea6e:	231c      	movs	r3, #28
 800ea70:	9300      	str	r3, [sp, #0]
 800ea72:	231a      	movs	r3, #26
 800ea74:	2218      	movs	r2, #24
 800ea76:	2116      	movs	r1, #22
 800ea78:	201e      	movs	r0, #30
 800ea7a:	f7ff fc87 	bl	800e38c <initialize>
  view(VIEW_TOP);  //default viewing direction
 800ea7e:	20c8      	movs	r0, #200	; 0xc8
 800ea80:	f7ff fd13 	bl	800e4aa <view>
  clear();  //clear whole display
 800ea84:	f7ff fcc6 	bl	800e414 <clear>
  contrast(10);
 800ea88:	200a      	movs	r0, #10
 800ea8a:	f7ff fcfb 	bl	800e484 <contrast>

  HAL_Delay(50);
 800ea8e:	2032      	movs	r0, #50	; 0x32
 800ea90:	f7f1 fc3e 	bl	8000310 <HAL_Delay>
  HAL_GPIO_WritePin(SW2_GPIO_Port,SW2_Pin,GPIO_PIN_SET);   // zopnutie napajanie shutdownu
 800ea94:	2201      	movs	r2, #1
 800ea96:	2102      	movs	r1, #2
 800ea98:	48a1      	ldr	r0, [pc, #644]	; (800ed20 <main+0x320>)
 800ea9a:	f7f6 ff82 	bl	80059a2 <HAL_GPIO_WritePin>



  	  HAL_TIM_IC_Start_IT(&htim4,TIM_CHANNEL_1);
 800ea9e:	2100      	movs	r1, #0
 800eaa0:	48a0      	ldr	r0, [pc, #640]	; (800ed24 <main+0x324>)
 800eaa2:	f7f9 fb04 	bl	80080ae <HAL_TIM_IC_Start_IT>
      HAL_TIM_IC_Start_IT(&htim4,TIM_CHANNEL_2);
 800eaa6:	2104      	movs	r1, #4
 800eaa8:	489e      	ldr	r0, [pc, #632]	; (800ed24 <main+0x324>)
 800eaaa:	f7f9 fb00 	bl	80080ae <HAL_TIM_IC_Start_IT>
      HAL_TIM_IC_Start_IT(&htim4,TIM_CHANNEL_3);
 800eaae:	2108      	movs	r1, #8
 800eab0:	489c      	ldr	r0, [pc, #624]	; (800ed24 <main+0x324>)
 800eab2:	f7f9 fafc 	bl	80080ae <HAL_TIM_IC_Start_IT>
      HAL_TIM_IC_Start_IT(&htim4,TIM_CHANNEL_4);
 800eab6:	210c      	movs	r1, #12
 800eab8:	489a      	ldr	r0, [pc, #616]	; (800ed24 <main+0x324>)
 800eaba:	f7f9 faf8 	bl	80080ae <HAL_TIM_IC_Start_IT>
      HAL_TIM_Base_Start_IT(&htim3);
 800eabe:	489a      	ldr	r0, [pc, #616]	; (800ed28 <main+0x328>)
 800eac0:	f7f8 faff 	bl	80070c2 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {     HAL_GPIO_WritePin(SW6_GPIO_Port,SW6_Pin,GPIO_PIN_SET);
 800eac4:	2201      	movs	r2, #1
 800eac6:	2102      	movs	r1, #2
 800eac8:	4898      	ldr	r0, [pc, #608]	; (800ed2c <main+0x32c>)
 800eaca:	f7f6 ff6a 	bl	80059a2 <HAL_GPIO_WritePin>
		switch (Interconnect_Data.car_state) {
 800eace:	4b98      	ldr	r3, [pc, #608]	; (800ed30 <main+0x330>)
 800ead0:	781b      	ldrb	r3, [r3, #0]
 800ead2:	2b08      	cmp	r3, #8
 800ead4:	f200 80f3 	bhi.w	800ecbe <main+0x2be>
 800ead8:	a201      	add	r2, pc, #4	; (adr r2, 800eae0 <main+0xe0>)
 800eada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eade:	bf00      	nop
 800eae0:	0800eb05 	.word	0x0800eb05
 800eae4:	0800eb0d 	.word	0x0800eb0d
 800eae8:	0800eb1f 	.word	0x0800eb1f
 800eaec:	0800eb37 	.word	0x0800eb37
 800eaf0:	0800eb53 	.word	0x0800eb53
 800eaf4:	0800eb83 	.word	0x0800eb83
 800eaf8:	0800ebfd 	.word	0x0800ebfd
 800eafc:	0800ec3f 	.word	0x0800ec3f
 800eb00:	0800ec8b 	.word	0x0800ec8b
		case 0:
			Interconnect_Data.car_state = 1;
 800eb04:	4b8a      	ldr	r3, [pc, #552]	; (800ed30 <main+0x330>)
 800eb06:	2201      	movs	r2, #1
 800eb08:	701a      	strb	r2, [r3, #0]
			break;
 800eb0a:	e0e5      	b.n	800ecd8 <main+0x2d8>
		case 1:  ///wait for BMS and IMD ok
			if ((BBOX_status_Data.IMD_OK == 1))
 800eb0c:	4b89      	ldr	r3, [pc, #548]	; (800ed34 <main+0x334>)
 800eb0e:	799b      	ldrb	r3, [r3, #6]
 800eb10:	2b01      	cmp	r3, #1
 800eb12:	f040 80d6 	bne.w	800ecc2 <main+0x2c2>
				//	&& (BBOX_status_Data.BMS_OK == 1))
				Interconnect_Data.car_state = 2;
 800eb16:	4b86      	ldr	r3, [pc, #536]	; (800ed30 <main+0x330>)
 800eb18:	2202      	movs	r2, #2
 800eb1a:	701a      	strb	r2, [r3, #0]
			break;
 800eb1c:	e0d1      	b.n	800ecc2 <main+0x2c2>
		case 2:  ///wait for SHDN OK
			if (BBOX_status_Data.TSMS > 0) {
 800eb1e:	4b85      	ldr	r3, [pc, #532]	; (800ed34 <main+0x334>)
 800eb20:	781b      	ldrb	r3, [r3, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d003      	beq.n	800eb2e <main+0x12e>
				Interconnect_Data.car_state = 3;
 800eb26:	4b82      	ldr	r3, [pc, #520]	; (800ed30 <main+0x330>)
 800eb28:	2203      	movs	r2, #3
 800eb2a:	701a      	strb	r2, [r3, #0]
			}
			else (Interconnect_Data.car_state=2);

			break;
 800eb2c:	e0d4      	b.n	800ecd8 <main+0x2d8>
			else (Interconnect_Data.car_state=2);
 800eb2e:	4b80      	ldr	r3, [pc, #512]	; (800ed30 <main+0x330>)
 800eb30:	2202      	movs	r2, #2
 800eb32:	701a      	strb	r2, [r3, #0]
			break;
 800eb34:	e0d0      	b.n	800ecd8 <main+0x2d8>
		case 3:  /// wait for HV precharged all OK
			if ((BBOX_status_Data.AIR_N == 1) && (BBOX_status_Data.AIR_P == 1))
 800eb36:	4b7f      	ldr	r3, [pc, #508]	; (800ed34 <main+0x334>)
 800eb38:	78db      	ldrb	r3, [r3, #3]
 800eb3a:	2b01      	cmp	r3, #1
 800eb3c:	f040 80c3 	bne.w	800ecc6 <main+0x2c6>
 800eb40:	4b7c      	ldr	r3, [pc, #496]	; (800ed34 <main+0x334>)
 800eb42:	791b      	ldrb	r3, [r3, #4]
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	f040 80be 	bne.w	800ecc6 <main+0x2c6>
				Interconnect_Data.car_state = 4;
 800eb4a:	4b79      	ldr	r3, [pc, #484]	; (800ed30 <main+0x330>)
 800eb4c:	2204      	movs	r2, #4
 800eb4e:	701a      	strb	r2, [r3, #0]
			break;
 800eb50:	e0b9      	b.n	800ecc6 <main+0x2c6>
		case 4:  ///wait for rtd
				 //rtd_ok=0;
			if (FU_Values_2_Data.RTD == 1)
 800eb52:	4b79      	ldr	r3, [pc, #484]	; (800ed38 <main+0x338>)
 800eb54:	79db      	ldrb	r3, [r3, #7]
 800eb56:	2b01      	cmp	r3, #1
 800eb58:	d102      	bne.n	800eb60 <main+0x160>
				rtd_ok = 1;
 800eb5a:	4b78      	ldr	r3, [pc, #480]	; (800ed3c <main+0x33c>)
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	701a      	strb	r2, [r3, #0]
			if ((rtd_ok == 1) && (FU_Values_2_Data.RTD == 0)) {
 800eb60:	4b76      	ldr	r3, [pc, #472]	; (800ed3c <main+0x33c>)
 800eb62:	781b      	ldrb	r3, [r3, #0]
 800eb64:	2b01      	cmp	r3, #1
 800eb66:	f040 80b0 	bne.w	800ecca <main+0x2ca>
 800eb6a:	4b73      	ldr	r3, [pc, #460]	; (800ed38 <main+0x338>)
 800eb6c:	79db      	ldrb	r3, [r3, #7]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	f040 80ab 	bne.w	800ecca <main+0x2ca>
				Interconnect_Data.car_state = 5;
 800eb74:	4b6e      	ldr	r3, [pc, #440]	; (800ed30 <main+0x330>)
 800eb76:	2205      	movs	r2, #5
 800eb78:	701a      	strb	r2, [r3, #0]
				rtd_ok = 0;
 800eb7a:	4b70      	ldr	r3, [pc, #448]	; (800ed3c <main+0x33c>)
 800eb7c:	2200      	movs	r2, #0
 800eb7e:	701a      	strb	r2, [r3, #0]
			}
			//rtd_ok=0;
			break;
 800eb80:	e0a3      	b.n	800ecca <main+0x2ca>
		case 5:		  ///wait for break press and release
			if ((BBOX_status_Data.TSMS < 1))
 800eb82:	4b6c      	ldr	r3, [pc, #432]	; (800ed34 <main+0x334>)
 800eb84:	781b      	ldrb	r3, [r3, #0]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d102      	bne.n	800eb90 <main+0x190>
							Interconnect_Data.car_state = 1;
 800eb8a:	4b69      	ldr	r3, [pc, #420]	; (800ed30 <main+0x330>)
 800eb8c:	2201      	movs	r2, #1
 800eb8e:	701a      	strb	r2, [r3, #0]

			if ((FU_Values_1_Data.brake1 + FU_Values_1_Data.brake2) > 10)
 800eb90:	4b6b      	ldr	r3, [pc, #428]	; (800ed40 <main+0x340>)
 800eb92:	789b      	ldrb	r3, [r3, #2]
 800eb94:	461a      	mov	r2, r3
 800eb96:	4b6a      	ldr	r3, [pc, #424]	; (800ed40 <main+0x340>)
 800eb98:	78db      	ldrb	r3, [r3, #3]
 800eb9a:	4413      	add	r3, r2
 800eb9c:	2b0a      	cmp	r3, #10
 800eb9e:	dd02      	ble.n	800eba6 <main+0x1a6>
				brake_ok = 1;
 800eba0:	4b68      	ldr	r3, [pc, #416]	; (800ed44 <main+0x344>)
 800eba2:	2201      	movs	r2, #1
 800eba4:	701a      	strb	r2, [r3, #0]
			if ((brake_ok == 1)
 800eba6:	4b67      	ldr	r3, [pc, #412]	; (800ed44 <main+0x344>)
 800eba8:	781b      	ldrb	r3, [r3, #0]
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	f040 808f 	bne.w	800ecce <main+0x2ce>
					&& ((FU_Values_1_Data.brake1 + FU_Values_1_Data.brake2) > 10)
 800ebb0:	4b63      	ldr	r3, [pc, #396]	; (800ed40 <main+0x340>)
 800ebb2:	789b      	ldrb	r3, [r3, #2]
 800ebb4:	461a      	mov	r2, r3
 800ebb6:	4b62      	ldr	r3, [pc, #392]	; (800ed40 <main+0x340>)
 800ebb8:	78db      	ldrb	r3, [r3, #3]
 800ebba:	4413      	add	r3, r2
 800ebbc:	2b0a      	cmp	r3, #10
 800ebbe:	f340 8086 	ble.w	800ecce <main+0x2ce>
					&& (FU_Values_2_Data.RTD)) {
 800ebc2:	4b5d      	ldr	r3, [pc, #372]	; (800ed38 <main+0x338>)
 800ebc4:	79db      	ldrb	r3, [r3, #7]
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	f000 8081 	beq.w	800ecce <main+0x2ce>

				Interconnect_Data.car_state = 6;
 800ebcc:	4b58      	ldr	r3, [pc, #352]	; (800ed30 <main+0x330>)
 800ebce:	2206      	movs	r2, #6
 800ebd0:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(SW3_GPIO_Port, SW3_Pin, GPIO_PIN_SET);
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	2101      	movs	r1, #1
 800ebd6:	4852      	ldr	r0, [pc, #328]	; (800ed20 <main+0x320>)
 800ebd8:	f7f6 fee3 	bl	80059a2 <HAL_GPIO_WritePin>
				Interconnect_Data.tsas = 1;
 800ebdc:	4b54      	ldr	r3, [pc, #336]	; (800ed30 <main+0x330>)
 800ebde:	2201      	movs	r2, #1
 800ebe0:	715a      	strb	r2, [r3, #5]
				HAL_Delay(1500);
 800ebe2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800ebe6:	f7f1 fb93 	bl	8000310 <HAL_Delay>
				HAL_GPIO_WritePin(SW3_GPIO_Port, SW3_Pin, GPIO_PIN_RESET);
 800ebea:	2200      	movs	r2, #0
 800ebec:	2101      	movs	r1, #1
 800ebee:	484c      	ldr	r0, [pc, #304]	; (800ed20 <main+0x320>)
 800ebf0:	f7f6 fed7 	bl	80059a2 <HAL_GPIO_WritePin>
				Interconnect_Data.tsas = 0;
 800ebf4:	4b4e      	ldr	r3, [pc, #312]	; (800ed30 <main+0x330>)
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	715a      	strb	r2, [r3, #5]
				//buzzed=0;
				 //Interconnect_Data.tsas=1;
			//	 if (buzzed==0) HAL_TIM_Base_Start_IT(&htim6);
			}
			break;
 800ebfa:	e068      	b.n	800ecce <main+0x2ce>
		case 6:		  /// all OK driving mode

			if ((BBOX_status_Data.TSMS < 1)) {
 800ebfc:	4b4d      	ldr	r3, [pc, #308]	; (800ed34 <main+0x334>)
 800ebfe:	781b      	ldrb	r3, [r3, #0]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d108      	bne.n	800ec16 <main+0x216>
				Interconnect_Data.car_state = 1;
 800ec04:	4b4a      	ldr	r3, [pc, #296]	; (800ed30 <main+0x330>)
 800ec06:	2201      	movs	r2, #1
 800ec08:	701a      	strb	r2, [r3, #0]

				Interconnect_Data.tsas = 0;
 800ec0a:	4b49      	ldr	r3, [pc, #292]	; (800ed30 <main+0x330>)
 800ec0c:	2200      	movs	r2, #0
 800ec0e:	715a      	strb	r2, [r3, #5]
				rtd_ok=0;
 800ec10:	4b4a      	ldr	r3, [pc, #296]	; (800ed3c <main+0x33c>)
 800ec12:	2200      	movs	r2, #0
 800ec14:	701a      	strb	r2, [r3, #0]
			}
			if (((FU_Values_1_Data.apps1 - FU_Values_1_Data.apps2) > 20)
 800ec16:	4b4a      	ldr	r3, [pc, #296]	; (800ed40 <main+0x340>)
 800ec18:	781b      	ldrb	r3, [r3, #0]
 800ec1a:	461a      	mov	r2, r3
 800ec1c:	4b48      	ldr	r3, [pc, #288]	; (800ed40 <main+0x340>)
 800ec1e:	785b      	ldrb	r3, [r3, #1]
 800ec20:	1ad3      	subs	r3, r2, r3
 800ec22:	2b14      	cmp	r3, #20
 800ec24:	dc07      	bgt.n	800ec36 <main+0x236>
					|| ((FU_Values_1_Data.apps2 - FU_Values_1_Data.apps1) > 20))
 800ec26:	4b46      	ldr	r3, [pc, #280]	; (800ed40 <main+0x340>)
 800ec28:	785b      	ldrb	r3, [r3, #1]
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	4b44      	ldr	r3, [pc, #272]	; (800ed40 <main+0x340>)
 800ec2e:	781b      	ldrb	r3, [r3, #0]
 800ec30:	1ad3      	subs	r3, r2, r3
 800ec32:	2b14      	cmp	r3, #20
 800ec34:	dd4d      	ble.n	800ecd2 <main+0x2d2>
				Interconnect_Data.car_state = 7;
 800ec36:	4b3e      	ldr	r3, [pc, #248]	; (800ed30 <main+0x330>)
 800ec38:	2207      	movs	r2, #7
 800ec3a:	701a      	strb	r2, [r3, #0]
			/*
			if (((FU_Values_1_Data.brake1 + FU_Values_1_Data.brake2) > 6)
					&& ((FU_Values_1_Data.apps1 + FU_Values_1_Data.apps2) > 50))
				Interconnect_Data.car_state = 8;
*/
			break;
 800ec3c:	e049      	b.n	800ecd2 <main+0x2d2>
		case 7:		  ///implausability check acc1 nad acc2

			if ((BBOX_status_Data.TSMS < 1)) {
 800ec3e:	4b3d      	ldr	r3, [pc, #244]	; (800ed34 <main+0x334>)
 800ec40:	781b      	ldrb	r3, [r3, #0]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d109      	bne.n	800ec5a <main+0x25a>
				Interconnect_Data.car_state = 1;
 800ec46:	4b3a      	ldr	r3, [pc, #232]	; (800ed30 <main+0x330>)
 800ec48:	2201      	movs	r2, #1
 800ec4a:	701a      	strb	r2, [r3, #0]

				HAL_Delay(1000);
 800ec4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ec50:	f7f1 fb5e 	bl	8000310 <HAL_Delay>
				Interconnect_Data.tsas = 0;
 800ec54:	4b36      	ldr	r3, [pc, #216]	; (800ed30 <main+0x330>)
 800ec56:	2200      	movs	r2, #0
 800ec58:	715a      	strb	r2, [r3, #5]
			}
			if (((FU_Values_1_Data.apps1 - FU_Values_1_Data.apps2) > 20)
 800ec5a:	4b39      	ldr	r3, [pc, #228]	; (800ed40 <main+0x340>)
 800ec5c:	781b      	ldrb	r3, [r3, #0]
 800ec5e:	461a      	mov	r2, r3
 800ec60:	4b37      	ldr	r3, [pc, #220]	; (800ed40 <main+0x340>)
 800ec62:	785b      	ldrb	r3, [r3, #1]
 800ec64:	1ad3      	subs	r3, r2, r3
 800ec66:	2b14      	cmp	r3, #20
 800ec68:	dc07      	bgt.n	800ec7a <main+0x27a>
					|| ((FU_Values_1_Data.apps2 - FU_Values_1_Data.apps1) > 20)
 800ec6a:	4b35      	ldr	r3, [pc, #212]	; (800ed40 <main+0x340>)
 800ec6c:	785b      	ldrb	r3, [r3, #1]
 800ec6e:	461a      	mov	r2, r3
 800ec70:	4b33      	ldr	r3, [pc, #204]	; (800ed40 <main+0x340>)
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	1ad3      	subs	r3, r2, r3
 800ec76:	2b14      	cmp	r3, #20
 800ec78:	dd03      	ble.n	800ec82 <main+0x282>
					)//|| (FU_Values_1_Data.error > 0))
				Interconnect_Data.car_state = 7;
 800ec7a:	4b2d      	ldr	r3, [pc, #180]	; (800ed30 <main+0x330>)
 800ec7c:	2207      	movs	r2, #7
 800ec7e:	701a      	strb	r2, [r3, #0]
			else
				Interconnect_Data.car_state = 6;
			break;
 800ec80:	e02a      	b.n	800ecd8 <main+0x2d8>
				Interconnect_Data.car_state = 6;
 800ec82:	4b2b      	ldr	r3, [pc, #172]	; (800ed30 <main+0x330>)
 800ec84:	2206      	movs	r2, #6
 800ec86:	701a      	strb	r2, [r3, #0]
			break;
 800ec88:	e026      	b.n	800ecd8 <main+0x2d8>
		case 8:		  ///plausability check acc and brake

			if ((BBOX_status_Data.TSMS < 1)) {
 800ec8a:	4b2a      	ldr	r3, [pc, #168]	; (800ed34 <main+0x334>)
 800ec8c:	781b      	ldrb	r3, [r3, #0]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d109      	bne.n	800eca6 <main+0x2a6>
				Interconnect_Data.car_state = 1;
 800ec92:	4b27      	ldr	r3, [pc, #156]	; (800ed30 <main+0x330>)
 800ec94:	2201      	movs	r2, #1
 800ec96:	701a      	strb	r2, [r3, #0]
				HAL_Delay(1000);
 800ec98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ec9c:	f7f1 fb38 	bl	8000310 <HAL_Delay>
				Interconnect_Data.tsas = 0;
 800eca0:	4b23      	ldr	r3, [pc, #140]	; (800ed30 <main+0x330>)
 800eca2:	2200      	movs	r2, #0
 800eca4:	715a      	strb	r2, [r3, #5]
			}
			if ((FU_Values_1_Data.apps1 + FU_Values_1_Data.apps2) < 11)
 800eca6:	4b26      	ldr	r3, [pc, #152]	; (800ed40 <main+0x340>)
 800eca8:	781b      	ldrb	r3, [r3, #0]
 800ecaa:	461a      	mov	r2, r3
 800ecac:	4b24      	ldr	r3, [pc, #144]	; (800ed40 <main+0x340>)
 800ecae:	785b      	ldrb	r3, [r3, #1]
 800ecb0:	4413      	add	r3, r2
 800ecb2:	2b0a      	cmp	r3, #10
 800ecb4:	dc0f      	bgt.n	800ecd6 <main+0x2d6>
				Interconnect_Data.car_state = 6;
 800ecb6:	4b1e      	ldr	r3, [pc, #120]	; (800ed30 <main+0x330>)
 800ecb8:	2206      	movs	r2, #6
 800ecba:	701a      	strb	r2, [r3, #0]
			break;
 800ecbc:	e00b      	b.n	800ecd6 <main+0x2d6>
		default:
			break;
 800ecbe:	bf00      	nop
 800ecc0:	e00a      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecc2:	bf00      	nop
 800ecc4:	e008      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecc6:	bf00      	nop
 800ecc8:	e006      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecca:	bf00      	nop
 800eccc:	e004      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecce:	bf00      	nop
 800ecd0:	e002      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecd2:	bf00      	nop
 800ecd4:	e000      	b.n	800ecd8 <main+0x2d8>
			break;
 800ecd6:	bf00      	nop
		}

		//zopnutie brzdoveho svetla
		if ((FU_Values_1_Data.brake1 > 3) || (FU_Values_1_Data.brake2 > 3)) {
 800ecd8:	4b19      	ldr	r3, [pc, #100]	; (800ed40 <main+0x340>)
 800ecda:	789b      	ldrb	r3, [r3, #2]
 800ecdc:	2b03      	cmp	r3, #3
 800ecde:	d803      	bhi.n	800ece8 <main+0x2e8>
 800ece0:	4b17      	ldr	r3, [pc, #92]	; (800ed40 <main+0x340>)
 800ece2:	78db      	ldrb	r3, [r3, #3]
 800ece4:	2b03      	cmp	r3, #3
 800ece6:	d92f      	bls.n	800ed48 <main+0x348>
			Interconnect_Data.brake_red = 1;
 800ece8:	4b11      	ldr	r3, [pc, #68]	; (800ed30 <main+0x330>)
 800ecea:	2201      	movs	r2, #1
 800ecec:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(SW4_GPIO_Port, SW4_Pin, GPIO_PIN_SET); //red
 800ecee:	2201      	movs	r2, #1
 800ecf0:	2108      	movs	r1, #8
 800ecf2:	480e      	ldr	r0, [pc, #56]	; (800ed2c <main+0x32c>)
 800ecf4:	f7f6 fe55 	bl	80059a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SW5_GPIO_Port,SW5_Pin,GPIO_PIN_RESET);  // white turn off
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	2104      	movs	r1, #4
 800ecfc:	480b      	ldr	r0, [pc, #44]	; (800ed2c <main+0x32c>)
 800ecfe:	f7f6 fe50 	bl	80059a2 <HAL_GPIO_WritePin>
			Interconnect_Data.brake_white=0;
 800ed02:	4b0b      	ldr	r3, [pc, #44]	; (800ed30 <main+0x330>)
 800ed04:	2200      	movs	r2, #0
 800ed06:	711a      	strb	r2, [r3, #4]
 800ed08:	e026      	b.n	800ed58 <main+0x358>
 800ed0a:	bf00      	nop
 800ed0c:	2000032c 	.word	0x2000032c
 800ed10:	200000c4 	.word	0x200000c4
 800ed14:	200000a0 	.word	0x200000a0
 800ed18:	200001d8 	.word	0x200001d8
 800ed1c:	20000394 	.word	0x20000394
 800ed20:	40010800 	.word	0x40010800
 800ed24:	20000140 	.word	0x20000140
 800ed28:	20000194 	.word	0x20000194
 800ed2c:	40011000 	.word	0x40011000
 800ed30:	20000088 	.word	0x20000088
 800ed34:	20000044 	.word	0x20000044
 800ed38:	2000007c 	.word	0x2000007c
 800ed3c:	2000009a 	.word	0x2000009a
 800ed40:	20000054 	.word	0x20000054
 800ed44:	20000097 	.word	0x20000097
		}
		else {
			Interconnect_Data.brake_red = 0;
 800ed48:	4b8d      	ldr	r3, [pc, #564]	; (800ef80 <main+0x580>)
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(SW4_GPIO_Port, SW4_Pin, GPIO_PIN_RESET); //red
 800ed4e:	2200      	movs	r2, #0
 800ed50:	2108      	movs	r1, #8
 800ed52:	488c      	ldr	r0, [pc, #560]	; (800ef84 <main+0x584>)
 800ed54:	f7f6 fe25 	bl	80059a2 <HAL_GPIO_WritePin>
		}

		if((Interconnect_Data.car_state<3)&&(Interconnect_Data.brake_red==0)) {
 800ed58:	4b89      	ldr	r3, [pc, #548]	; (800ef80 <main+0x580>)
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	2b02      	cmp	r3, #2
 800ed5e:	d80c      	bhi.n	800ed7a <main+0x37a>
 800ed60:	4b87      	ldr	r3, [pc, #540]	; (800ef80 <main+0x580>)
 800ed62:	78db      	ldrb	r3, [r3, #3]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d108      	bne.n	800ed7a <main+0x37a>
			HAL_GPIO_WritePin(SW5_GPIO_Port,SW5_Pin,GPIO_PIN_SET);
 800ed68:	2201      	movs	r2, #1
 800ed6a:	2104      	movs	r1, #4
 800ed6c:	4885      	ldr	r0, [pc, #532]	; (800ef84 <main+0x584>)
 800ed6e:	f7f6 fe18 	bl	80059a2 <HAL_GPIO_WritePin>
			Interconnect_Data.brake_white=1;
 800ed72:	4b83      	ldr	r3, [pc, #524]	; (800ef80 <main+0x580>)
 800ed74:	2201      	movs	r2, #1
 800ed76:	711a      	strb	r2, [r3, #4]
 800ed78:	e007      	b.n	800ed8a <main+0x38a>
		}

		else {
			HAL_GPIO_WritePin(SW5_GPIO_Port,SW5_Pin,GPIO_PIN_RESET);
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	2104      	movs	r1, #4
 800ed7e:	4881      	ldr	r0, [pc, #516]	; (800ef84 <main+0x584>)
 800ed80:	f7f6 fe0f 	bl	80059a2 <HAL_GPIO_WritePin>
			Interconnect_Data.brake_white=0;
 800ed84:	4b7e      	ldr	r3, [pc, #504]	; (800ef80 <main+0x580>)
 800ed86:	2200      	movs	r2, #0
 800ed88:	711a      	strb	r2, [r3, #4]
		}


		water_pump();
 800ed8a:	f001 faf9 	bl	8010380 <water_pump>

		(HAL_GPIO_ReadPin(KSW_L_GPIO_Port,KSW_L_Pin))? (Interconnect_Data.killswitch_L=0):(Interconnect_Data.killswitch_L=1);
 800ed8e:	2180      	movs	r1, #128	; 0x80
 800ed90:	487d      	ldr	r0, [pc, #500]	; (800ef88 <main+0x588>)
 800ed92:	f7f6 fdef 	bl	8005974 <HAL_GPIO_ReadPin>
 800ed96:	4603      	mov	r3, r0
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d003      	beq.n	800eda4 <main+0x3a4>
 800ed9c:	4b78      	ldr	r3, [pc, #480]	; (800ef80 <main+0x580>)
 800ed9e:	2200      	movs	r2, #0
 800eda0:	71da      	strb	r2, [r3, #7]
 800eda2:	e002      	b.n	800edaa <main+0x3aa>
 800eda4:	4b76      	ldr	r3, [pc, #472]	; (800ef80 <main+0x580>)
 800eda6:	2201      	movs	r2, #1
 800eda8:	71da      	strb	r2, [r3, #7]
		(HAL_GPIO_ReadPin(KSW_R_GPIO_Port,KSW_R_Pin))?(Interconnect_Data.killswitch_R=0):(Interconnect_Data.killswitch_R=1);
 800edaa:	2140      	movs	r1, #64	; 0x40
 800edac:	4876      	ldr	r0, [pc, #472]	; (800ef88 <main+0x588>)
 800edae:	f7f6 fde1 	bl	8005974 <HAL_GPIO_ReadPin>
 800edb2:	4603      	mov	r3, r0
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d003      	beq.n	800edc0 <main+0x3c0>
 800edb8:	4b71      	ldr	r3, [pc, #452]	; (800ef80 <main+0x580>)
 800edba:	2200      	movs	r2, #0
 800edbc:	719a      	strb	r2, [r3, #6]
 800edbe:	e002      	b.n	800edc6 <main+0x3c6>
 800edc0:	4b6f      	ldr	r3, [pc, #444]	; (800ef80 <main+0x580>)
 800edc2:	2201      	movs	r2, #1
 800edc4:	719a      	strb	r2, [r3, #6]
		(HAL_GPIO_ReadPin(BSPD_OK_GPIO_Port,BSPD_OK_Pin))?(BSPD_OK=1):(BSPD_OK=0);
 800edc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 800edca:	486f      	ldr	r0, [pc, #444]	; (800ef88 <main+0x588>)
 800edcc:	f7f6 fdd2 	bl	8005974 <HAL_GPIO_ReadPin>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d003      	beq.n	800edde <main+0x3de>
 800edd6:	4b6d      	ldr	r3, [pc, #436]	; (800ef8c <main+0x58c>)
 800edd8:	2201      	movs	r2, #1
 800edda:	701a      	strb	r2, [r3, #0]
 800eddc:	e002      	b.n	800ede4 <main+0x3e4>
 800edde:	4b6b      	ldr	r3, [pc, #428]	; (800ef8c <main+0x58c>)
 800ede0:	2200      	movs	r2, #0
 800ede2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, (uint8_t*)&BMS_Data,(uint16_t) sizeof(MESSAGE));
 800ede4:	221a      	movs	r2, #26
 800ede6:	496a      	ldr	r1, [pc, #424]	; (800ef90 <main+0x590>)
 800ede8:	486a      	ldr	r0, [pc, #424]	; (800ef94 <main+0x594>)
 800edea:	f7fd fc0d 	bl	800c608 <HAL_UART_Receive_IT>

		LV_voltage=0;
 800edee:	4b6a      	ldr	r3, [pc, #424]	; (800ef98 <main+0x598>)
 800edf0:	2200      	movs	r2, #0
 800edf2:	801a      	strh	r2, [r3, #0]
		for(i=0;i<7;i++) {
 800edf4:	4b69      	ldr	r3, [pc, #420]	; (800ef9c <main+0x59c>)
 800edf6:	2200      	movs	r2, #0
 800edf8:	701a      	strb	r2, [r3, #0]
 800edfa:	e011      	b.n	800ee20 <main+0x420>
			LV_voltage+= BMS_Data.cell_voltage[i];
 800edfc:	4b67      	ldr	r3, [pc, #412]	; (800ef9c <main+0x59c>)
 800edfe:	781b      	ldrb	r3, [r3, #0]
 800ee00:	461a      	mov	r2, r3
 800ee02:	4b63      	ldr	r3, [pc, #396]	; (800ef90 <main+0x590>)
 800ee04:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800ee08:	4b63      	ldr	r3, [pc, #396]	; (800ef98 <main+0x598>)
 800ee0a:	881b      	ldrh	r3, [r3, #0]
 800ee0c:	4413      	add	r3, r2
 800ee0e:	b29a      	uxth	r2, r3
 800ee10:	4b61      	ldr	r3, [pc, #388]	; (800ef98 <main+0x598>)
 800ee12:	801a      	strh	r2, [r3, #0]
		for(i=0;i<7;i++) {
 800ee14:	4b61      	ldr	r3, [pc, #388]	; (800ef9c <main+0x59c>)
 800ee16:	781b      	ldrb	r3, [r3, #0]
 800ee18:	3301      	adds	r3, #1
 800ee1a:	b2da      	uxtb	r2, r3
 800ee1c:	4b5f      	ldr	r3, [pc, #380]	; (800ef9c <main+0x59c>)
 800ee1e:	701a      	strb	r2, [r3, #0]
 800ee20:	4b5e      	ldr	r3, [pc, #376]	; (800ef9c <main+0x59c>)
 800ee22:	781b      	ldrb	r3, [r3, #0]
 800ee24:	2b06      	cmp	r3, #6
 800ee26:	d9e9      	bls.n	800edfc <main+0x3fc>
		}
		Interconnect_Data.susp_RL=LV_voltage;
 800ee28:	4b5b      	ldr	r3, [pc, #364]	; (800ef98 <main+0x598>)
 800ee2a:	881a      	ldrh	r2, [r3, #0]
 800ee2c:	4b54      	ldr	r3, [pc, #336]	; (800ef80 <main+0x580>)
 800ee2e:	819a      	strh	r2, [r3, #12]
		Interconnect_Data.susp_RR=(uint16_t)(BMS_Data.current);
 800ee30:	4b57      	ldr	r3, [pc, #348]	; (800ef90 <main+0x590>)
 800ee32:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800ee36:	b29a      	uxth	r2, r3
 800ee38:	4b51      	ldr	r3, [pc, #324]	; (800ef80 <main+0x580>)
 800ee3a:	815a      	strh	r2, [r3, #10]
		adc_raw_to_mv();
 800ee3c:	f001 fa2c 	bl	8010298 <adc_raw_to_mv>
		print_display();
 800ee40:	f000 ffc4 	bl	800fdcc <print_display>
		tel_send_BBoxPower();
		tel_send_ECU();
		tel_send_INTERKONEKT();
*/
		//otky
						for(u=0;u<5;u++)
 800ee44:	4b56      	ldr	r3, [pc, #344]	; (800efa0 <main+0x5a0>)
 800ee46:	2200      	movs	r2, #0
 800ee48:	701a      	strb	r2, [r3, #0]
 800ee4a:	e029      	b.n	800eea0 <main+0x4a0>
							  	  {
								  	  T_Left=T_Left + Time_Left[u];
 800ee4c:	4b54      	ldr	r3, [pc, #336]	; (800efa0 <main+0x5a0>)
 800ee4e:	781b      	ldrb	r3, [r3, #0]
 800ee50:	4a54      	ldr	r2, [pc, #336]	; (800efa4 <main+0x5a4>)
 800ee52:	00db      	lsls	r3, r3, #3
 800ee54:	4413      	add	r3, r2
 800ee56:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ee5a:	4b53      	ldr	r3, [pc, #332]	; (800efa8 <main+0x5a8>)
 800ee5c:	cb18      	ldmia	r3, {r3, r4}
 800ee5e:	461a      	mov	r2, r3
 800ee60:	4623      	mov	r3, r4
 800ee62:	f002 f841 	bl	8010ee8 <__adddf3>
 800ee66:	4603      	mov	r3, r0
 800ee68:	460c      	mov	r4, r1
 800ee6a:	4a4f      	ldr	r2, [pc, #316]	; (800efa8 <main+0x5a8>)
 800ee6c:	e882 0018 	stmia.w	r2, {r3, r4}
								  	  T_Right=T_Right + Time_Right[u];
 800ee70:	4b4b      	ldr	r3, [pc, #300]	; (800efa0 <main+0x5a0>)
 800ee72:	781b      	ldrb	r3, [r3, #0]
 800ee74:	4a4d      	ldr	r2, [pc, #308]	; (800efac <main+0x5ac>)
 800ee76:	00db      	lsls	r3, r3, #3
 800ee78:	4413      	add	r3, r2
 800ee7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ee7e:	4b4c      	ldr	r3, [pc, #304]	; (800efb0 <main+0x5b0>)
 800ee80:	cb18      	ldmia	r3, {r3, r4}
 800ee82:	461a      	mov	r2, r3
 800ee84:	4623      	mov	r3, r4
 800ee86:	f002 f82f 	bl	8010ee8 <__adddf3>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	460c      	mov	r4, r1
 800ee8e:	4a48      	ldr	r2, [pc, #288]	; (800efb0 <main+0x5b0>)
 800ee90:	e882 0018 	stmia.w	r2, {r3, r4}
						for(u=0;u<5;u++)
 800ee94:	4b42      	ldr	r3, [pc, #264]	; (800efa0 <main+0x5a0>)
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	3301      	adds	r3, #1
 800ee9a:	b2da      	uxtb	r2, r3
 800ee9c:	4b40      	ldr	r3, [pc, #256]	; (800efa0 <main+0x5a0>)
 800ee9e:	701a      	strb	r2, [r3, #0]
 800eea0:	4b3f      	ldr	r3, [pc, #252]	; (800efa0 <main+0x5a0>)
 800eea2:	781b      	ldrb	r3, [r3, #0]
 800eea4:	2b04      	cmp	r3, #4
 800eea6:	d9d1      	bls.n	800ee4c <main+0x44c>
							  	  }
							  T_Left=T_Left/5.0;
 800eea8:	4b3f      	ldr	r3, [pc, #252]	; (800efa8 <main+0x5a8>)
 800eeaa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eeae:	f04f 0200 	mov.w	r2, #0
 800eeb2:	4b40      	ldr	r3, [pc, #256]	; (800efb4 <main+0x5b4>)
 800eeb4:	f002 faf4 	bl	80114a0 <__aeabi_ddiv>
 800eeb8:	4603      	mov	r3, r0
 800eeba:	460c      	mov	r4, r1
 800eebc:	4a3a      	ldr	r2, [pc, #232]	; (800efa8 <main+0x5a8>)
 800eebe:	e882 0018 	stmia.w	r2, {r3, r4}
							  T_Right=T_Right/5.0;
 800eec2:	4b3b      	ldr	r3, [pc, #236]	; (800efb0 <main+0x5b0>)
 800eec4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eec8:	f04f 0200 	mov.w	r2, #0
 800eecc:	4b39      	ldr	r3, [pc, #228]	; (800efb4 <main+0x5b4>)
 800eece:	f002 fae7 	bl	80114a0 <__aeabi_ddiv>
 800eed2:	4603      	mov	r3, r0
 800eed4:	460c      	mov	r4, r1
 800eed6:	4a36      	ldr	r2, [pc, #216]	; (800efb0 <main+0x5b0>)
 800eed8:	e882 0018 	stmia.w	r2, {r3, r4}
							  if (T_Left!=0)  //(T_Left!=0) && (T_Right!=0)
 800eedc:	4b32      	ldr	r3, [pc, #200]	; (800efa8 <main+0x5a8>)
 800eede:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eee2:	f04f 0200 	mov.w	r2, #0
 800eee6:	f04f 0300 	mov.w	r3, #0
 800eeea:	f002 fc17 	bl	801171c <__aeabi_dcmpeq>
 800eeee:	4603      	mov	r3, r0
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d135      	bne.n	800ef60 <main+0x560>
							  {
							  wheel_RPM_Data.rear_left = ((10000*obvod)/((T_Left)*TEETH));  	 // m/s
 800eef4:	4b2c      	ldr	r3, [pc, #176]	; (800efa8 <main+0x5a8>)
 800eef6:	e9d3 0100 	ldrd	r0, r1, [r3]
 800eefa:	f04f 0200 	mov.w	r2, #0
 800eefe:	4b2e      	ldr	r3, [pc, #184]	; (800efb8 <main+0x5b8>)
 800ef00:	f002 f9a4 	bl	801124c <__aeabi_dmul>
 800ef04:	4603      	mov	r3, r0
 800ef06:	460c      	mov	r4, r1
 800ef08:	461a      	mov	r2, r3
 800ef0a:	4623      	mov	r3, r4
 800ef0c:	a11a      	add	r1, pc, #104	; (adr r1, 800ef78 <main+0x578>)
 800ef0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef12:	f002 fac5 	bl	80114a0 <__aeabi_ddiv>
 800ef16:	4603      	mov	r3, r0
 800ef18:	460c      	mov	r4, r1
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	4621      	mov	r1, r4
 800ef1e:	f002 fc2f 	bl	8011780 <__aeabi_d2uiz>
 800ef22:	4603      	mov	r3, r0
 800ef24:	b29a      	uxth	r2, r3
 800ef26:	4b25      	ldr	r3, [pc, #148]	; (800efbc <main+0x5bc>)
 800ef28:	809a      	strh	r2, [r3, #4]
							  wheel_RPM_Data.rear_right = ((10000*obvod)/((T_Right)*TEETH));		//m/s
 800ef2a:	4b21      	ldr	r3, [pc, #132]	; (800efb0 <main+0x5b0>)
 800ef2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ef30:	f04f 0200 	mov.w	r2, #0
 800ef34:	4b20      	ldr	r3, [pc, #128]	; (800efb8 <main+0x5b8>)
 800ef36:	f002 f989 	bl	801124c <__aeabi_dmul>
 800ef3a:	4603      	mov	r3, r0
 800ef3c:	460c      	mov	r4, r1
 800ef3e:	461a      	mov	r2, r3
 800ef40:	4623      	mov	r3, r4
 800ef42:	a10d      	add	r1, pc, #52	; (adr r1, 800ef78 <main+0x578>)
 800ef44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ef48:	f002 faaa 	bl	80114a0 <__aeabi_ddiv>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	460c      	mov	r4, r1
 800ef50:	4618      	mov	r0, r3
 800ef52:	4621      	mov	r1, r4
 800ef54:	f002 fc14 	bl	8011780 <__aeabi_d2uiz>
 800ef58:	4603      	mov	r3, r0
 800ef5a:	b29a      	uxth	r2, r3
 800ef5c:	4b17      	ldr	r3, [pc, #92]	; (800efbc <main+0x5bc>)
 800ef5e:	80da      	strh	r2, [r3, #6]
							  }
							  if(__HAL_TIM_GET_COUNTER(&htim4)>=5000)
 800ef60:	4b17      	ldr	r3, [pc, #92]	; (800efc0 <main+0x5c0>)
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef66:	f241 3287 	movw	r2, #4999	; 0x1387
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	d96c      	bls.n	800f048 <main+0x648>
							  	  {
								  for(u=0;u<5;u++)
 800ef6e:	4b0c      	ldr	r3, [pc, #48]	; (800efa0 <main+0x5a0>)
 800ef70:	2200      	movs	r2, #0
 800ef72:	701a      	strb	r2, [r3, #0]
 800ef74:	e064      	b.n	800f040 <main+0x640>
 800ef76:	bf00      	nop
 800ef78:	00000000 	.word	0x00000000
 800ef7c:	40ccd6c0 	.word	0x40ccd6c0
 800ef80:	20000088 	.word	0x20000088
 800ef84:	40011000 	.word	0x40011000
 800ef88:	40010800 	.word	0x40010800
 800ef8c:	2000009b 	.word	0x2000009b
 800ef90:	20000378 	.word	0x20000378
 800ef94:	200002b4 	.word	0x200002b4
 800ef98:	200002b0 	.word	0x200002b0
 800ef9c:	20000208 	.word	0x20000208
 800efa0:	20000494 	.word	0x20000494
 800efa4:	200002f8 	.word	0x200002f8
 800efa8:	20000370 	.word	0x20000370
 800efac:	20000118 	.word	0x20000118
 800efb0:	20000250 	.word	0x20000250
 800efb4:	40140000 	.word	0x40140000
 800efb8:	40590000 	.word	0x40590000
 800efbc:	2000003c 	.word	0x2000003c
 800efc0:	20000140 	.word	0x20000140
								  	  	  {
								  		  	  Time_Left[u]=0;
 800efc4:	4b33      	ldr	r3, [pc, #204]	; (800f094 <main+0x694>)
 800efc6:	781b      	ldrb	r3, [r3, #0]
 800efc8:	4a33      	ldr	r2, [pc, #204]	; (800f098 <main+0x698>)
 800efca:	00db      	lsls	r3, r3, #3
 800efcc:	441a      	add	r2, r3
 800efce:	f04f 0300 	mov.w	r3, #0
 800efd2:	f04f 0400 	mov.w	r4, #0
 800efd6:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  Time_Right[u]=0;
 800efda:	4b2e      	ldr	r3, [pc, #184]	; (800f094 <main+0x694>)
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	4a2f      	ldr	r2, [pc, #188]	; (800f09c <main+0x69c>)
 800efe0:	00db      	lsls	r3, r3, #3
 800efe2:	441a      	add	r2, r3
 800efe4:	f04f 0300 	mov.w	r3, #0
 800efe8:	f04f 0400 	mov.w	r4, #0
 800efec:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  spd_L=0;
 800eff0:	4a2b      	ldr	r2, [pc, #172]	; (800f0a0 <main+0x6a0>)
 800eff2:	f04f 0300 	mov.w	r3, #0
 800eff6:	f04f 0400 	mov.w	r4, #0
 800effa:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  spd_R=0;
 800effe:	4a29      	ldr	r2, [pc, #164]	; (800f0a4 <main+0x6a4>)
 800f000:	f04f 0300 	mov.w	r3, #0
 800f004:	f04f 0400 	mov.w	r4, #0
 800f008:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  T_Left=0;
 800f00c:	4a26      	ldr	r2, [pc, #152]	; (800f0a8 <main+0x6a8>)
 800f00e:	f04f 0300 	mov.w	r3, #0
 800f012:	f04f 0400 	mov.w	r4, #0
 800f016:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  T_Right=0;
 800f01a:	4a24      	ldr	r2, [pc, #144]	; (800f0ac <main+0x6ac>)
 800f01c:	f04f 0300 	mov.w	r3, #0
 800f020:	f04f 0400 	mov.w	r4, #0
 800f024:	e882 0018 	stmia.w	r2, {r3, r4}
								  		  	  k=0;
 800f028:	4b21      	ldr	r3, [pc, #132]	; (800f0b0 <main+0x6b0>)
 800f02a:	2200      	movs	r2, #0
 800f02c:	701a      	strb	r2, [r3, #0]
								  		  	  j=0;
 800f02e:	4b21      	ldr	r3, [pc, #132]	; (800f0b4 <main+0x6b4>)
 800f030:	2200      	movs	r2, #0
 800f032:	701a      	strb	r2, [r3, #0]
								  for(u=0;u<5;u++)
 800f034:	4b17      	ldr	r3, [pc, #92]	; (800f094 <main+0x694>)
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	3301      	adds	r3, #1
 800f03a:	b2da      	uxtb	r2, r3
 800f03c:	4b15      	ldr	r3, [pc, #84]	; (800f094 <main+0x694>)
 800f03e:	701a      	strb	r2, [r3, #0]
 800f040:	4b14      	ldr	r3, [pc, #80]	; (800f094 <main+0x694>)
 800f042:	781b      	ldrb	r3, [r3, #0]
 800f044:	2b04      	cmp	r3, #4
 800f046:	d9bd      	bls.n	800efc4 <main+0x5c4>
								  	  	  }
							  	  }


				Interconnect_Data.reserve=BBOX_status_Data.STM_temp;
 800f048:	4b1b      	ldr	r3, [pc, #108]	; (800f0b8 <main+0x6b8>)
 800f04a:	f993 300d 	ldrsb.w	r3, [r3, #13]
 800f04e:	b2da      	uxtb	r2, r3
 800f050:	4b1a      	ldr	r3, [pc, #104]	; (800f0bc <main+0x6bc>)
 800f052:	721a      	strb	r2, [r3, #8]


				x=HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_6);
 800f054:	2140      	movs	r1, #64	; 0x40
 800f056:	481a      	ldr	r0, [pc, #104]	; (800f0c0 <main+0x6c0>)
 800f058:	f7f6 fc8c 	bl	8005974 <HAL_GPIO_ReadPin>
 800f05c:	4603      	mov	r3, r0
 800f05e:	461a      	mov	r2, r3
 800f060:	4b18      	ldr	r3, [pc, #96]	; (800f0c4 <main+0x6c4>)
 800f062:	701a      	strb	r2, [r3, #0]





		HAL_UART_Transmit(&huart1, (uint8_t*)&BMS_Data,(uint16_t) sizeof(MESSAGE),10);
 800f064:	230a      	movs	r3, #10
 800f066:	221a      	movs	r2, #26
 800f068:	4917      	ldr	r1, [pc, #92]	; (800f0c8 <main+0x6c8>)
 800f06a:	4818      	ldr	r0, [pc, #96]	; (800f0cc <main+0x6cc>)
 800f06c:	f7fd f94a 	bl	800c304 <HAL_UART_Transmit>

		//HAL_UART_Transmit(&huart1, (uint8_t*)&pokus, 2, 5 );

		Tx_Interconnect_Data(&hcan1, &Interconnect_Data);
 800f070:	4912      	ldr	r1, [pc, #72]	; (800f0bc <main+0x6bc>)
 800f072:	4817      	ldr	r0, [pc, #92]	; (800f0d0 <main+0x6d0>)
 800f074:	f7ff f83d 	bl	800e0f2 <Tx_Interconnect_Data>
		Tx_wheel_RPM_Data(&hcan1,&wheel_RPM_Data);
 800f078:	4916      	ldr	r1, [pc, #88]	; (800f0d4 <main+0x6d4>)
 800f07a:	4815      	ldr	r0, [pc, #84]	; (800f0d0 <main+0x6d0>)
 800f07c:	f7fe fd8a 	bl	800db94 <Tx_wheel_RPM_Data>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800f080:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f084:	4814      	ldr	r0, [pc, #80]	; (800f0d8 <main+0x6d8>)
 800f086:	f7f6 fca4 	bl	80059d2 <HAL_GPIO_TogglePin>
		HAL_Delay(15);
 800f08a:	200f      	movs	r0, #15
 800f08c:	f7f1 f940 	bl	8000310 <HAL_Delay>
  {     HAL_GPIO_WritePin(SW6_GPIO_Port,SW6_Pin,GPIO_PIN_SET);
 800f090:	e518      	b.n	800eac4 <main+0xc4>
 800f092:	bf00      	nop
 800f094:	20000494 	.word	0x20000494
 800f098:	200002f8 	.word	0x200002f8
 800f09c:	20000118 	.word	0x20000118
 800f0a0:	200002a8 	.word	0x200002a8
 800f0a4:	20000188 	.word	0x20000188
 800f0a8:	20000370 	.word	0x20000370
 800f0ac:	20000250 	.word	0x20000250
 800f0b0:	20000190 	.word	0x20000190
 800f0b4:	20000110 	.word	0x20000110
 800f0b8:	20000044 	.word	0x20000044
 800f0bc:	20000088 	.word	0x20000088
 800f0c0:	40010c00 	.word	0x40010c00
 800f0c4:	20000111 	.word	0x20000111
 800f0c8:	20000378 	.word	0x20000378
 800f0cc:	2000020c 	.word	0x2000020c
 800f0d0:	2000032c 	.word	0x2000032c
 800f0d4:	2000003c 	.word	0x2000003c
 800f0d8:	40011000 	.word	0x40011000

0800f0dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f0dc:	b580      	push	{r7, lr}
 800f0de:	b09c      	sub	sp, #112	; 0x70
 800f0e0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800f0e2:	2302      	movs	r3, #2
 800f0e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800f0ea:	2310      	movs	r3, #16
 800f0ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f0f2:	2302      	movs	r3, #2
 800f0f4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800f0f6:	2300      	movs	r3, #0
 800f0f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800f0fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800f0fe:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 800f100:	2300      	movs	r3, #0
 800f102:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f104:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f108:	4618      	mov	r0, r3
 800f10a:	f7f6 fcef 	bl	8005aec <HAL_RCC_OscConfig>
 800f10e:	4603      	mov	r3, r0
 800f110:	2b00      	cmp	r3, #0
 800f112:	d004      	beq.n	800f11e <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f114:	f44f 7105 	mov.w	r1, #532	; 0x214
 800f118:	4822      	ldr	r0, [pc, #136]	; (800f1a4 <SystemClock_Config+0xc8>)
 800f11a:	f001 fb1b 	bl	8010754 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f11e:	230f      	movs	r3, #15
 800f120:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f122:	2302      	movs	r3, #2
 800f124:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800f126:	2300      	movs	r3, #0
 800f128:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800f12a:	2300      	movs	r3, #0
 800f12c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800f12e:	2300      	movs	r3, #0
 800f130:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800f132:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f136:	2101      	movs	r1, #1
 800f138:	4618      	mov	r0, r3
 800f13a:	f7f6 ffd1 	bl	80060e0 <HAL_RCC_ClockConfig>
 800f13e:	4603      	mov	r3, r0
 800f140:	2b00      	cmp	r3, #0
 800f142:	d004      	beq.n	800f14e <SystemClock_Config+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f144:	f240 2122 	movw	r1, #546	; 0x222
 800f148:	4816      	ldr	r0, [pc, #88]	; (800f1a4 <SystemClock_Config+0xc8>)
 800f14a:	f001 fb03 	bl	8010754 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800f14e:	2302      	movs	r3, #2
 800f150:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800f152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f156:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f158:	1d3b      	adds	r3, r7, #4
 800f15a:	4618      	mov	r0, r3
 800f15c:	f7f7 fad4 	bl	8006708 <HAL_RCCEx_PeriphCLKConfig>
 800f160:	4603      	mov	r3, r0
 800f162:	2b00      	cmp	r3, #0
 800f164:	d004      	beq.n	800f170 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f166:	f240 2129 	movw	r1, #553	; 0x229
 800f16a:	480e      	ldr	r0, [pc, #56]	; (800f1a4 <SystemClock_Config+0xc8>)
 800f16c:	f001 faf2 	bl	8010754 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800f170:	f7f7 f98e 	bl	8006490 <HAL_RCC_GetHCLKFreq>
 800f174:	4602      	mov	r2, r0
 800f176:	4b0c      	ldr	r3, [pc, #48]	; (800f1a8 <SystemClock_Config+0xcc>)
 800f178:	fba3 2302 	umull	r2, r3, r3, r2
 800f17c:	099b      	lsrs	r3, r3, #6
 800f17e:	4618      	mov	r0, r3
 800f180:	f7f4 ff15 	bl	8003fae <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800f184:	2004      	movs	r0, #4
 800f186:	f7f4 ff75 	bl	8004074 <HAL_SYSTICK_CLKSourceConfig>

    /**Configure the Systick interrupt time 
    */
  __HAL_RCC_PLLI2S_ENABLE();
 800f18a:	4b08      	ldr	r3, [pc, #32]	; (800f1ac <SystemClock_Config+0xd0>)
 800f18c:	2201      	movs	r2, #1
 800f18e:	601a      	str	r2, [r3, #0]

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800f190:	2200      	movs	r2, #0
 800f192:	2100      	movs	r1, #0
 800f194:	f04f 30ff 	mov.w	r0, #4294967295
 800f198:	f7f4 fecb 	bl	8003f32 <HAL_NVIC_SetPriority>
}
 800f19c:	bf00      	nop
 800f19e:	3770      	adds	r7, #112	; 0x70
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	bd80      	pop	{r7, pc}
 800f1a4:	08011b68 	.word	0x08011b68
 800f1a8:	10624dd3 	.word	0x10624dd3
 800f1ac:	42420070 	.word	0x42420070

0800f1b0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	af00      	add	r7, sp, #0
  /* CAN1_TX_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	2100      	movs	r1, #0
 800f1b8:	2013      	movs	r0, #19
 800f1ba:	f7f4 feba 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800f1be:	2013      	movs	r0, #19
 800f1c0:	f7f4 fed3 	bl	8003f6a <HAL_NVIC_EnableIRQ>
  /* CAN1_RX1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	2100      	movs	r1, #0
 800f1c8:	2015      	movs	r0, #21
 800f1ca:	f7f4 feb2 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800f1ce:	2015      	movs	r0, #21
 800f1d0:	f7f4 fecb 	bl	8003f6a <HAL_NVIC_EnableIRQ>
  /* CAN1_RX0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800f1d4:	2200      	movs	r2, #0
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	2014      	movs	r0, #20
 800f1da:	f7f4 feaa 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800f1de:	2014      	movs	r0, #20
 800f1e0:	f7f4 fec3 	bl	8003f6a <HAL_NVIC_EnableIRQ>
  /* CAN1_SCE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800f1e4:	2200      	movs	r2, #0
 800f1e6:	2100      	movs	r1, #0
 800f1e8:	2016      	movs	r0, #22
 800f1ea:	f7f4 fea2 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800f1ee:	2016      	movs	r0, #22
 800f1f0:	f7f4 febb 	bl	8003f6a <HAL_NVIC_EnableIRQ>
}
 800f1f4:	bf00      	nop
 800f1f6:	bd80      	pop	{r7, pc}

0800f1f8 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b084      	sub	sp, #16
 800f1fc:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800f1fe:	4b36      	ldr	r3, [pc, #216]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f200:	4a36      	ldr	r2, [pc, #216]	; (800f2dc <MX_ADC1_Init+0xe4>)
 800f202:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800f204:	4b34      	ldr	r3, [pc, #208]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f20a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800f20c:	4b32      	ldr	r3, [pc, #200]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f20e:	2201      	movs	r2, #1
 800f210:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f212:	4b31      	ldr	r3, [pc, #196]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f214:	2200      	movs	r2, #0
 800f216:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f218:	4b2f      	ldr	r3, [pc, #188]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f21a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800f21e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f220:	4b2d      	ldr	r3, [pc, #180]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f222:	2200      	movs	r2, #0
 800f224:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800f226:	4b2c      	ldr	r3, [pc, #176]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f228:	2204      	movs	r2, #4
 800f22a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f22c:	482a      	ldr	r0, [pc, #168]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f22e:	f7f1 f93d 	bl	80004ac <HAL_ADC_Init>
 800f232:	4603      	mov	r3, r0
 800f234:	2b00      	cmp	r3, #0
 800f236:	d004      	beq.n	800f242 <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f238:	f240 2161 	movw	r1, #609	; 0x261
 800f23c:	4828      	ldr	r0, [pc, #160]	; (800f2e0 <MX_ADC1_Init+0xe8>)
 800f23e:	f001 fa89 	bl	8010754 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_8;
 800f242:	2308      	movs	r3, #8
 800f244:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800f246:	2301      	movs	r3, #1
 800f248:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 800f24a:	2304      	movs	r3, #4
 800f24c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f24e:	1d3b      	adds	r3, r7, #4
 800f250:	4619      	mov	r1, r3
 800f252:	4821      	ldr	r0, [pc, #132]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f254:	f7f1 ffea 	bl	800122c <HAL_ADC_ConfigChannel>
 800f258:	4603      	mov	r3, r0
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d004      	beq.n	800f268 <MX_ADC1_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f25e:	f240 216b 	movw	r1, #619	; 0x26b
 800f262:	481f      	ldr	r0, [pc, #124]	; (800f2e0 <MX_ADC1_Init+0xe8>)
 800f264:	f001 fa76 	bl	8010754 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 800f268:	230e      	movs	r3, #14
 800f26a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800f26c:	2302      	movs	r3, #2
 800f26e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f270:	1d3b      	adds	r3, r7, #4
 800f272:	4619      	mov	r1, r3
 800f274:	4818      	ldr	r0, [pc, #96]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f276:	f7f1 ffd9 	bl	800122c <HAL_ADC_ConfigChannel>
 800f27a:	4603      	mov	r3, r0
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d004      	beq.n	800f28a <MX_ADC1_Init+0x92>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f280:	f44f 711d 	mov.w	r1, #628	; 0x274
 800f284:	4816      	ldr	r0, [pc, #88]	; (800f2e0 <MX_ADC1_Init+0xe8>)
 800f286:	f001 fa65 	bl	8010754 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 800f28a:	230f      	movs	r3, #15
 800f28c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800f28e:	2303      	movs	r3, #3
 800f290:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f292:	1d3b      	adds	r3, r7, #4
 800f294:	4619      	mov	r1, r3
 800f296:	4810      	ldr	r0, [pc, #64]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f298:	f7f1 ffc8 	bl	800122c <HAL_ADC_ConfigChannel>
 800f29c:	4603      	mov	r3, r0
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d004      	beq.n	800f2ac <MX_ADC1_Init+0xb4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f2a2:	f240 217d 	movw	r1, #637	; 0x27d
 800f2a6:	480e      	ldr	r0, [pc, #56]	; (800f2e0 <MX_ADC1_Init+0xe8>)
 800f2a8:	f001 fa54 	bl	8010754 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800f2ac:	2310      	movs	r3, #16
 800f2ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800f2b0:	2304      	movs	r3, #4
 800f2b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f2b4:	1d3b      	adds	r3, r7, #4
 800f2b6:	4619      	mov	r1, r3
 800f2b8:	4807      	ldr	r0, [pc, #28]	; (800f2d8 <MX_ADC1_Init+0xe0>)
 800f2ba:	f7f1 ffb7 	bl	800122c <HAL_ADC_ConfigChannel>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d004      	beq.n	800f2ce <MX_ADC1_Init+0xd6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f2c4:	f240 2186 	movw	r1, #646	; 0x286
 800f2c8:	4805      	ldr	r0, [pc, #20]	; (800f2e0 <MX_ADC1_Init+0xe8>)
 800f2ca:	f001 fa43 	bl	8010754 <_Error_Handler>
  }

}
 800f2ce:	bf00      	nop
 800f2d0:	3710      	adds	r7, #16
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop
 800f2d8:	200001d8 	.word	0x200001d8
 800f2dc:	40012400 	.word	0x40012400
 800f2e0:	08011b68 	.word	0x08011b68

0800f2e4 <MX_CAN1_Init>:

/* CAN1 init function */
static void MX_CAN1_Init(void)
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800f2e8:	4b19      	ldr	r3, [pc, #100]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f2ea:	4a1a      	ldr	r2, [pc, #104]	; (800f354 <MX_CAN1_Init+0x70>)
 800f2ec:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 800f2ee:	4b18      	ldr	r3, [pc, #96]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f2f0:	2209      	movs	r2, #9
 800f2f2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800f2f4:	4b16      	ldr	r3, [pc, #88]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f2f6:	2200      	movs	r2, #0
 800f2f8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SJW = CAN_SJW_1TQ;
 800f2fa:	4b15      	ldr	r3, [pc, #84]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f2fc:	2200      	movs	r2, #0
 800f2fe:	60da      	str	r2, [r3, #12]
  hcan1.Init.BS1 = CAN_BS1_5TQ;
 800f300:	4b13      	ldr	r3, [pc, #76]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f302:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800f306:	611a      	str	r2, [r3, #16]
  hcan1.Init.BS2 = CAN_BS2_2TQ;
 800f308:	4b11      	ldr	r3, [pc, #68]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f30a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f30e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TTCM = DISABLE;
 800f310:	4b0f      	ldr	r3, [pc, #60]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f312:	2200      	movs	r2, #0
 800f314:	619a      	str	r2, [r3, #24]
  hcan1.Init.ABOM = DISABLE;
 800f316:	4b0e      	ldr	r3, [pc, #56]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f318:	2200      	movs	r2, #0
 800f31a:	61da      	str	r2, [r3, #28]
  hcan1.Init.AWUM = DISABLE;
 800f31c:	4b0c      	ldr	r3, [pc, #48]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f31e:	2200      	movs	r2, #0
 800f320:	621a      	str	r2, [r3, #32]
  hcan1.Init.NART = DISABLE;
 800f322:	4b0b      	ldr	r3, [pc, #44]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f324:	2200      	movs	r2, #0
 800f326:	625a      	str	r2, [r3, #36]	; 0x24
  hcan1.Init.RFLM = DISABLE;
 800f328:	4b09      	ldr	r3, [pc, #36]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f32a:	2200      	movs	r2, #0
 800f32c:	629a      	str	r2, [r3, #40]	; 0x28
  hcan1.Init.TXFP = DISABLE;
 800f32e:	4b08      	ldr	r3, [pc, #32]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f330:	2200      	movs	r2, #0
 800f332:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800f334:	4806      	ldr	r0, [pc, #24]	; (800f350 <MX_CAN1_Init+0x6c>)
 800f336:	f7f3 f83f 	bl	80023b8 <HAL_CAN_Init>
 800f33a:	4603      	mov	r3, r0
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d004      	beq.n	800f34a <MX_CAN1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f340:	f240 219d 	movw	r1, #669	; 0x29d
 800f344:	4804      	ldr	r0, [pc, #16]	; (800f358 <MX_CAN1_Init+0x74>)
 800f346:	f001 fa05 	bl	8010754 <_Error_Handler>
  }

}
 800f34a:	bf00      	nop
 800f34c:	bd80      	pop	{r7, pc}
 800f34e:	bf00      	nop
 800f350:	2000032c 	.word	0x2000032c
 800f354:	40006400 	.word	0x40006400
 800f358:	08011b68 	.word	0x08011b68

0800f35c <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b086      	sub	sp, #24
 800f360:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800f362:	4b22      	ldr	r3, [pc, #136]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f364:	4a22      	ldr	r2, [pc, #136]	; (800f3f0 <MX_TIM3_Init+0x94>)
 800f366:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3600;
 800f368:	4b20      	ldr	r3, [pc, #128]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f36a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800f36e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f370:	4b1e      	ldr	r3, [pc, #120]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f372:	2200      	movs	r2, #0
 800f374:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800f376:	4b1d      	ldr	r3, [pc, #116]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f378:	f242 7210 	movw	r2, #10000	; 0x2710
 800f37c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f37e:	4b1b      	ldr	r3, [pc, #108]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f380:	2200      	movs	r2, #0
 800f382:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f384:	4b19      	ldr	r3, [pc, #100]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f386:	2200      	movs	r2, #0
 800f388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800f38a:	4818      	ldr	r0, [pc, #96]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f38c:	f7f7 fde8 	bl	8006f60 <HAL_TIM_Base_Init>
 800f390:	4603      	mov	r3, r0
 800f392:	2b00      	cmp	r3, #0
 800f394:	d004      	beq.n	800f3a0 <MX_TIM3_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f396:	f240 21b1 	movw	r1, #689	; 0x2b1
 800f39a:	4816      	ldr	r0, [pc, #88]	; (800f3f4 <MX_TIM3_Init+0x98>)
 800f39c:	f001 f9da 	bl	8010754 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f3a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f3a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800f3a6:	f107 0308 	add.w	r3, r7, #8
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	480f      	ldr	r0, [pc, #60]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f3ae:	f7fa fc65 	bl	8009c7c <HAL_TIM_ConfigClockSource>
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d004      	beq.n	800f3c2 <MX_TIM3_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f3b8:	f240 21b7 	movw	r1, #695	; 0x2b7
 800f3bc:	480d      	ldr	r0, [pc, #52]	; (800f3f4 <MX_TIM3_Init+0x98>)
 800f3be:	f001 f9c9 	bl	8010754 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800f3ca:	463b      	mov	r3, r7
 800f3cc:	4619      	mov	r1, r3
 800f3ce:	4807      	ldr	r0, [pc, #28]	; (800f3ec <MX_TIM3_Init+0x90>)
 800f3d0:	f7fc fd64 	bl	800be9c <HAL_TIMEx_MasterConfigSynchronization>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d004      	beq.n	800f3e4 <MX_TIM3_Init+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f3da:	f240 21be 	movw	r1, #702	; 0x2be
 800f3de:	4805      	ldr	r0, [pc, #20]	; (800f3f4 <MX_TIM3_Init+0x98>)
 800f3e0:	f001 f9b8 	bl	8010754 <_Error_Handler>
  }

}
 800f3e4:	bf00      	nop
 800f3e6:	3718      	adds	r7, #24
 800f3e8:	46bd      	mov	sp, r7
 800f3ea:	bd80      	pop	{r7, pc}
 800f3ec:	20000194 	.word	0x20000194
 800f3f0:	40000400 	.word	0x40000400
 800f3f4:	08011b68 	.word	0x08011b68

0800f3f8 <MX_TIM4_Init>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b08a      	sub	sp, #40	; 0x28
 800f3fc:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim4.Instance = TIM4;
 800f3fe:	4b48      	ldr	r3, [pc, #288]	; (800f520 <MX_TIM4_Init+0x128>)
 800f400:	4a48      	ldr	r2, [pc, #288]	; (800f524 <MX_TIM4_Init+0x12c>)
 800f402:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3600;
 800f404:	4b46      	ldr	r3, [pc, #280]	; (800f520 <MX_TIM4_Init+0x128>)
 800f406:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800f40a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800f40c:	4b44      	ldr	r3, [pc, #272]	; (800f520 <MX_TIM4_Init+0x128>)
 800f40e:	2200      	movs	r2, #0
 800f410:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 800f412:	4b43      	ldr	r3, [pc, #268]	; (800f520 <MX_TIM4_Init+0x128>)
 800f414:	f242 7210 	movw	r2, #10000	; 0x2710
 800f418:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800f41a:	4b41      	ldr	r3, [pc, #260]	; (800f520 <MX_TIM4_Init+0x128>)
 800f41c:	2200      	movs	r2, #0
 800f41e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800f420:	4b3f      	ldr	r3, [pc, #252]	; (800f520 <MX_TIM4_Init+0x128>)
 800f422:	2200      	movs	r2, #0
 800f424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800f426:	483e      	ldr	r0, [pc, #248]	; (800f520 <MX_TIM4_Init+0x128>)
 800f428:	f7f7 fd9a 	bl	8006f60 <HAL_TIM_Base_Init>
 800f42c:	4603      	mov	r3, r0
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d004      	beq.n	800f43c <MX_TIM4_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f432:	f240 21d3 	movw	r1, #723	; 0x2d3
 800f436:	483c      	ldr	r0, [pc, #240]	; (800f528 <MX_TIM4_Init+0x130>)
 800f438:	f001 f98c 	bl	8010754 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800f43c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f440:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800f442:	f107 0318 	add.w	r3, r7, #24
 800f446:	4619      	mov	r1, r3
 800f448:	4835      	ldr	r0, [pc, #212]	; (800f520 <MX_TIM4_Init+0x128>)
 800f44a:	f7fa fc17 	bl	8009c7c <HAL_TIM_ConfigClockSource>
 800f44e:	4603      	mov	r3, r0
 800f450:	2b00      	cmp	r3, #0
 800f452:	d004      	beq.n	800f45e <MX_TIM4_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f454:	f240 21d9 	movw	r1, #729	; 0x2d9
 800f458:	4833      	ldr	r0, [pc, #204]	; (800f528 <MX_TIM4_Init+0x130>)
 800f45a:	f001 f97b 	bl	8010754 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 800f45e:	4830      	ldr	r0, [pc, #192]	; (800f520 <MX_TIM4_Init+0x128>)
 800f460:	f7f8 fd76 	bl	8007f50 <HAL_TIM_IC_Init>
 800f464:	4603      	mov	r3, r0
 800f466:	2b00      	cmp	r3, #0
 800f468:	d004      	beq.n	800f474 <MX_TIM4_Init+0x7c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f46a:	f240 21de 	movw	r1, #734	; 0x2de
 800f46e:	482e      	ldr	r0, [pc, #184]	; (800f528 <MX_TIM4_Init+0x130>)
 800f470:	f001 f970 	bl	8010754 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800f474:	2300      	movs	r3, #0
 800f476:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800f478:	2300      	movs	r3, #0
 800f47a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800f47c:	f107 0310 	add.w	r3, r7, #16
 800f480:	4619      	mov	r1, r3
 800f482:	4827      	ldr	r0, [pc, #156]	; (800f520 <MX_TIM4_Init+0x128>)
 800f484:	f7fc fd0a 	bl	800be9c <HAL_TIMEx_MasterConfigSynchronization>
 800f488:	4603      	mov	r3, r0
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d004      	beq.n	800f498 <MX_TIM4_Init+0xa0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f48e:	f240 21e5 	movw	r1, #741	; 0x2e5
 800f492:	4825      	ldr	r0, [pc, #148]	; (800f528 <MX_TIM4_Init+0x130>)
 800f494:	f001 f95e 	bl	8010754 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800f498:	2300      	movs	r3, #0
 800f49a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800f49c:	2301      	movs	r3, #1
 800f49e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800f4a8:	463b      	mov	r3, r7
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	4619      	mov	r1, r3
 800f4ae:	481c      	ldr	r0, [pc, #112]	; (800f520 <MX_TIM4_Init+0x128>)
 800f4b0:	f7f9 fe50 	bl	8009154 <HAL_TIM_IC_ConfigChannel>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d004      	beq.n	800f4c4 <MX_TIM4_Init+0xcc>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f4ba:	f240 21ee 	movw	r1, #750	; 0x2ee
 800f4be:	481a      	ldr	r0, [pc, #104]	; (800f528 <MX_TIM4_Init+0x130>)
 800f4c0:	f001 f948 	bl	8010754 <_Error_Handler>
  }

  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800f4c4:	463b      	mov	r3, r7
 800f4c6:	2204      	movs	r2, #4
 800f4c8:	4619      	mov	r1, r3
 800f4ca:	4815      	ldr	r0, [pc, #84]	; (800f520 <MX_TIM4_Init+0x128>)
 800f4cc:	f7f9 fe42 	bl	8009154 <HAL_TIM_IC_ConfigChannel>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d004      	beq.n	800f4e0 <MX_TIM4_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f4d6:	f240 21f3 	movw	r1, #755	; 0x2f3
 800f4da:	4813      	ldr	r0, [pc, #76]	; (800f528 <MX_TIM4_Init+0x130>)
 800f4dc:	f001 f93a 	bl	8010754 <_Error_Handler>
  }

  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800f4e0:	463b      	mov	r3, r7
 800f4e2:	2208      	movs	r2, #8
 800f4e4:	4619      	mov	r1, r3
 800f4e6:	480e      	ldr	r0, [pc, #56]	; (800f520 <MX_TIM4_Init+0x128>)
 800f4e8:	f7f9 fe34 	bl	8009154 <HAL_TIM_IC_ConfigChannel>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d004      	beq.n	800f4fc <MX_TIM4_Init+0x104>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f4f2:	f44f 713e 	mov.w	r1, #760	; 0x2f8
 800f4f6:	480c      	ldr	r0, [pc, #48]	; (800f528 <MX_TIM4_Init+0x130>)
 800f4f8:	f001 f92c 	bl	8010754 <_Error_Handler>
  }

  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800f4fc:	463b      	mov	r3, r7
 800f4fe:	220c      	movs	r2, #12
 800f500:	4619      	mov	r1, r3
 800f502:	4807      	ldr	r0, [pc, #28]	; (800f520 <MX_TIM4_Init+0x128>)
 800f504:	f7f9 fe26 	bl	8009154 <HAL_TIM_IC_ConfigChannel>
 800f508:	4603      	mov	r3, r0
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d004      	beq.n	800f518 <MX_TIM4_Init+0x120>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f50e:	f240 21fd 	movw	r1, #765	; 0x2fd
 800f512:	4805      	ldr	r0, [pc, #20]	; (800f528 <MX_TIM4_Init+0x130>)
 800f514:	f001 f91e 	bl	8010754 <_Error_Handler>
  }

}
 800f518:	bf00      	nop
 800f51a:	3728      	adds	r7, #40	; 0x28
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}
 800f520:	20000140 	.word	0x20000140
 800f524:	40000800 	.word	0x40000800
 800f528:	08011b68 	.word	0x08011b68

0800f52c <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 800f52c:	b580      	push	{r7, lr}
 800f52e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800f530:	4b12      	ldr	r3, [pc, #72]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f532:	4a13      	ldr	r2, [pc, #76]	; (800f580 <MX_USART1_UART_Init+0x54>)
 800f534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800f536:	4b11      	ldr	r3, [pc, #68]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800f53c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800f53e:	4b0f      	ldr	r3, [pc, #60]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f540:	2200      	movs	r2, #0
 800f542:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800f544:	4b0d      	ldr	r3, [pc, #52]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f546:	2200      	movs	r2, #0
 800f548:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800f54a:	4b0c      	ldr	r3, [pc, #48]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f54c:	2200      	movs	r2, #0
 800f54e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 800f550:	4b0a      	ldr	r3, [pc, #40]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f552:	2208      	movs	r2, #8
 800f554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800f556:	4b09      	ldr	r3, [pc, #36]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f558:	2200      	movs	r2, #0
 800f55a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800f55c:	4b07      	ldr	r3, [pc, #28]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f55e:	2200      	movs	r2, #0
 800f560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800f562:	4806      	ldr	r0, [pc, #24]	; (800f57c <MX_USART1_UART_Init+0x50>)
 800f564:	f7fc fd32 	bl	800bfcc <HAL_UART_Init>
 800f568:	4603      	mov	r3, r0
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d004      	beq.n	800f578 <MX_USART1_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f56e:	f44f 7144 	mov.w	r1, #784	; 0x310
 800f572:	4804      	ldr	r0, [pc, #16]	; (800f584 <MX_USART1_UART_Init+0x58>)
 800f574:	f001 f8ee 	bl	8010754 <_Error_Handler>
  }

}
 800f578:	bf00      	nop
 800f57a:	bd80      	pop	{r7, pc}
 800f57c:	2000020c 	.word	0x2000020c
 800f580:	40013800 	.word	0x40013800
 800f584:	08011b68 	.word	0x08011b68

0800f588 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800f58c:	4b12      	ldr	r3, [pc, #72]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f58e:	4a13      	ldr	r2, [pc, #76]	; (800f5dc <MX_USART2_UART_Init+0x54>)
 800f590:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800f592:	4b11      	ldr	r3, [pc, #68]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f594:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800f598:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800f59a:	4b0f      	ldr	r3, [pc, #60]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f59c:	2200      	movs	r2, #0
 800f59e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800f5a0:	4b0d      	ldr	r3, [pc, #52]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800f5a6:	4b0c      	ldr	r3, [pc, #48]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5a8:	2200      	movs	r2, #0
 800f5aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800f5ac:	4b0a      	ldr	r3, [pc, #40]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5ae:	220c      	movs	r2, #12
 800f5b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800f5b2:	4b09      	ldr	r3, [pc, #36]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5b4:	2200      	movs	r2, #0
 800f5b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800f5b8:	4b07      	ldr	r3, [pc, #28]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800f5be:	4806      	ldr	r0, [pc, #24]	; (800f5d8 <MX_USART2_UART_Init+0x50>)
 800f5c0:	f7fc fd04 	bl	800bfcc <HAL_UART_Init>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d004      	beq.n	800f5d4 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800f5ca:	f240 3123 	movw	r1, #803	; 0x323
 800f5ce:	4804      	ldr	r0, [pc, #16]	; (800f5e0 <MX_USART2_UART_Init+0x58>)
 800f5d0:	f001 f8c0 	bl	8010754 <_Error_Handler>
  }

}
 800f5d4:	bf00      	nop
 800f5d6:	bd80      	pop	{r7, pc}
 800f5d8:	200002b4 	.word	0x200002b4
 800f5dc:	40004400 	.word	0x40004400
 800f5e0:	08011b68 	.word	0x08011b68

0800f5e4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b082      	sub	sp, #8
 800f5e8:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800f5ea:	4a0c      	ldr	r2, [pc, #48]	; (800f61c <MX_DMA_Init+0x38>)
 800f5ec:	4b0b      	ldr	r3, [pc, #44]	; (800f61c <MX_DMA_Init+0x38>)
 800f5ee:	695b      	ldr	r3, [r3, #20]
 800f5f0:	f043 0301 	orr.w	r3, r3, #1
 800f5f4:	6153      	str	r3, [r2, #20]
 800f5f6:	4b09      	ldr	r3, [pc, #36]	; (800f61c <MX_DMA_Init+0x38>)
 800f5f8:	695b      	ldr	r3, [r3, #20]
 800f5fa:	f003 0301 	and.w	r3, r3, #1
 800f5fe:	607b      	str	r3, [r7, #4]
 800f600:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800f602:	2200      	movs	r2, #0
 800f604:	2100      	movs	r1, #0
 800f606:	200b      	movs	r0, #11
 800f608:	f7f4 fc93 	bl	8003f32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800f60c:	200b      	movs	r0, #11
 800f60e:	f7f4 fcac 	bl	8003f6a <HAL_NVIC_EnableIRQ>

}
 800f612:	bf00      	nop
 800f614:	3708      	adds	r7, #8
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
 800f61a:	bf00      	nop
 800f61c:	40021000 	.word	0x40021000

0800f620 <MX_GPIO_Init>:
     PB3   ------> SPI3_SCK
     PB4   ------> SPI3_MISO
     PB5   ------> SPI3_MOSI
*/
static void MX_GPIO_Init(void)
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b088      	sub	sp, #32
 800f624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800f626:	4a69      	ldr	r2, [pc, #420]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f628:	4b68      	ldr	r3, [pc, #416]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f62a:	699b      	ldr	r3, [r3, #24]
 800f62c:	f043 0310 	orr.w	r3, r3, #16
 800f630:	6193      	str	r3, [r2, #24]
 800f632:	4b66      	ldr	r3, [pc, #408]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f634:	699b      	ldr	r3, [r3, #24]
 800f636:	f003 0310 	and.w	r3, r3, #16
 800f63a:	60fb      	str	r3, [r7, #12]
 800f63c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f63e:	4a63      	ldr	r2, [pc, #396]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f640:	4b62      	ldr	r3, [pc, #392]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f642:	699b      	ldr	r3, [r3, #24]
 800f644:	f043 0304 	orr.w	r3, r3, #4
 800f648:	6193      	str	r3, [r2, #24]
 800f64a:	4b60      	ldr	r3, [pc, #384]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f64c:	699b      	ldr	r3, [r3, #24]
 800f64e:	f003 0304 	and.w	r3, r3, #4
 800f652:	60bb      	str	r3, [r7, #8]
 800f654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f656:	4a5d      	ldr	r2, [pc, #372]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f658:	4b5c      	ldr	r3, [pc, #368]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f65a:	699b      	ldr	r3, [r3, #24]
 800f65c:	f043 0308 	orr.w	r3, r3, #8
 800f660:	6193      	str	r3, [r2, #24]
 800f662:	4b5a      	ldr	r3, [pc, #360]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f664:	699b      	ldr	r3, [r3, #24]
 800f666:	f003 0308 	and.w	r3, r3, #8
 800f66a:	607b      	str	r3, [r7, #4]
 800f66c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800f66e:	4a57      	ldr	r2, [pc, #348]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f670:	4b56      	ldr	r3, [pc, #344]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f672:	699b      	ldr	r3, [r3, #24]
 800f674:	f043 0320 	orr.w	r3, r3, #32
 800f678:	6193      	str	r3, [r2, #24]
 800f67a:	4b54      	ldr	r3, [pc, #336]	; (800f7cc <MX_GPIO_Init+0x1ac>)
 800f67c:	699b      	ldr	r3, [r3, #24]
 800f67e:	f003 0320 	and.w	r3, r3, #32
 800f682:	603b      	str	r3, [r7, #0]
 800f684:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SW7_Pin|SW6_Pin|SW5_Pin|SW4_Pin 
 800f686:	2200      	movs	r2, #0
 800f688:	f240 31cf 	movw	r1, #975	; 0x3cf
 800f68c:	4850      	ldr	r0, [pc, #320]	; (800f7d0 <MX_GPIO_Init+0x1b0>)
 800f68e:	f7f6 f988 	bl	80059a2 <HAL_GPIO_WritePin>
                          |DISP_CD_Pin|DISP_CS_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SW3_Pin|SW2_Pin|SW1_Pin, GPIO_PIN_RESET);
 800f692:	2200      	movs	r2, #0
 800f694:	2123      	movs	r1, #35	; 0x23
 800f696:	484f      	ldr	r0, [pc, #316]	; (800f7d4 <MX_GPIO_Init+0x1b4>)
 800f698:	f7f6 f983 	bl	80059a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED3_Pin|GPIO_PIN_13|DISP_RESET_Pin 
 800f69c:	2200      	movs	r2, #0
 800f69e:	f24e 0106 	movw	r1, #57350	; 0xe006
 800f6a2:	484d      	ldr	r0, [pc, #308]	; (800f7d8 <MX_GPIO_Init+0x1b8>)
 800f6a4:	f7f6 f97d 	bl	80059a2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	2104      	movs	r1, #4
 800f6ac:	484b      	ldr	r0, [pc, #300]	; (800f7dc <MX_GPIO_Init+0x1bc>)
 800f6ae:	f7f6 f978 	bl	80059a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW7_Pin SW6_Pin SW5_Pin SW4_Pin 
                           DISP_CD_Pin DISP_CS_Pin LED2_Pin LED1_Pin */
  GPIO_InitStruct.Pin = SW7_Pin|SW6_Pin|SW5_Pin|SW4_Pin 
 800f6b2:	f240 33cf 	movw	r3, #975	; 0x3cf
 800f6b6:	613b      	str	r3, [r7, #16]
                          |DISP_CD_Pin|DISP_CS_Pin|LED2_Pin|LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f6bc:	2302      	movs	r3, #2
 800f6be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f6c0:	f107 0310 	add.w	r3, r7, #16
 800f6c4:	4619      	mov	r1, r3
 800f6c6:	4842      	ldr	r0, [pc, #264]	; (800f7d0 <MX_GPIO_Init+0x1b0>)
 800f6c8:	f7f5 ff34 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW3_Pin SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin|SW1_Pin;
 800f6cc:	2323      	movs	r3, #35	; 0x23
 800f6ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f6d0:	2301      	movs	r3, #1
 800f6d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f6d4:	2302      	movs	r3, #2
 800f6d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f6d8:	f107 0310 	add.w	r3, r7, #16
 800f6dc:	4619      	mov	r1, r3
 800f6de:	483d      	ldr	r0, [pc, #244]	; (800f7d4 <MX_GPIO_Init+0x1b4>)
 800f6e0:	f7f5 ff28 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : KSW_R_Pin KSW_L_Pin BSPD_OK_Pin */
  GPIO_InitStruct.Pin = KSW_R_Pin|KSW_L_Pin|BSPD_OK_Pin;
 800f6e4:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800f6e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f6f2:	f107 0310 	add.w	r3, r7, #16
 800f6f6:	4619      	mov	r1, r3
 800f6f8:	4836      	ldr	r0, [pc, #216]	; (800f7d4 <MX_GPIO_Init+0x1b4>)
 800f6fa:	f7f5 ff1b 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : LV_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = LV_VOLTAGE_Pin;
 800f6fe:	2301      	movs	r3, #1
 800f700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f702:	2303      	movs	r3, #3
 800f704:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LV_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 800f706:	f107 0310 	add.w	r3, r7, #16
 800f70a:	4619      	mov	r1, r3
 800f70c:	4832      	ldr	r0, [pc, #200]	; (800f7d8 <MX_GPIO_Init+0x1b8>)
 800f70e:	f7f5 ff11 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED3_Pin PB13 DISP_RESET_Pin 
                           PB15 */
  GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin|GPIO_PIN_13|DISP_RESET_Pin 
 800f712:	f24e 0306 	movw	r3, #57350	; 0xe006
 800f716:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f718:	2301      	movs	r3, #1
 800f71a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f71c:	2302      	movs	r3, #2
 800f71e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f720:	f107 0310 	add.w	r3, r7, #16
 800f724:	4619      	mov	r1, r3
 800f726:	482c      	ldr	r0, [pc, #176]	; (800f7d8 <MX_GPIO_Init+0x1b8>)
 800f728:	f7f5 ff04 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800f72c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f730:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f732:	2302      	movs	r3, #2
 800f734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f736:	2303      	movs	r3, #3
 800f738:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f73a:	f107 0310 	add.w	r3, r7, #16
 800f73e:	4619      	mov	r1, r3
 800f740:	4824      	ldr	r0, [pc, #144]	; (800f7d4 <MX_GPIO_Init+0x1b4>)
 800f742:	f7f5 fef7 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800f746:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800f74a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f74c:	2302      	movs	r3, #2
 800f74e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f750:	2303      	movs	r3, #3
 800f752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f754:	f107 0310 	add.w	r3, r7, #16
 800f758:	4619      	mov	r1, r3
 800f75a:	481d      	ldr	r0, [pc, #116]	; (800f7d0 <MX_GPIO_Init+0x1b0>)
 800f75c:	f7f5 feea 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800f760:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f764:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f766:	2300      	movs	r3, #0
 800f768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f76a:	2300      	movs	r3, #0
 800f76c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f76e:	f107 0310 	add.w	r3, r7, #16
 800f772:	4619      	mov	r1, r3
 800f774:	4816      	ldr	r0, [pc, #88]	; (800f7d0 <MX_GPIO_Init+0x1b0>)
 800f776:	f7f5 fedd 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800f77a:	2304      	movs	r3, #4
 800f77c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f77e:	2301      	movs	r3, #1
 800f780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f782:	2302      	movs	r3, #2
 800f784:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f786:	f107 0310 	add.w	r3, r7, #16
 800f78a:	4619      	mov	r1, r3
 800f78c:	4813      	ldr	r0, [pc, #76]	; (800f7dc <MX_GPIO_Init+0x1bc>)
 800f78e:	f7f5 fed1 	bl	8005534 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800f792:	2338      	movs	r3, #56	; 0x38
 800f794:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f796:	2302      	movs	r3, #2
 800f798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f79a:	2303      	movs	r3, #3
 800f79c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f79e:	f107 0310 	add.w	r3, r7, #16
 800f7a2:	4619      	mov	r1, r3
 800f7a4:	480c      	ldr	r0, [pc, #48]	; (800f7d8 <MX_GPIO_Init+0x1b8>)
 800f7a6:	f7f5 fec5 	bl	8005534 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_PARTIAL();
 800f7aa:	4a0d      	ldr	r2, [pc, #52]	; (800f7e0 <MX_GPIO_Init+0x1c0>)
 800f7ac:	4b0c      	ldr	r3, [pc, #48]	; (800f7e0 <MX_GPIO_Init+0x1c0>)
 800f7ae:	685b      	ldr	r3, [r3, #4]
 800f7b0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800f7b4:	6053      	str	r3, [r2, #4]
 800f7b6:	4a0a      	ldr	r2, [pc, #40]	; (800f7e0 <MX_GPIO_Init+0x1c0>)
 800f7b8:	4b09      	ldr	r3, [pc, #36]	; (800f7e0 <MX_GPIO_Init+0x1c0>)
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	f043 0310 	orr.w	r3, r3, #16
 800f7c0:	6053      	str	r3, [r2, #4]

}
 800f7c2:	bf00      	nop
 800f7c4:	3720      	adds	r7, #32
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	40021000 	.word	0x40021000
 800f7d0:	40011000 	.word	0x40011000
 800f7d4:	40010800 	.word	0x40010800
 800f7d8:	40010c00 	.word	0x40010c00
 800f7dc:	40011400 	.word	0x40011400
 800f7e0:	40010000 	.word	0x40010000

0800f7e4 <Switch_action>:

/* USER CODE BEGIN 4 */


void Switch_action(uint8_t number_of_switch, uint8_t state){
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b082      	sub	sp, #8
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	4603      	mov	r3, r0
 800f7ec:	460a      	mov	r2, r1
 800f7ee:	71fb      	strb	r3, [r7, #7]
 800f7f0:	4613      	mov	r3, r2
 800f7f2:	71bb      	strb	r3, [r7, #6]

	switch(number_of_switch) {
 800f7f4:	79fb      	ldrb	r3, [r7, #7]
 800f7f6:	3b01      	subs	r3, #1
 800f7f8:	2b06      	cmp	r3, #6
 800f7fa:	d842      	bhi.n	800f882 <Switch_action+0x9e>
 800f7fc:	a201      	add	r2, pc, #4	; (adr r2, 800f804 <Switch_action+0x20>)
 800f7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f802:	bf00      	nop
 800f804:	0800f821 	.word	0x0800f821
 800f808:	0800f82f 	.word	0x0800f82f
 800f80c:	0800f83d 	.word	0x0800f83d
 800f810:	0800f84b 	.word	0x0800f84b
 800f814:	0800f859 	.word	0x0800f859
 800f818:	0800f867 	.word	0x0800f867
 800f81c:	0800f875 	.word	0x0800f875
			case (1): HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,state ); break;
 800f820:	79bb      	ldrb	r3, [r7, #6]
 800f822:	461a      	mov	r2, r3
 800f824:	2120      	movs	r1, #32
 800f826:	4819      	ldr	r0, [pc, #100]	; (800f88c <Switch_action+0xa8>)
 800f828:	f7f6 f8bb 	bl	80059a2 <HAL_GPIO_WritePin>
 800f82c:	e029      	b.n	800f882 <Switch_action+0x9e>
			case (2): HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,state); break;
 800f82e:	79bb      	ldrb	r3, [r7, #6]
 800f830:	461a      	mov	r2, r3
 800f832:	2102      	movs	r1, #2
 800f834:	4815      	ldr	r0, [pc, #84]	; (800f88c <Switch_action+0xa8>)
 800f836:	f7f6 f8b4 	bl	80059a2 <HAL_GPIO_WritePin>
 800f83a:	e022      	b.n	800f882 <Switch_action+0x9e>
			case (3): HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0, state); break;
 800f83c:	79bb      	ldrb	r3, [r7, #6]
 800f83e:	461a      	mov	r2, r3
 800f840:	2101      	movs	r1, #1
 800f842:	4812      	ldr	r0, [pc, #72]	; (800f88c <Switch_action+0xa8>)
 800f844:	f7f6 f8ad 	bl	80059a2 <HAL_GPIO_WritePin>
 800f848:	e01b      	b.n	800f882 <Switch_action+0x9e>
			case (4): HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,state); break;
 800f84a:	79bb      	ldrb	r3, [r7, #6]
 800f84c:	461a      	mov	r2, r3
 800f84e:	2108      	movs	r1, #8
 800f850:	480f      	ldr	r0, [pc, #60]	; (800f890 <Switch_action+0xac>)
 800f852:	f7f6 f8a6 	bl	80059a2 <HAL_GPIO_WritePin>
 800f856:	e014      	b.n	800f882 <Switch_action+0x9e>
			case (5): HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,state); break;
 800f858:	79bb      	ldrb	r3, [r7, #6]
 800f85a:	461a      	mov	r2, r3
 800f85c:	2104      	movs	r1, #4
 800f85e:	480c      	ldr	r0, [pc, #48]	; (800f890 <Switch_action+0xac>)
 800f860:	f7f6 f89f 	bl	80059a2 <HAL_GPIO_WritePin>
 800f864:	e00d      	b.n	800f882 <Switch_action+0x9e>
			case (6): HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,state); break;
 800f866:	79bb      	ldrb	r3, [r7, #6]
 800f868:	461a      	mov	r2, r3
 800f86a:	2102      	movs	r1, #2
 800f86c:	4808      	ldr	r0, [pc, #32]	; (800f890 <Switch_action+0xac>)
 800f86e:	f7f6 f898 	bl	80059a2 <HAL_GPIO_WritePin>
 800f872:	e006      	b.n	800f882 <Switch_action+0x9e>
			case (7): HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,state); break;
 800f874:	79bb      	ldrb	r3, [r7, #6]
 800f876:	461a      	mov	r2, r3
 800f878:	2101      	movs	r1, #1
 800f87a:	4805      	ldr	r0, [pc, #20]	; (800f890 <Switch_action+0xac>)
 800f87c:	f7f6 f891 	bl	80059a2 <HAL_GPIO_WritePin>
 800f880:	bf00      	nop
		}
}
 800f882:	bf00      	nop
 800f884:	3708      	adds	r7, #8
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop
 800f88c:	40010800 	.word	0x40010800
 800f890:	40011000 	.word	0x40011000

0800f894 <digit5_to_ascii_int>:

static void digit5_to_ascii_int(int16_t value,char *buffer)
{
 800f894:	b480      	push	{r7}
 800f896:	b083      	sub	sp, #12
 800f898:	af00      	add	r7, sp, #0
 800f89a:	4603      	mov	r3, r0
 800f89c:	6039      	str	r1, [r7, #0]
 800f89e:	80fb      	strh	r3, [r7, #6]
	buffer[0]=(value>=0)?'+':'-';
 800f8a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	db01      	blt.n	800f8ac <digit5_to_ascii_int+0x18>
 800f8a8:	222b      	movs	r2, #43	; 0x2b
 800f8aa:	e000      	b.n	800f8ae <digit5_to_ascii_int+0x1a>
 800f8ac:	222d      	movs	r2, #45	; 0x2d
 800f8ae:	683b      	ldr	r3, [r7, #0]
 800f8b0:	701a      	strb	r2, [r3, #0]
	value=(value>=0)?value:-value;
 800f8b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	bfb8      	it	lt
 800f8ba:	425b      	neglt	r3, r3
 800f8bc:	80fb      	strh	r3, [r7, #6]
	buffer[1]=(value/10000)+'0';
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	1c5a      	adds	r2, r3, #1
 800f8c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f8c6:	493c      	ldr	r1, [pc, #240]	; (800f9b8 <digit5_to_ascii_int+0x124>)
 800f8c8:	fb81 0103 	smull	r0, r1, r1, r3
 800f8cc:	1309      	asrs	r1, r1, #12
 800f8ce:	17db      	asrs	r3, r3, #31
 800f8d0:	1acb      	subs	r3, r1, r3
 800f8d2:	b21b      	sxth	r3, r3
 800f8d4:	b2db      	uxtb	r3, r3
 800f8d6:	3330      	adds	r3, #48	; 0x30
 800f8d8:	b2db      	uxtb	r3, r3
 800f8da:	7013      	strb	r3, [r2, #0]
	buffer[2]=((value%10000)/1000)+'0';
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	1c9a      	adds	r2, r3, #2
 800f8e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f8e4:	4934      	ldr	r1, [pc, #208]	; (800f9b8 <digit5_to_ascii_int+0x124>)
 800f8e6:	fb81 0103 	smull	r0, r1, r1, r3
 800f8ea:	1308      	asrs	r0, r1, #12
 800f8ec:	17d9      	asrs	r1, r3, #31
 800f8ee:	1a41      	subs	r1, r0, r1
 800f8f0:	f242 7010 	movw	r0, #10000	; 0x2710
 800f8f4:	fb00 f101 	mul.w	r1, r0, r1
 800f8f8:	1a5b      	subs	r3, r3, r1
 800f8fa:	b21b      	sxth	r3, r3
 800f8fc:	492f      	ldr	r1, [pc, #188]	; (800f9bc <digit5_to_ascii_int+0x128>)
 800f8fe:	fb81 0103 	smull	r0, r1, r1, r3
 800f902:	1189      	asrs	r1, r1, #6
 800f904:	17db      	asrs	r3, r3, #31
 800f906:	1acb      	subs	r3, r1, r3
 800f908:	b21b      	sxth	r3, r3
 800f90a:	b2db      	uxtb	r3, r3
 800f90c:	3330      	adds	r3, #48	; 0x30
 800f90e:	b2db      	uxtb	r3, r3
 800f910:	7013      	strb	r3, [r2, #0]
	buffer[3]=((value%1000)/100)+'0';
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	1cda      	adds	r2, r3, #3
 800f916:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f91a:	4928      	ldr	r1, [pc, #160]	; (800f9bc <digit5_to_ascii_int+0x128>)
 800f91c:	fb81 0103 	smull	r0, r1, r1, r3
 800f920:	1188      	asrs	r0, r1, #6
 800f922:	17d9      	asrs	r1, r3, #31
 800f924:	1a41      	subs	r1, r0, r1
 800f926:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f92a:	fb00 f101 	mul.w	r1, r0, r1
 800f92e:	1a5b      	subs	r3, r3, r1
 800f930:	b21b      	sxth	r3, r3
 800f932:	4923      	ldr	r1, [pc, #140]	; (800f9c0 <digit5_to_ascii_int+0x12c>)
 800f934:	fb81 0103 	smull	r0, r1, r1, r3
 800f938:	1149      	asrs	r1, r1, #5
 800f93a:	17db      	asrs	r3, r3, #31
 800f93c:	1acb      	subs	r3, r1, r3
 800f93e:	b21b      	sxth	r3, r3
 800f940:	b2db      	uxtb	r3, r3
 800f942:	3330      	adds	r3, #48	; 0x30
 800f944:	b2db      	uxtb	r3, r3
 800f946:	7013      	strb	r3, [r2, #0]
	buffer[4]=((value%100)/10)+'0';
 800f948:	683b      	ldr	r3, [r7, #0]
 800f94a:	1d1a      	adds	r2, r3, #4
 800f94c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f950:	491b      	ldr	r1, [pc, #108]	; (800f9c0 <digit5_to_ascii_int+0x12c>)
 800f952:	fb81 0103 	smull	r0, r1, r1, r3
 800f956:	1148      	asrs	r0, r1, #5
 800f958:	17d9      	asrs	r1, r3, #31
 800f95a:	1a41      	subs	r1, r0, r1
 800f95c:	2064      	movs	r0, #100	; 0x64
 800f95e:	fb00 f101 	mul.w	r1, r0, r1
 800f962:	1a5b      	subs	r3, r3, r1
 800f964:	b21b      	sxth	r3, r3
 800f966:	4917      	ldr	r1, [pc, #92]	; (800f9c4 <digit5_to_ascii_int+0x130>)
 800f968:	fb81 0103 	smull	r0, r1, r1, r3
 800f96c:	1089      	asrs	r1, r1, #2
 800f96e:	17db      	asrs	r3, r3, #31
 800f970:	1acb      	subs	r3, r1, r3
 800f972:	b21b      	sxth	r3, r3
 800f974:	b2db      	uxtb	r3, r3
 800f976:	3330      	adds	r3, #48	; 0x30
 800f978:	b2db      	uxtb	r3, r3
 800f97a:	7013      	strb	r3, [r2, #0]
	buffer[5]=(value%10)+'0';
 800f97c:	683b      	ldr	r3, [r7, #0]
 800f97e:	1d58      	adds	r0, r3, #5
 800f980:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f984:	4b0f      	ldr	r3, [pc, #60]	; (800f9c4 <digit5_to_ascii_int+0x130>)
 800f986:	fb83 1302 	smull	r1, r3, r3, r2
 800f98a:	1099      	asrs	r1, r3, #2
 800f98c:	17d3      	asrs	r3, r2, #31
 800f98e:	1ac9      	subs	r1, r1, r3
 800f990:	460b      	mov	r3, r1
 800f992:	009b      	lsls	r3, r3, #2
 800f994:	440b      	add	r3, r1
 800f996:	005b      	lsls	r3, r3, #1
 800f998:	1ad3      	subs	r3, r2, r3
 800f99a:	b21b      	sxth	r3, r3
 800f99c:	b2db      	uxtb	r3, r3
 800f99e:	3330      	adds	r3, #48	; 0x30
 800f9a0:	b2db      	uxtb	r3, r3
 800f9a2:	7003      	strb	r3, [r0, #0]
	buffer[5]='\0';
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	3305      	adds	r3, #5
 800f9a8:	2200      	movs	r2, #0
 800f9aa:	701a      	strb	r2, [r3, #0]
}
 800f9ac:	bf00      	nop
 800f9ae:	370c      	adds	r7, #12
 800f9b0:	46bd      	mov	sp, r7
 800f9b2:	bc80      	pop	{r7}
 800f9b4:	4770      	bx	lr
 800f9b6:	bf00      	nop
 800f9b8:	68db8bad 	.word	0x68db8bad
 800f9bc:	10624dd3 	.word	0x10624dd3
 800f9c0:	51eb851f 	.word	0x51eb851f
 800f9c4:	66666667 	.word	0x66666667

0800f9c8 <digit5_to_ascii>:

static void digit5_to_ascii(uint16_t value,char *buffer)
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	6039      	str	r1, [r7, #0]
 800f9d2:	80fb      	strh	r3, [r7, #6]
	buffer[0]=(value/10000)+'0';
 800f9d4:	88fb      	ldrh	r3, [r7, #6]
 800f9d6:	4a32      	ldr	r2, [pc, #200]	; (800faa0 <digit5_to_ascii+0xd8>)
 800f9d8:	fba2 2303 	umull	r2, r3, r2, r3
 800f9dc:	0b5b      	lsrs	r3, r3, #13
 800f9de:	b29b      	uxth	r3, r3
 800f9e0:	b2db      	uxtb	r3, r3
 800f9e2:	3330      	adds	r3, #48	; 0x30
 800f9e4:	b2da      	uxtb	r2, r3
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	701a      	strb	r2, [r3, #0]
	buffer[1]=((value%10000)/1000)+'0';
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	1c5a      	adds	r2, r3, #1
 800f9ee:	88fb      	ldrh	r3, [r7, #6]
 800f9f0:	492b      	ldr	r1, [pc, #172]	; (800faa0 <digit5_to_ascii+0xd8>)
 800f9f2:	fba1 0103 	umull	r0, r1, r1, r3
 800f9f6:	0b49      	lsrs	r1, r1, #13
 800f9f8:	f242 7010 	movw	r0, #10000	; 0x2710
 800f9fc:	fb00 f101 	mul.w	r1, r0, r1
 800fa00:	1a5b      	subs	r3, r3, r1
 800fa02:	b29b      	uxth	r3, r3
 800fa04:	4927      	ldr	r1, [pc, #156]	; (800faa4 <digit5_to_ascii+0xdc>)
 800fa06:	fba1 1303 	umull	r1, r3, r1, r3
 800fa0a:	099b      	lsrs	r3, r3, #6
 800fa0c:	b29b      	uxth	r3, r3
 800fa0e:	b2db      	uxtb	r3, r3
 800fa10:	3330      	adds	r3, #48	; 0x30
 800fa12:	b2db      	uxtb	r3, r3
 800fa14:	7013      	strb	r3, [r2, #0]
	buffer[2]=((value%1000)/100)+'0';
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	1c9a      	adds	r2, r3, #2
 800fa1a:	88fb      	ldrh	r3, [r7, #6]
 800fa1c:	4921      	ldr	r1, [pc, #132]	; (800faa4 <digit5_to_ascii+0xdc>)
 800fa1e:	fba1 0103 	umull	r0, r1, r1, r3
 800fa22:	0989      	lsrs	r1, r1, #6
 800fa24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800fa28:	fb00 f101 	mul.w	r1, r0, r1
 800fa2c:	1a5b      	subs	r3, r3, r1
 800fa2e:	b29b      	uxth	r3, r3
 800fa30:	491d      	ldr	r1, [pc, #116]	; (800faa8 <digit5_to_ascii+0xe0>)
 800fa32:	fba1 1303 	umull	r1, r3, r1, r3
 800fa36:	095b      	lsrs	r3, r3, #5
 800fa38:	b29b      	uxth	r3, r3
 800fa3a:	b2db      	uxtb	r3, r3
 800fa3c:	3330      	adds	r3, #48	; 0x30
 800fa3e:	b2db      	uxtb	r3, r3
 800fa40:	7013      	strb	r3, [r2, #0]
	buffer[3]=((value%100)/10)+'0';
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	1cda      	adds	r2, r3, #3
 800fa46:	88fb      	ldrh	r3, [r7, #6]
 800fa48:	4917      	ldr	r1, [pc, #92]	; (800faa8 <digit5_to_ascii+0xe0>)
 800fa4a:	fba1 0103 	umull	r0, r1, r1, r3
 800fa4e:	0949      	lsrs	r1, r1, #5
 800fa50:	2064      	movs	r0, #100	; 0x64
 800fa52:	fb00 f101 	mul.w	r1, r0, r1
 800fa56:	1a5b      	subs	r3, r3, r1
 800fa58:	b29b      	uxth	r3, r3
 800fa5a:	4914      	ldr	r1, [pc, #80]	; (800faac <digit5_to_ascii+0xe4>)
 800fa5c:	fba1 1303 	umull	r1, r3, r1, r3
 800fa60:	08db      	lsrs	r3, r3, #3
 800fa62:	b29b      	uxth	r3, r3
 800fa64:	b2db      	uxtb	r3, r3
 800fa66:	3330      	adds	r3, #48	; 0x30
 800fa68:	b2db      	uxtb	r3, r3
 800fa6a:	7013      	strb	r3, [r2, #0]
	buffer[4]=(value%10)+'0';
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	1d18      	adds	r0, r3, #4
 800fa70:	88fa      	ldrh	r2, [r7, #6]
 800fa72:	4b0e      	ldr	r3, [pc, #56]	; (800faac <digit5_to_ascii+0xe4>)
 800fa74:	fba3 1302 	umull	r1, r3, r3, r2
 800fa78:	08d9      	lsrs	r1, r3, #3
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	009b      	lsls	r3, r3, #2
 800fa7e:	440b      	add	r3, r1
 800fa80:	005b      	lsls	r3, r3, #1
 800fa82:	1ad3      	subs	r3, r2, r3
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	b2db      	uxtb	r3, r3
 800fa88:	3330      	adds	r3, #48	; 0x30
 800fa8a:	b2db      	uxtb	r3, r3
 800fa8c:	7003      	strb	r3, [r0, #0]
	buffer[5]='\0';
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	3305      	adds	r3, #5
 800fa92:	2200      	movs	r2, #0
 800fa94:	701a      	strb	r2, [r3, #0]
}
 800fa96:	bf00      	nop
 800fa98:	370c      	adds	r7, #12
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bc80      	pop	{r7}
 800fa9e:	4770      	bx	lr
 800faa0:	d1b71759 	.word	0xd1b71759
 800faa4:	10624dd3 	.word	0x10624dd3
 800faa8:	51eb851f 	.word	0x51eb851f
 800faac:	cccccccd 	.word	0xcccccccd

0800fab0 <digit3_to_ascii>:


static void digit3_to_ascii(uint16_t value,char *buffer)
{
 800fab0:	b480      	push	{r7}
 800fab2:	b083      	sub	sp, #12
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	4603      	mov	r3, r0
 800fab8:	6039      	str	r1, [r7, #0]
 800faba:	80fb      	strh	r3, [r7, #6]

	buffer[0]=(value/100)+'0';
 800fabc:	88fb      	ldrh	r3, [r7, #6]
 800fabe:	4a1c      	ldr	r2, [pc, #112]	; (800fb30 <digit3_to_ascii+0x80>)
 800fac0:	fba2 2303 	umull	r2, r3, r2, r3
 800fac4:	095b      	lsrs	r3, r3, #5
 800fac6:	b29b      	uxth	r3, r3
 800fac8:	b2db      	uxtb	r3, r3
 800faca:	3330      	adds	r3, #48	; 0x30
 800facc:	b2da      	uxtb	r2, r3
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	701a      	strb	r2, [r3, #0]
	buffer[1]=((value%100)/10)+'0';
 800fad2:	683b      	ldr	r3, [r7, #0]
 800fad4:	1c5a      	adds	r2, r3, #1
 800fad6:	88fb      	ldrh	r3, [r7, #6]
 800fad8:	4915      	ldr	r1, [pc, #84]	; (800fb30 <digit3_to_ascii+0x80>)
 800fada:	fba1 0103 	umull	r0, r1, r1, r3
 800fade:	0949      	lsrs	r1, r1, #5
 800fae0:	2064      	movs	r0, #100	; 0x64
 800fae2:	fb00 f101 	mul.w	r1, r0, r1
 800fae6:	1a5b      	subs	r3, r3, r1
 800fae8:	b29b      	uxth	r3, r3
 800faea:	4912      	ldr	r1, [pc, #72]	; (800fb34 <digit3_to_ascii+0x84>)
 800faec:	fba1 1303 	umull	r1, r3, r1, r3
 800faf0:	08db      	lsrs	r3, r3, #3
 800faf2:	b29b      	uxth	r3, r3
 800faf4:	b2db      	uxtb	r3, r3
 800faf6:	3330      	adds	r3, #48	; 0x30
 800faf8:	b2db      	uxtb	r3, r3
 800fafa:	7013      	strb	r3, [r2, #0]
	buffer[2]=(value%10)+'0';
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	1c98      	adds	r0, r3, #2
 800fb00:	88fa      	ldrh	r2, [r7, #6]
 800fb02:	4b0c      	ldr	r3, [pc, #48]	; (800fb34 <digit3_to_ascii+0x84>)
 800fb04:	fba3 1302 	umull	r1, r3, r3, r2
 800fb08:	08d9      	lsrs	r1, r3, #3
 800fb0a:	460b      	mov	r3, r1
 800fb0c:	009b      	lsls	r3, r3, #2
 800fb0e:	440b      	add	r3, r1
 800fb10:	005b      	lsls	r3, r3, #1
 800fb12:	1ad3      	subs	r3, r2, r3
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	b2db      	uxtb	r3, r3
 800fb18:	3330      	adds	r3, #48	; 0x30
 800fb1a:	b2db      	uxtb	r3, r3
 800fb1c:	7003      	strb	r3, [r0, #0]
	buffer[3]='\0';
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	3303      	adds	r3, #3
 800fb22:	2200      	movs	r2, #0
 800fb24:	701a      	strb	r2, [r3, #0]

}
 800fb26:	bf00      	nop
 800fb28:	370c      	adds	r7, #12
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bc80      	pop	{r7}
 800fb2e:	4770      	bx	lr
 800fb30:	51eb851f 	.word	0x51eb851f
 800fb34:	cccccccd 	.word	0xcccccccd

0800fb38 <digit3_to_ascii_int>:

static void digit3_to_ascii_int(int8_t value,char *buffer)
{
 800fb38:	b480      	push	{r7}
 800fb3a:	b083      	sub	sp, #12
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	4603      	mov	r3, r0
 800fb40:	6039      	str	r1, [r7, #0]
 800fb42:	71fb      	strb	r3, [r7, #7]
	buffer[0]=(value>=0)?'+':'-';
 800fb44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	db01      	blt.n	800fb50 <digit3_to_ascii_int+0x18>
 800fb4c:	222b      	movs	r2, #43	; 0x2b
 800fb4e:	e000      	b.n	800fb52 <digit3_to_ascii_int+0x1a>
 800fb50:	222d      	movs	r2, #45	; 0x2d
 800fb52:	683b      	ldr	r3, [r7, #0]
 800fb54:	701a      	strb	r2, [r3, #0]
	value=value>=0?value:-value;
 800fb56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	bfb8      	it	lt
 800fb5e:	425b      	neglt	r3, r3
 800fb60:	71fb      	strb	r3, [r7, #7]
	buffer[1]=(value/100)+'0';
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	1c5a      	adds	r2, r3, #1
 800fb66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb6a:	4921      	ldr	r1, [pc, #132]	; (800fbf0 <digit3_to_ascii_int+0xb8>)
 800fb6c:	fb81 0103 	smull	r0, r1, r1, r3
 800fb70:	1149      	asrs	r1, r1, #5
 800fb72:	17db      	asrs	r3, r3, #31
 800fb74:	1acb      	subs	r3, r1, r3
 800fb76:	b25b      	sxtb	r3, r3
 800fb78:	b2db      	uxtb	r3, r3
 800fb7a:	3330      	adds	r3, #48	; 0x30
 800fb7c:	b2db      	uxtb	r3, r3
 800fb7e:	7013      	strb	r3, [r2, #0]
	buffer[2]=((value%100)/10)+'0';
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	1c9a      	adds	r2, r3, #2
 800fb84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fb88:	4919      	ldr	r1, [pc, #100]	; (800fbf0 <digit3_to_ascii_int+0xb8>)
 800fb8a:	fb81 0103 	smull	r0, r1, r1, r3
 800fb8e:	1148      	asrs	r0, r1, #5
 800fb90:	17d9      	asrs	r1, r3, #31
 800fb92:	1a41      	subs	r1, r0, r1
 800fb94:	2064      	movs	r0, #100	; 0x64
 800fb96:	fb00 f101 	mul.w	r1, r0, r1
 800fb9a:	1a5b      	subs	r3, r3, r1
 800fb9c:	b25b      	sxtb	r3, r3
 800fb9e:	4915      	ldr	r1, [pc, #84]	; (800fbf4 <digit3_to_ascii_int+0xbc>)
 800fba0:	fb81 0103 	smull	r0, r1, r1, r3
 800fba4:	1089      	asrs	r1, r1, #2
 800fba6:	17db      	asrs	r3, r3, #31
 800fba8:	1acb      	subs	r3, r1, r3
 800fbaa:	b25b      	sxtb	r3, r3
 800fbac:	b2db      	uxtb	r3, r3
 800fbae:	3330      	adds	r3, #48	; 0x30
 800fbb0:	b2db      	uxtb	r3, r3
 800fbb2:	7013      	strb	r3, [r2, #0]
	buffer[3]=(value%10)+'0';
 800fbb4:	683b      	ldr	r3, [r7, #0]
 800fbb6:	1cd8      	adds	r0, r3, #3
 800fbb8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800fbbc:	4b0d      	ldr	r3, [pc, #52]	; (800fbf4 <digit3_to_ascii_int+0xbc>)
 800fbbe:	fb83 1302 	smull	r1, r3, r3, r2
 800fbc2:	1099      	asrs	r1, r3, #2
 800fbc4:	17d3      	asrs	r3, r2, #31
 800fbc6:	1ac9      	subs	r1, r1, r3
 800fbc8:	460b      	mov	r3, r1
 800fbca:	009b      	lsls	r3, r3, #2
 800fbcc:	440b      	add	r3, r1
 800fbce:	005b      	lsls	r3, r3, #1
 800fbd0:	1ad3      	subs	r3, r2, r3
 800fbd2:	b25b      	sxtb	r3, r3
 800fbd4:	b2db      	uxtb	r3, r3
 800fbd6:	3330      	adds	r3, #48	; 0x30
 800fbd8:	b2db      	uxtb	r3, r3
 800fbda:	7003      	strb	r3, [r0, #0]
	buffer[4]='\0';
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	3304      	adds	r3, #4
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	701a      	strb	r2, [r3, #0]
}
 800fbe4:	bf00      	nop
 800fbe6:	370c      	adds	r7, #12
 800fbe8:	46bd      	mov	sp, r7
 800fbea:	bc80      	pop	{r7}
 800fbec:	4770      	bx	lr
 800fbee:	bf00      	nop
 800fbf0:	51eb851f 	.word	0x51eb851f
 800fbf4:	66666667 	.word	0x66666667

0800fbf8 <digit4_to_ascii>:

static void digit4_to_ascii(uint16_t value,char *buffer)
{
 800fbf8:	b480      	push	{r7}
 800fbfa:	b083      	sub	sp, #12
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	4603      	mov	r3, r0
 800fc00:	6039      	str	r1, [r7, #0]
 800fc02:	80fb      	strh	r3, [r7, #6]
	buffer[0]=(value/1000)+'0';
 800fc04:	88fb      	ldrh	r3, [r7, #6]
 800fc06:	4a27      	ldr	r2, [pc, #156]	; (800fca4 <digit4_to_ascii+0xac>)
 800fc08:	fba2 2303 	umull	r2, r3, r2, r3
 800fc0c:	099b      	lsrs	r3, r3, #6
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	b2db      	uxtb	r3, r3
 800fc12:	3330      	adds	r3, #48	; 0x30
 800fc14:	b2da      	uxtb	r2, r3
 800fc16:	683b      	ldr	r3, [r7, #0]
 800fc18:	701a      	strb	r2, [r3, #0]
	buffer[1]=((value%1000)/100)+'0';
 800fc1a:	683b      	ldr	r3, [r7, #0]
 800fc1c:	1c5a      	adds	r2, r3, #1
 800fc1e:	88fb      	ldrh	r3, [r7, #6]
 800fc20:	4920      	ldr	r1, [pc, #128]	; (800fca4 <digit4_to_ascii+0xac>)
 800fc22:	fba1 0103 	umull	r0, r1, r1, r3
 800fc26:	0989      	lsrs	r1, r1, #6
 800fc28:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800fc2c:	fb00 f101 	mul.w	r1, r0, r1
 800fc30:	1a5b      	subs	r3, r3, r1
 800fc32:	b29b      	uxth	r3, r3
 800fc34:	491c      	ldr	r1, [pc, #112]	; (800fca8 <digit4_to_ascii+0xb0>)
 800fc36:	fba1 1303 	umull	r1, r3, r1, r3
 800fc3a:	095b      	lsrs	r3, r3, #5
 800fc3c:	b29b      	uxth	r3, r3
 800fc3e:	b2db      	uxtb	r3, r3
 800fc40:	3330      	adds	r3, #48	; 0x30
 800fc42:	b2db      	uxtb	r3, r3
 800fc44:	7013      	strb	r3, [r2, #0]
	buffer[2]=((value%100)/10)+'0';
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	1c9a      	adds	r2, r3, #2
 800fc4a:	88fb      	ldrh	r3, [r7, #6]
 800fc4c:	4916      	ldr	r1, [pc, #88]	; (800fca8 <digit4_to_ascii+0xb0>)
 800fc4e:	fba1 0103 	umull	r0, r1, r1, r3
 800fc52:	0949      	lsrs	r1, r1, #5
 800fc54:	2064      	movs	r0, #100	; 0x64
 800fc56:	fb00 f101 	mul.w	r1, r0, r1
 800fc5a:	1a5b      	subs	r3, r3, r1
 800fc5c:	b29b      	uxth	r3, r3
 800fc5e:	4913      	ldr	r1, [pc, #76]	; (800fcac <digit4_to_ascii+0xb4>)
 800fc60:	fba1 1303 	umull	r1, r3, r1, r3
 800fc64:	08db      	lsrs	r3, r3, #3
 800fc66:	b29b      	uxth	r3, r3
 800fc68:	b2db      	uxtb	r3, r3
 800fc6a:	3330      	adds	r3, #48	; 0x30
 800fc6c:	b2db      	uxtb	r3, r3
 800fc6e:	7013      	strb	r3, [r2, #0]
	buffer[3]=(value%10)+'0';
 800fc70:	683b      	ldr	r3, [r7, #0]
 800fc72:	1cd8      	adds	r0, r3, #3
 800fc74:	88fa      	ldrh	r2, [r7, #6]
 800fc76:	4b0d      	ldr	r3, [pc, #52]	; (800fcac <digit4_to_ascii+0xb4>)
 800fc78:	fba3 1302 	umull	r1, r3, r3, r2
 800fc7c:	08d9      	lsrs	r1, r3, #3
 800fc7e:	460b      	mov	r3, r1
 800fc80:	009b      	lsls	r3, r3, #2
 800fc82:	440b      	add	r3, r1
 800fc84:	005b      	lsls	r3, r3, #1
 800fc86:	1ad3      	subs	r3, r2, r3
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	b2db      	uxtb	r3, r3
 800fc8c:	3330      	adds	r3, #48	; 0x30
 800fc8e:	b2db      	uxtb	r3, r3
 800fc90:	7003      	strb	r3, [r0, #0]
	buffer[4]='\0';
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	3304      	adds	r3, #4
 800fc96:	2200      	movs	r2, #0
 800fc98:	701a      	strb	r2, [r3, #0]
}
 800fc9a:	bf00      	nop
 800fc9c:	370c      	adds	r7, #12
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bc80      	pop	{r7}
 800fca2:	4770      	bx	lr
 800fca4:	10624dd3 	.word	0x10624dd3
 800fca8:	51eb851f 	.word	0x51eb851f
 800fcac:	cccccccd 	.word	0xcccccccd

0800fcb0 <digit_to_ascii_XX_X>:

static void digit_to_ascii_XX_X(uint16_t value,char *buffer)
{
 800fcb0:	b480      	push	{r7}
 800fcb2:	b083      	sub	sp, #12
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	6039      	str	r1, [r7, #0]
 800fcba:	80fb      	strh	r3, [r7, #6]

	buffer[0]=(value/100)+'0';
 800fcbc:	88fb      	ldrh	r3, [r7, #6]
 800fcbe:	4a1e      	ldr	r2, [pc, #120]	; (800fd38 <digit_to_ascii_XX_X+0x88>)
 800fcc0:	fba2 2303 	umull	r2, r3, r2, r3
 800fcc4:	095b      	lsrs	r3, r3, #5
 800fcc6:	b29b      	uxth	r3, r3
 800fcc8:	b2db      	uxtb	r3, r3
 800fcca:	3330      	adds	r3, #48	; 0x30
 800fccc:	b2da      	uxtb	r2, r3
 800fcce:	683b      	ldr	r3, [r7, #0]
 800fcd0:	701a      	strb	r2, [r3, #0]
	buffer[1]= ((value%100)/10) +'0';
 800fcd2:	683b      	ldr	r3, [r7, #0]
 800fcd4:	1c5a      	adds	r2, r3, #1
 800fcd6:	88fb      	ldrh	r3, [r7, #6]
 800fcd8:	4917      	ldr	r1, [pc, #92]	; (800fd38 <digit_to_ascii_XX_X+0x88>)
 800fcda:	fba1 0103 	umull	r0, r1, r1, r3
 800fcde:	0949      	lsrs	r1, r1, #5
 800fce0:	2064      	movs	r0, #100	; 0x64
 800fce2:	fb00 f101 	mul.w	r1, r0, r1
 800fce6:	1a5b      	subs	r3, r3, r1
 800fce8:	b29b      	uxth	r3, r3
 800fcea:	4914      	ldr	r1, [pc, #80]	; (800fd3c <digit_to_ascii_XX_X+0x8c>)
 800fcec:	fba1 1303 	umull	r1, r3, r1, r3
 800fcf0:	08db      	lsrs	r3, r3, #3
 800fcf2:	b29b      	uxth	r3, r3
 800fcf4:	b2db      	uxtb	r3, r3
 800fcf6:	3330      	adds	r3, #48	; 0x30
 800fcf8:	b2db      	uxtb	r3, r3
 800fcfa:	7013      	strb	r3, [r2, #0]
	buffer[2]='.';
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	3302      	adds	r3, #2
 800fd00:	222e      	movs	r2, #46	; 0x2e
 800fd02:	701a      	strb	r2, [r3, #0]
	buffer[3]= (value%10)+'0';
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	1cd8      	adds	r0, r3, #3
 800fd08:	88fa      	ldrh	r2, [r7, #6]
 800fd0a:	4b0c      	ldr	r3, [pc, #48]	; (800fd3c <digit_to_ascii_XX_X+0x8c>)
 800fd0c:	fba3 1302 	umull	r1, r3, r3, r2
 800fd10:	08d9      	lsrs	r1, r3, #3
 800fd12:	460b      	mov	r3, r1
 800fd14:	009b      	lsls	r3, r3, #2
 800fd16:	440b      	add	r3, r1
 800fd18:	005b      	lsls	r3, r3, #1
 800fd1a:	1ad3      	subs	r3, r2, r3
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	b2db      	uxtb	r3, r3
 800fd20:	3330      	adds	r3, #48	; 0x30
 800fd22:	b2db      	uxtb	r3, r3
 800fd24:	7003      	strb	r3, [r0, #0]
	buffer[4]='\0';
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	3304      	adds	r3, #4
 800fd2a:	2200      	movs	r2, #0
 800fd2c:	701a      	strb	r2, [r3, #0]

}
 800fd2e:	bf00      	nop
 800fd30:	370c      	adds	r7, #12
 800fd32:	46bd      	mov	sp, r7
 800fd34:	bc80      	pop	{r7}
 800fd36:	4770      	bx	lr
 800fd38:	51eb851f 	.word	0x51eb851f
 800fd3c:	cccccccd 	.word	0xcccccccd

0800fd40 <digit_to_ascii_int_X_X>:

static void digit_to_ascii_int_X_X(int16_t value,char *buffer)
{
 800fd40:	b480      	push	{r7}
 800fd42:	b083      	sub	sp, #12
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	4603      	mov	r3, r0
 800fd48:	6039      	str	r1, [r7, #0]
 800fd4a:	80fb      	strh	r3, [r7, #6]
	buffer[0]=(value>=0)?'+':'-';
 800fd4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	db01      	blt.n	800fd58 <digit_to_ascii_int_X_X+0x18>
 800fd54:	222b      	movs	r2, #43	; 0x2b
 800fd56:	e000      	b.n	800fd5a <digit_to_ascii_int_X_X+0x1a>
 800fd58:	222d      	movs	r2, #45	; 0x2d
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	701a      	strb	r2, [r3, #0]
	value=(value>=0)?value:-value;
 800fd5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	bfb8      	it	lt
 800fd66:	425b      	neglt	r3, r3
 800fd68:	80fb      	strh	r3, [r7, #6]
	buffer[0]= (value/10) +'0';
 800fd6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd6e:	4a16      	ldr	r2, [pc, #88]	; (800fdc8 <digit_to_ascii_int_X_X+0x88>)
 800fd70:	fb82 1203 	smull	r1, r2, r2, r3
 800fd74:	1092      	asrs	r2, r2, #2
 800fd76:	17db      	asrs	r3, r3, #31
 800fd78:	1ad3      	subs	r3, r2, r3
 800fd7a:	b21b      	sxth	r3, r3
 800fd7c:	b2db      	uxtb	r3, r3
 800fd7e:	3330      	adds	r3, #48	; 0x30
 800fd80:	b2da      	uxtb	r2, r3
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	701a      	strb	r2, [r3, #0]
	buffer[1]='.';
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	3301      	adds	r3, #1
 800fd8a:	222e      	movs	r2, #46	; 0x2e
 800fd8c:	701a      	strb	r2, [r3, #0]
	buffer[2]= (value%10)+'0';
 800fd8e:	683b      	ldr	r3, [r7, #0]
 800fd90:	1c98      	adds	r0, r3, #2
 800fd92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800fd96:	4b0c      	ldr	r3, [pc, #48]	; (800fdc8 <digit_to_ascii_int_X_X+0x88>)
 800fd98:	fb83 1302 	smull	r1, r3, r3, r2
 800fd9c:	1099      	asrs	r1, r3, #2
 800fd9e:	17d3      	asrs	r3, r2, #31
 800fda0:	1ac9      	subs	r1, r1, r3
 800fda2:	460b      	mov	r3, r1
 800fda4:	009b      	lsls	r3, r3, #2
 800fda6:	440b      	add	r3, r1
 800fda8:	005b      	lsls	r3, r3, #1
 800fdaa:	1ad3      	subs	r3, r2, r3
 800fdac:	b21b      	sxth	r3, r3
 800fdae:	b2db      	uxtb	r3, r3
 800fdb0:	3330      	adds	r3, #48	; 0x30
 800fdb2:	b2db      	uxtb	r3, r3
 800fdb4:	7003      	strb	r3, [r0, #0]
	buffer[3]='\0';
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	3303      	adds	r3, #3
 800fdba:	2200      	movs	r2, #0
 800fdbc:	701a      	strb	r2, [r3, #0]
}
 800fdbe:	bf00      	nop
 800fdc0:	370c      	adds	r7, #12
 800fdc2:	46bd      	mov	sp, r7
 800fdc4:	bc80      	pop	{r7}
 800fdc6:	4770      	bx	lr
 800fdc8:	66666667 	.word	0x66666667

0800fdcc <print_display>:

static void print_display()
{
 800fdcc:	b580      	push	{r7, lr}
 800fdce:	af00      	add	r7, sp, #0

	 string(0, 0, font_6x8, "Ac1:");
 800fdd0:	4ba0      	ldr	r3, [pc, #640]	; (8010054 <print_display+0x288>)
 800fdd2:	4aa1      	ldr	r2, [pc, #644]	; (8010058 <print_display+0x28c>)
 800fdd4:	2100      	movs	r1, #0
 800fdd6:	2000      	movs	r0, #0
 800fdd8:	f7fe fb88 	bl	800e4ec <string>
	digit3_to_ascii(FU_Values_1_Data.apps1, string_buf);
 800fddc:	4b9f      	ldr	r3, [pc, #636]	; (801005c <print_display+0x290>)
 800fdde:	781b      	ldrb	r3, [r3, #0]
 800fde0:	b29b      	uxth	r3, r3
 800fde2:	499f      	ldr	r1, [pc, #636]	; (8010060 <print_display+0x294>)
 800fde4:	4618      	mov	r0, r3
 800fde6:	f7ff fe63 	bl	800fab0 <digit3_to_ascii>
	string(25, 0, font_6x8, string_buf);
 800fdea:	4b9d      	ldr	r3, [pc, #628]	; (8010060 <print_display+0x294>)
 800fdec:	4a9a      	ldr	r2, [pc, #616]	; (8010058 <print_display+0x28c>)
 800fdee:	2100      	movs	r1, #0
 800fdf0:	2019      	movs	r0, #25
 800fdf2:	f7fe fb7b 	bl	800e4ec <string>
	string(50, 0, font_6x8, "Ac2:");
 800fdf6:	4b9b      	ldr	r3, [pc, #620]	; (8010064 <print_display+0x298>)
 800fdf8:	4a97      	ldr	r2, [pc, #604]	; (8010058 <print_display+0x28c>)
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	2032      	movs	r0, #50	; 0x32
 800fdfe:	f7fe fb75 	bl	800e4ec <string>
	digit3_to_ascii(FU_Values_1_Data.apps2, string_buf);
 800fe02:	4b96      	ldr	r3, [pc, #600]	; (801005c <print_display+0x290>)
 800fe04:	785b      	ldrb	r3, [r3, #1]
 800fe06:	b29b      	uxth	r3, r3
 800fe08:	4995      	ldr	r1, [pc, #596]	; (8010060 <print_display+0x294>)
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f7ff fe50 	bl	800fab0 <digit3_to_ascii>
	string(75, 0, font_6x8, string_buf);
 800fe10:	4b93      	ldr	r3, [pc, #588]	; (8010060 <print_display+0x294>)
 800fe12:	4a91      	ldr	r2, [pc, #580]	; (8010058 <print_display+0x28c>)
 800fe14:	2100      	movs	r1, #0
 800fe16:	204b      	movs	r0, #75	; 0x4b
 800fe18:	f7fe fb68 	bl	800e4ec <string>
	string(0, 1, font_6x8, "Br1:");
 800fe1c:	4b92      	ldr	r3, [pc, #584]	; (8010068 <print_display+0x29c>)
 800fe1e:	4a8e      	ldr	r2, [pc, #568]	; (8010058 <print_display+0x28c>)
 800fe20:	2101      	movs	r1, #1
 800fe22:	2000      	movs	r0, #0
 800fe24:	f7fe fb62 	bl	800e4ec <string>
	digit3_to_ascii(FU_Values_1_Data.brake1, string_buf);
 800fe28:	4b8c      	ldr	r3, [pc, #560]	; (801005c <print_display+0x290>)
 800fe2a:	789b      	ldrb	r3, [r3, #2]
 800fe2c:	b29b      	uxth	r3, r3
 800fe2e:	498c      	ldr	r1, [pc, #560]	; (8010060 <print_display+0x294>)
 800fe30:	4618      	mov	r0, r3
 800fe32:	f7ff fe3d 	bl	800fab0 <digit3_to_ascii>
	string(25, 1, font_6x8, string_buf);
 800fe36:	4b8a      	ldr	r3, [pc, #552]	; (8010060 <print_display+0x294>)
 800fe38:	4a87      	ldr	r2, [pc, #540]	; (8010058 <print_display+0x28c>)
 800fe3a:	2101      	movs	r1, #1
 800fe3c:	2019      	movs	r0, #25
 800fe3e:	f7fe fb55 	bl	800e4ec <string>
	string(50, 1, font_6x8, "Br2:");
 800fe42:	4b8a      	ldr	r3, [pc, #552]	; (801006c <print_display+0x2a0>)
 800fe44:	4a84      	ldr	r2, [pc, #528]	; (8010058 <print_display+0x28c>)
 800fe46:	2101      	movs	r1, #1
 800fe48:	2032      	movs	r0, #50	; 0x32
 800fe4a:	f7fe fb4f 	bl	800e4ec <string>
	digit3_to_ascii(FU_Values_1_Data.brake2, string_buf);
 800fe4e:	4b83      	ldr	r3, [pc, #524]	; (801005c <print_display+0x290>)
 800fe50:	78db      	ldrb	r3, [r3, #3]
 800fe52:	b29b      	uxth	r3, r3
 800fe54:	4982      	ldr	r1, [pc, #520]	; (8010060 <print_display+0x294>)
 800fe56:	4618      	mov	r0, r3
 800fe58:	f7ff fe2a 	bl	800fab0 <digit3_to_ascii>
	string(75, 1, font_6x8, string_buf);
 800fe5c:	4b80      	ldr	r3, [pc, #512]	; (8010060 <print_display+0x294>)
 800fe5e:	4a7e      	ldr	r2, [pc, #504]	; (8010058 <print_display+0x28c>)
 800fe60:	2101      	movs	r1, #1
 800fe62:	204b      	movs	r0, #75	; 0x4b
 800fe64:	f7fe fb42 	bl	800e4ec <string>

	string(0, 2, font_6x8, "Err:");
 800fe68:	4b81      	ldr	r3, [pc, #516]	; (8010070 <print_display+0x2a4>)
 800fe6a:	4a7b      	ldr	r2, [pc, #492]	; (8010058 <print_display+0x28c>)
 800fe6c:	2102      	movs	r1, #2
 800fe6e:	2000      	movs	r0, #0
 800fe70:	f7fe fb3c 	bl	800e4ec <string>
	string_buf[0] = (FU_Values_1_Data.error & 0b10000) == 16 ? '1' : '0';
 800fe74:	4b79      	ldr	r3, [pc, #484]	; (801005c <print_display+0x290>)
 800fe76:	889b      	ldrh	r3, [r3, #4]
 800fe78:	f003 0310 	and.w	r3, r3, #16
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d001      	beq.n	800fe84 <print_display+0xb8>
 800fe80:	2231      	movs	r2, #49	; 0x31
 800fe82:	e000      	b.n	800fe86 <print_display+0xba>
 800fe84:	2230      	movs	r2, #48	; 0x30
 800fe86:	4b76      	ldr	r3, [pc, #472]	; (8010060 <print_display+0x294>)
 800fe88:	701a      	strb	r2, [r3, #0]
	string_buf[1] = (FU_Values_1_Data.error & 0b1000) == 8 ? '1' : '0';
 800fe8a:	4b74      	ldr	r3, [pc, #464]	; (801005c <print_display+0x290>)
 800fe8c:	889b      	ldrh	r3, [r3, #4]
 800fe8e:	f003 0308 	and.w	r3, r3, #8
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d001      	beq.n	800fe9a <print_display+0xce>
 800fe96:	2231      	movs	r2, #49	; 0x31
 800fe98:	e000      	b.n	800fe9c <print_display+0xd0>
 800fe9a:	2230      	movs	r2, #48	; 0x30
 800fe9c:	4b70      	ldr	r3, [pc, #448]	; (8010060 <print_display+0x294>)
 800fe9e:	705a      	strb	r2, [r3, #1]
	string_buf[2] = (FU_Values_1_Data.error & 0b100) == 4 ? '1' : '0';
 800fea0:	4b6e      	ldr	r3, [pc, #440]	; (801005c <print_display+0x290>)
 800fea2:	889b      	ldrh	r3, [r3, #4]
 800fea4:	f003 0304 	and.w	r3, r3, #4
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d001      	beq.n	800feb0 <print_display+0xe4>
 800feac:	2231      	movs	r2, #49	; 0x31
 800feae:	e000      	b.n	800feb2 <print_display+0xe6>
 800feb0:	2230      	movs	r2, #48	; 0x30
 800feb2:	4b6b      	ldr	r3, [pc, #428]	; (8010060 <print_display+0x294>)
 800feb4:	709a      	strb	r2, [r3, #2]
	string_buf[3] = (FU_Values_1_Data.error & 0b10) == 2 ? '1' : '0';
 800feb6:	4b69      	ldr	r3, [pc, #420]	; (801005c <print_display+0x290>)
 800feb8:	889b      	ldrh	r3, [r3, #4]
 800feba:	f003 0302 	and.w	r3, r3, #2
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d001      	beq.n	800fec6 <print_display+0xfa>
 800fec2:	2231      	movs	r2, #49	; 0x31
 800fec4:	e000      	b.n	800fec8 <print_display+0xfc>
 800fec6:	2230      	movs	r2, #48	; 0x30
 800fec8:	4b65      	ldr	r3, [pc, #404]	; (8010060 <print_display+0x294>)
 800feca:	70da      	strb	r2, [r3, #3]
	string_buf[4] = (FU_Values_1_Data.error & 0b1) == 1 ? '1' : '0';
 800fecc:	4b63      	ldr	r3, [pc, #396]	; (801005c <print_display+0x290>)
 800fece:	889b      	ldrh	r3, [r3, #4]
 800fed0:	f003 0301 	and.w	r3, r3, #1
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d001      	beq.n	800fedc <print_display+0x110>
 800fed8:	2231      	movs	r2, #49	; 0x31
 800feda:	e000      	b.n	800fede <print_display+0x112>
 800fedc:	2230      	movs	r2, #48	; 0x30
 800fede:	4b60      	ldr	r3, [pc, #384]	; (8010060 <print_display+0x294>)
 800fee0:	711a      	strb	r2, [r3, #4]
	string_buf[5] = '\0';
 800fee2:	4b5f      	ldr	r3, [pc, #380]	; (8010060 <print_display+0x294>)
 800fee4:	2200      	movs	r2, #0
 800fee6:	715a      	strb	r2, [r3, #5]
	string(25, 2, font_6x8, string_buf);
 800fee8:	4b5d      	ldr	r3, [pc, #372]	; (8010060 <print_display+0x294>)
 800feea:	4a5b      	ldr	r2, [pc, #364]	; (8010058 <print_display+0x28c>)
 800feec:	2102      	movs	r1, #2
 800feee:	2019      	movs	r0, #25
 800fef0:	f7fe fafc 	bl	800e4ec <string>

	string(60, 2, font_6x8, "State:");
 800fef4:	4b5f      	ldr	r3, [pc, #380]	; (8010074 <print_display+0x2a8>)
 800fef6:	4a58      	ldr	r2, [pc, #352]	; (8010058 <print_display+0x28c>)
 800fef8:	2102      	movs	r1, #2
 800fefa:	203c      	movs	r0, #60	; 0x3c
 800fefc:	f7fe faf6 	bl	800e4ec <string>
	string_buf[0] = Interconnect_Data.car_state + '0';
 800ff00:	4b5d      	ldr	r3, [pc, #372]	; (8010078 <print_display+0x2ac>)
 800ff02:	781b      	ldrb	r3, [r3, #0]
 800ff04:	3330      	adds	r3, #48	; 0x30
 800ff06:	b2da      	uxtb	r2, r3
 800ff08:	4b55      	ldr	r3, [pc, #340]	; (8010060 <print_display+0x294>)
 800ff0a:	701a      	strb	r2, [r3, #0]
	string_buf[1] = '\0';
 800ff0c:	4b54      	ldr	r3, [pc, #336]	; (8010060 <print_display+0x294>)
 800ff0e:	2200      	movs	r2, #0
 800ff10:	705a      	strb	r2, [r3, #1]
	string(96, 2, font_6x8, string_buf);
 800ff12:	4b53      	ldr	r3, [pc, #332]	; (8010060 <print_display+0x294>)
 800ff14:	4a50      	ldr	r2, [pc, #320]	; (8010058 <print_display+0x28c>)
 800ff16:	2102      	movs	r1, #2
 800ff18:	2060      	movs	r0, #96	; 0x60
 800ff1a:	f7fe fae7 	bl	800e4ec <string>

	string(0, 3, font_6x8, "Str:");
 800ff1e:	4b57      	ldr	r3, [pc, #348]	; (801007c <print_display+0x2b0>)
 800ff20:	4a4d      	ldr	r2, [pc, #308]	; (8010058 <print_display+0x28c>)
 800ff22:	2103      	movs	r1, #3
 800ff24:	2000      	movs	r0, #0
 800ff26:	f7fe fae1 	bl	800e4ec <string>
	digit3_to_ascii_int(FU_Values_2_Data.steer, string_buf);
 800ff2a:	4b55      	ldr	r3, [pc, #340]	; (8010080 <print_display+0x2b4>)
 800ff2c:	f993 3000 	ldrsb.w	r3, [r3]
 800ff30:	494b      	ldr	r1, [pc, #300]	; (8010060 <print_display+0x294>)
 800ff32:	4618      	mov	r0, r3
 800ff34:	f7ff fe00 	bl	800fb38 <digit3_to_ascii_int>
	string(25, 3, font_6x8, string_buf);
 800ff38:	4b49      	ldr	r3, [pc, #292]	; (8010060 <print_display+0x294>)
 800ff3a:	4a47      	ldr	r2, [pc, #284]	; (8010058 <print_display+0x28c>)
 800ff3c:	2103      	movs	r1, #3
 800ff3e:	2019      	movs	r0, #25
 800ff40:	f7fe fad4 	bl	800e4ec <string>

	string(55, 3, font_6x8, "Rtd:");
 800ff44:	4b4f      	ldr	r3, [pc, #316]	; (8010084 <print_display+0x2b8>)
 800ff46:	4a44      	ldr	r2, [pc, #272]	; (8010058 <print_display+0x28c>)
 800ff48:	2103      	movs	r1, #3
 800ff4a:	2037      	movs	r0, #55	; 0x37
 800ff4c:	f7fe face 	bl	800e4ec <string>
	string_buf[0] = FU_Values_2_Data.RTD + '0';
 800ff50:	4b4b      	ldr	r3, [pc, #300]	; (8010080 <print_display+0x2b4>)
 800ff52:	79db      	ldrb	r3, [r3, #7]
 800ff54:	3330      	adds	r3, #48	; 0x30
 800ff56:	b2da      	uxtb	r2, r3
 800ff58:	4b41      	ldr	r3, [pc, #260]	; (8010060 <print_display+0x294>)
 800ff5a:	701a      	strb	r2, [r3, #0]
	string_buf[1] = '\0';
 800ff5c:	4b40      	ldr	r3, [pc, #256]	; (8010060 <print_display+0x294>)
 800ff5e:	2200      	movs	r2, #0
 800ff60:	705a      	strb	r2, [r3, #1]
	string(80, 3, font_6x8, string_buf);
 800ff62:	4b3f      	ldr	r3, [pc, #252]	; (8010060 <print_display+0x294>)
 800ff64:	4a3c      	ldr	r2, [pc, #240]	; (8010058 <print_display+0x28c>)
 800ff66:	2103      	movs	r1, #3
 800ff68:	2050      	movs	r0, #80	; 0x50
 800ff6a:	f7fe fabf 	bl	800e4ec <string>

	string(0, 5, font_6x8, "IMD:");
 800ff6e:	4b46      	ldr	r3, [pc, #280]	; (8010088 <print_display+0x2bc>)
 800ff70:	4a39      	ldr	r2, [pc, #228]	; (8010058 <print_display+0x28c>)
 800ff72:	2105      	movs	r1, #5
 800ff74:	2000      	movs	r0, #0
 800ff76:	f7fe fab9 	bl	800e4ec <string>
	//digit3_to_ascii(BBOX_status_Data.IMD_OK,string_buf);
	string_buf[0] = BBOX_status_Data.IMD_OK + '0';
 800ff7a:	4b44      	ldr	r3, [pc, #272]	; (801008c <print_display+0x2c0>)
 800ff7c:	799b      	ldrb	r3, [r3, #6]
 800ff7e:	3330      	adds	r3, #48	; 0x30
 800ff80:	b2da      	uxtb	r2, r3
 800ff82:	4b37      	ldr	r3, [pc, #220]	; (8010060 <print_display+0x294>)
 800ff84:	701a      	strb	r2, [r3, #0]
	string_buf[1] = '\0';
 800ff86:	4b36      	ldr	r3, [pc, #216]	; (8010060 <print_display+0x294>)
 800ff88:	2200      	movs	r2, #0
 800ff8a:	705a      	strb	r2, [r3, #1]
	string(25, 5, font_6x8, string_buf);
 800ff8c:	4b34      	ldr	r3, [pc, #208]	; (8010060 <print_display+0x294>)
 800ff8e:	4a32      	ldr	r2, [pc, #200]	; (8010058 <print_display+0x28c>)
 800ff90:	2105      	movs	r1, #5
 800ff92:	2019      	movs	r0, #25
 800ff94:	f7fe faaa 	bl	800e4ec <string>

	string(35, 5, font_6x8, "RES:");
 800ff98:	4b3d      	ldr	r3, [pc, #244]	; (8010090 <print_display+0x2c4>)
 800ff9a:	4a2f      	ldr	r2, [pc, #188]	; (8010058 <print_display+0x28c>)
 800ff9c:	2105      	movs	r1, #5
 800ff9e:	2023      	movs	r0, #35	; 0x23
 800ffa0:	f7fe faa4 	bl	800e4ec <string>
	//digit3_to_ascii(BBOX_status_Data.AMS_OK,string_buf);
	string_buf[0] = BBOX_status_Data.SHD_RESET + '0';
 800ffa4:	4b39      	ldr	r3, [pc, #228]	; (801008c <print_display+0x2c0>)
 800ffa6:	7a5b      	ldrb	r3, [r3, #9]
 800ffa8:	3330      	adds	r3, #48	; 0x30
 800ffaa:	b2da      	uxtb	r2, r3
 800ffac:	4b2c      	ldr	r3, [pc, #176]	; (8010060 <print_display+0x294>)
 800ffae:	701a      	strb	r2, [r3, #0]
	string_buf[1] = '\0';
 800ffb0:	4b2b      	ldr	r3, [pc, #172]	; (8010060 <print_display+0x294>)
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	705a      	strb	r2, [r3, #1]
	string(60, 5, font_6x8, string_buf);
 800ffb6:	4b2a      	ldr	r3, [pc, #168]	; (8010060 <print_display+0x294>)
 800ffb8:	4a27      	ldr	r2, [pc, #156]	; (8010058 <print_display+0x28c>)
 800ffba:	2105      	movs	r1, #5
 800ffbc:	203c      	movs	r0, #60	; 0x3c
 800ffbe:	f7fe fa95 	bl	800e4ec <string>

	string(70, 5, font_6x8, "SHO:");
 800ffc2:	4b34      	ldr	r3, [pc, #208]	; (8010094 <print_display+0x2c8>)
 800ffc4:	4a24      	ldr	r2, [pc, #144]	; (8010058 <print_display+0x28c>)
 800ffc6:	2105      	movs	r1, #5
 800ffc8:	2046      	movs	r0, #70	; 0x46
 800ffca:	f7fe fa8f 	bl	800e4ec <string>
	//digit3_to_ascii(BBOX_status_Data.AMS_OK,string_buf);
	string_buf[0] = BBOX_status_Data.SHD_OUT + '0';
 800ffce:	4b2f      	ldr	r3, [pc, #188]	; (801008c <print_display+0x2c0>)
 800ffd0:	789b      	ldrb	r3, [r3, #2]
 800ffd2:	3330      	adds	r3, #48	; 0x30
 800ffd4:	b2da      	uxtb	r2, r3
 800ffd6:	4b22      	ldr	r3, [pc, #136]	; (8010060 <print_display+0x294>)
 800ffd8:	701a      	strb	r2, [r3, #0]
	string_buf[1] = '\0';
 800ffda:	4b21      	ldr	r3, [pc, #132]	; (8010060 <print_display+0x294>)
 800ffdc:	2200      	movs	r2, #0
 800ffde:	705a      	strb	r2, [r3, #1]
	string(96, 5, font_6x8, string_buf);
 800ffe0:	4b1f      	ldr	r3, [pc, #124]	; (8010060 <print_display+0x294>)
 800ffe2:	4a1d      	ldr	r2, [pc, #116]	; (8010058 <print_display+0x28c>)
 800ffe4:	2105      	movs	r1, #5
 800ffe6:	2060      	movs	r0, #96	; 0x60
 800ffe8:	f7fe fa80 	bl	800e4ec <string>

	string(0, 6, font_6x8, "Ulv:");
 800ffec:	4b2a      	ldr	r3, [pc, #168]	; (8010098 <print_display+0x2cc>)
 800ffee:	4a1a      	ldr	r2, [pc, #104]	; (8010058 <print_display+0x28c>)
 800fff0:	2106      	movs	r1, #6
 800fff2:	2000      	movs	r0, #0
 800fff4:	f7fe fa7a 	bl	800e4ec <string>
	digit_to_ascii_XX_X((LV_voltage/100), string_buf);
 800fff8:	4b28      	ldr	r3, [pc, #160]	; (801009c <print_display+0x2d0>)
 800fffa:	881b      	ldrh	r3, [r3, #0]
 800fffc:	4a28      	ldr	r2, [pc, #160]	; (80100a0 <print_display+0x2d4>)
 800fffe:	fba2 2303 	umull	r2, r3, r2, r3
 8010002:	095b      	lsrs	r3, r3, #5
 8010004:	b29b      	uxth	r3, r3
 8010006:	4916      	ldr	r1, [pc, #88]	; (8010060 <print_display+0x294>)
 8010008:	4618      	mov	r0, r3
 801000a:	f7ff fe51 	bl	800fcb0 <digit_to_ascii_XX_X>
	string(24, 6, font_6x8, string_buf);
 801000e:	4b14      	ldr	r3, [pc, #80]	; (8010060 <print_display+0x294>)
 8010010:	4a11      	ldr	r2, [pc, #68]	; (8010058 <print_display+0x28c>)
 8010012:	2106      	movs	r1, #6
 8010014:	2018      	movs	r0, #24
 8010016:	f7fe fa69 	bl	800e4ec <string>
	string(48, 6, font_6x8, "V");
 801001a:	4b22      	ldr	r3, [pc, #136]	; (80100a4 <print_display+0x2d8>)
 801001c:	4a0e      	ldr	r2, [pc, #56]	; (8010058 <print_display+0x28c>)
 801001e:	2106      	movs	r1, #6
 8010020:	2030      	movs	r0, #48	; 0x30
 8010022:	f7fe fa63 	bl	800e4ec <string>

	string(55, 6, font_6x8, "Uhv:");
 8010026:	4b20      	ldr	r3, [pc, #128]	; (80100a8 <print_display+0x2dc>)
 8010028:	4a0b      	ldr	r2, [pc, #44]	; (8010058 <print_display+0x28c>)
 801002a:	2106      	movs	r1, #6
 801002c:	2037      	movs	r0, #55	; 0x37
 801002e:	f7fe fa5d 	bl	800e4ec <string>
	if (BBOX_power_Data.voltage > 0) {
 8010032:	4b1e      	ldr	r3, [pc, #120]	; (80100ac <print_display+0x2e0>)
 8010034:	889b      	ldrh	r3, [r3, #4]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d03a      	beq.n	80100b0 <print_display+0x2e4>
		digit3_to_ascii( BBOX_power_Data.voltage, string_buf);
 801003a:	4b1c      	ldr	r3, [pc, #112]	; (80100ac <print_display+0x2e0>)
 801003c:	889b      	ldrh	r3, [r3, #4]
 801003e:	4908      	ldr	r1, [pc, #32]	; (8010060 <print_display+0x294>)
 8010040:	4618      	mov	r0, r3
 8010042:	f7ff fd35 	bl	800fab0 <digit3_to_ascii>
		string(75, 6, font_6x8, string_buf);
 8010046:	4b06      	ldr	r3, [pc, #24]	; (8010060 <print_display+0x294>)
 8010048:	4a03      	ldr	r2, [pc, #12]	; (8010058 <print_display+0x28c>)
 801004a:	2106      	movs	r1, #6
 801004c:	204b      	movs	r0, #75	; 0x4b
 801004e:	f7fe fa4d 	bl	800e4ec <string>
 8010052:	e033      	b.n	80100bc <print_display+0x2f0>
 8010054:	08011b78 	.word	0x08011b78
 8010058:	080120cc 	.word	0x080120cc
 801005c:	20000054 	.word	0x20000054
 8010060:	200002a0 	.word	0x200002a0
 8010064:	08011b80 	.word	0x08011b80
 8010068:	08011b88 	.word	0x08011b88
 801006c:	08011b90 	.word	0x08011b90
 8010070:	08011b98 	.word	0x08011b98
 8010074:	08011ba0 	.word	0x08011ba0
 8010078:	20000088 	.word	0x20000088
 801007c:	08011ba8 	.word	0x08011ba8
 8010080:	2000007c 	.word	0x2000007c
 8010084:	08011bb0 	.word	0x08011bb0
 8010088:	08011bb8 	.word	0x08011bb8
 801008c:	20000044 	.word	0x20000044
 8010090:	08011bc0 	.word	0x08011bc0
 8010094:	08011bc8 	.word	0x08011bc8
 8010098:	08011bd0 	.word	0x08011bd0
 801009c:	200002b0 	.word	0x200002b0
 80100a0:	51eb851f 	.word	0x51eb851f
 80100a4:	08011bd8 	.word	0x08011bd8
 80100a8:	08011bdc 	.word	0x08011bdc
 80100ac:	20000034 	.word	0x20000034
	} else {
		string(75, 6, font_6x8, "000");
 80100b0:	4b62      	ldr	r3, [pc, #392]	; (801023c <print_display+0x470>)
 80100b2:	4a63      	ldr	r2, [pc, #396]	; (8010240 <print_display+0x474>)
 80100b4:	2106      	movs	r1, #6
 80100b6:	204b      	movs	r0, #75	; 0x4b
 80100b8:	f7fe fa18 	bl	800e4ec <string>
	}
	string(95, 6, font_6x8, "V");
 80100bc:	4b61      	ldr	r3, [pc, #388]	; (8010244 <print_display+0x478>)
 80100be:	4a60      	ldr	r2, [pc, #384]	; (8010240 <print_display+0x474>)
 80100c0:	2106      	movs	r1, #6
 80100c2:	205f      	movs	r0, #95	; 0x5f
 80100c4:	f7fe fa12 	bl	800e4ec <string>


	string(55, 7, font_6x8, "Ilv");
 80100c8:	4b5f      	ldr	r3, [pc, #380]	; (8010248 <print_display+0x47c>)
 80100ca:	4a5d      	ldr	r2, [pc, #372]	; (8010240 <print_display+0x474>)
 80100cc:	2107      	movs	r1, #7
 80100ce:	2037      	movs	r0, #55	; 0x37
 80100d0:	f7fe fa0c 	bl	800e4ec <string>
	digit_to_ascii_int_X_X(BMS_Data.current,string_buf);
 80100d4:	4b5d      	ldr	r3, [pc, #372]	; (801024c <print_display+0x480>)
 80100d6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80100da:	495d      	ldr	r1, [pc, #372]	; (8010250 <print_display+0x484>)
 80100dc:	4618      	mov	r0, r3
 80100de:	f7ff fe2f 	bl	800fd40 <digit_to_ascii_int_X_X>
	string(75, 7, font_6x8, string_buf);
 80100e2:	4b5b      	ldr	r3, [pc, #364]	; (8010250 <print_display+0x484>)
 80100e4:	4a56      	ldr	r2, [pc, #344]	; (8010240 <print_display+0x474>)
 80100e6:	2107      	movs	r1, #7
 80100e8:	204b      	movs	r0, #75	; 0x4b
 80100ea:	f7fe f9ff 	bl	800e4ec <string>
	string(95, 7, font_6x8,"A");
 80100ee:	4b59      	ldr	r3, [pc, #356]	; (8010254 <print_display+0x488>)
 80100f0:	4a53      	ldr	r2, [pc, #332]	; (8010240 <print_display+0x474>)
 80100f2:	2107      	movs	r1, #7
 80100f4:	205f      	movs	r0, #95	; 0x5f
 80100f6:	f7fe f9f9 	bl	800e4ec <string>




	string(0, 7, font_6x8, "SHD:     ");
 80100fa:	4b57      	ldr	r3, [pc, #348]	; (8010258 <print_display+0x48c>)
 80100fc:	4a50      	ldr	r2, [pc, #320]	; (8010240 <print_display+0x474>)
 80100fe:	2107      	movs	r1, #7
 8010100:	2000      	movs	r0, #0
 8010102:	f7fe f9f3 	bl	800e4ec <string>
	if((BSPD_OK==1)&&(FU_Values_2_Data.INERTIA_SW==1)&&(FU_Values_2_Data.SHDB==1)&&(FU_Values_2_Data.BOTS==1)&&(Interconnect_Data.killswitch_L==1)
 8010106:	4b55      	ldr	r3, [pc, #340]	; (801025c <print_display+0x490>)
 8010108:	781b      	ldrb	r3, [r3, #0]
 801010a:	2b01      	cmp	r3, #1
 801010c:	d12a      	bne.n	8010164 <print_display+0x398>
 801010e:	4b54      	ldr	r3, [pc, #336]	; (8010260 <print_display+0x494>)
 8010110:	7a9b      	ldrb	r3, [r3, #10]
 8010112:	2b01      	cmp	r3, #1
 8010114:	d126      	bne.n	8010164 <print_display+0x398>
 8010116:	4b52      	ldr	r3, [pc, #328]	; (8010260 <print_display+0x494>)
 8010118:	7a5b      	ldrb	r3, [r3, #9]
 801011a:	2b01      	cmp	r3, #1
 801011c:	d122      	bne.n	8010164 <print_display+0x398>
 801011e:	4b50      	ldr	r3, [pc, #320]	; (8010260 <print_display+0x494>)
 8010120:	7a1b      	ldrb	r3, [r3, #8]
 8010122:	2b01      	cmp	r3, #1
 8010124:	d11e      	bne.n	8010164 <print_display+0x398>
 8010126:	4b4f      	ldr	r3, [pc, #316]	; (8010264 <print_display+0x498>)
 8010128:	79db      	ldrb	r3, [r3, #7]
 801012a:	2b01      	cmp	r3, #1
 801012c:	d11a      	bne.n	8010164 <print_display+0x398>
			&&(Interconnect_Data.killswitch_R==1)&&(BBOX_status_Data.IMD_OK)
 801012e:	4b4d      	ldr	r3, [pc, #308]	; (8010264 <print_display+0x498>)
 8010130:	799b      	ldrb	r3, [r3, #6]
 8010132:	2b01      	cmp	r3, #1
 8010134:	d116      	bne.n	8010164 <print_display+0x398>
 8010136:	4b4c      	ldr	r3, [pc, #304]	; (8010268 <print_display+0x49c>)
 8010138:	799b      	ldrb	r3, [r3, #6]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d012      	beq.n	8010164 <print_display+0x398>
			&&(BBOX_status_Data.SHD_EN)&&((BBOX_status_Data.BMS_OK)==0)&&(BBOX_status_Data.TSMS==1))
 801013e:	4b4a      	ldr	r3, [pc, #296]	; (8010268 <print_display+0x49c>)
 8010140:	7a9b      	ldrb	r3, [r3, #10]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d00e      	beq.n	8010164 <print_display+0x398>
 8010146:	4b48      	ldr	r3, [pc, #288]	; (8010268 <print_display+0x49c>)
 8010148:	79db      	ldrb	r3, [r3, #7]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d10a      	bne.n	8010164 <print_display+0x398>
 801014e:	4b46      	ldr	r3, [pc, #280]	; (8010268 <print_display+0x49c>)
 8010150:	781b      	ldrb	r3, [r3, #0]
 8010152:	2b01      	cmp	r3, #1
 8010154:	d106      	bne.n	8010164 <print_display+0x398>
		string(25, 7, font_6x8, "ON");
 8010156:	4b45      	ldr	r3, [pc, #276]	; (801026c <print_display+0x4a0>)
 8010158:	4a39      	ldr	r2, [pc, #228]	; (8010240 <print_display+0x474>)
 801015a:	2107      	movs	r1, #7
 801015c:	2019      	movs	r0, #25
 801015e:	f7fe f9c5 	bl	800e4ec <string>
	}
    */



}
 8010162:	e068      	b.n	8010236 <print_display+0x46a>
	else if(BSPD_OK==0)							string(25, 7, font_6x8, "BSPD");
 8010164:	4b3d      	ldr	r3, [pc, #244]	; (801025c <print_display+0x490>)
 8010166:	781b      	ldrb	r3, [r3, #0]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d106      	bne.n	801017a <print_display+0x3ae>
 801016c:	4b40      	ldr	r3, [pc, #256]	; (8010270 <print_display+0x4a4>)
 801016e:	4a34      	ldr	r2, [pc, #208]	; (8010240 <print_display+0x474>)
 8010170:	2107      	movs	r1, #7
 8010172:	2019      	movs	r0, #25
 8010174:	f7fe f9ba 	bl	800e4ec <string>
}
 8010178:	e05d      	b.n	8010236 <print_display+0x46a>
	else if(FU_Values_2_Data.INERTIA_SW==0) 	string(25, 7, font_6x8, "INT");
 801017a:	4b39      	ldr	r3, [pc, #228]	; (8010260 <print_display+0x494>)
 801017c:	7a9b      	ldrb	r3, [r3, #10]
 801017e:	2b00      	cmp	r3, #0
 8010180:	d106      	bne.n	8010190 <print_display+0x3c4>
 8010182:	4b3c      	ldr	r3, [pc, #240]	; (8010274 <print_display+0x4a8>)
 8010184:	4a2e      	ldr	r2, [pc, #184]	; (8010240 <print_display+0x474>)
 8010186:	2107      	movs	r1, #7
 8010188:	2019      	movs	r0, #25
 801018a:	f7fe f9af 	bl	800e4ec <string>
}
 801018e:	e052      	b.n	8010236 <print_display+0x46a>
	else if(FU_Values_2_Data.SHDB==0) 			string(25, 7, font_6x8, "KSW_F");
 8010190:	4b33      	ldr	r3, [pc, #204]	; (8010260 <print_display+0x494>)
 8010192:	7a5b      	ldrb	r3, [r3, #9]
 8010194:	2b00      	cmp	r3, #0
 8010196:	d106      	bne.n	80101a6 <print_display+0x3da>
 8010198:	4b37      	ldr	r3, [pc, #220]	; (8010278 <print_display+0x4ac>)
 801019a:	4a29      	ldr	r2, [pc, #164]	; (8010240 <print_display+0x474>)
 801019c:	2107      	movs	r1, #7
 801019e:	2019      	movs	r0, #25
 80101a0:	f7fe f9a4 	bl	800e4ec <string>
}
 80101a4:	e047      	b.n	8010236 <print_display+0x46a>
	else if(FU_Values_2_Data.BOTS==0) 			string(25, 7, font_6x8, "BOTS");
 80101a6:	4b2e      	ldr	r3, [pc, #184]	; (8010260 <print_display+0x494>)
 80101a8:	7a1b      	ldrb	r3, [r3, #8]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d106      	bne.n	80101bc <print_display+0x3f0>
 80101ae:	4b33      	ldr	r3, [pc, #204]	; (801027c <print_display+0x4b0>)
 80101b0:	4a23      	ldr	r2, [pc, #140]	; (8010240 <print_display+0x474>)
 80101b2:	2107      	movs	r1, #7
 80101b4:	2019      	movs	r0, #25
 80101b6:	f7fe f999 	bl	800e4ec <string>
}
 80101ba:	e03c      	b.n	8010236 <print_display+0x46a>
	else if(Interconnect_Data.killswitch_L==0) 	string(25, 7, font_6x8, "KSW_L");
 80101bc:	4b29      	ldr	r3, [pc, #164]	; (8010264 <print_display+0x498>)
 80101be:	79db      	ldrb	r3, [r3, #7]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d106      	bne.n	80101d2 <print_display+0x406>
 80101c4:	4b2e      	ldr	r3, [pc, #184]	; (8010280 <print_display+0x4b4>)
 80101c6:	4a1e      	ldr	r2, [pc, #120]	; (8010240 <print_display+0x474>)
 80101c8:	2107      	movs	r1, #7
 80101ca:	2019      	movs	r0, #25
 80101cc:	f7fe f98e 	bl	800e4ec <string>
}
 80101d0:	e031      	b.n	8010236 <print_display+0x46a>
	else if(Interconnect_Data.killswitch_R==0) 	string(25, 7, font_6x8, "KSW_R");
 80101d2:	4b24      	ldr	r3, [pc, #144]	; (8010264 <print_display+0x498>)
 80101d4:	799b      	ldrb	r3, [r3, #6]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d106      	bne.n	80101e8 <print_display+0x41c>
 80101da:	4b2a      	ldr	r3, [pc, #168]	; (8010284 <print_display+0x4b8>)
 80101dc:	4a18      	ldr	r2, [pc, #96]	; (8010240 <print_display+0x474>)
 80101de:	2107      	movs	r1, #7
 80101e0:	2019      	movs	r0, #25
 80101e2:	f7fe f983 	bl	800e4ec <string>
}
 80101e6:	e026      	b.n	8010236 <print_display+0x46a>
	else if(BBOX_status_Data.IMD_OK==0)  		string(25, 7, font_6x8, "IMD");
 80101e8:	4b1f      	ldr	r3, [pc, #124]	; (8010268 <print_display+0x49c>)
 80101ea:	799b      	ldrb	r3, [r3, #6]
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d106      	bne.n	80101fe <print_display+0x432>
 80101f0:	4b25      	ldr	r3, [pc, #148]	; (8010288 <print_display+0x4bc>)
 80101f2:	4a13      	ldr	r2, [pc, #76]	; (8010240 <print_display+0x474>)
 80101f4:	2107      	movs	r1, #7
 80101f6:	2019      	movs	r0, #25
 80101f8:	f7fe f978 	bl	800e4ec <string>
}
 80101fc:	e01b      	b.n	8010236 <print_display+0x46a>
	else if(BBOX_status_Data.SHD_EN==0)  		string(25, 7, font_6x8, "SHD_EN");
 80101fe:	4b1a      	ldr	r3, [pc, #104]	; (8010268 <print_display+0x49c>)
 8010200:	7a9b      	ldrb	r3, [r3, #10]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d106      	bne.n	8010214 <print_display+0x448>
 8010206:	4b21      	ldr	r3, [pc, #132]	; (801028c <print_display+0x4c0>)
 8010208:	4a0d      	ldr	r2, [pc, #52]	; (8010240 <print_display+0x474>)
 801020a:	2107      	movs	r1, #7
 801020c:	2019      	movs	r0, #25
 801020e:	f7fe f96d 	bl	800e4ec <string>
}
 8010212:	e010      	b.n	8010236 <print_display+0x46a>
	else if(BBOX_status_Data.TSMS==0) 			string(25, 7, font_6x8, "TSMS");
 8010214:	4b14      	ldr	r3, [pc, #80]	; (8010268 <print_display+0x49c>)
 8010216:	781b      	ldrb	r3, [r3, #0]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d106      	bne.n	801022a <print_display+0x45e>
 801021c:	4b1c      	ldr	r3, [pc, #112]	; (8010290 <print_display+0x4c4>)
 801021e:	4a08      	ldr	r2, [pc, #32]	; (8010240 <print_display+0x474>)
 8010220:	2107      	movs	r1, #7
 8010222:	2019      	movs	r0, #25
 8010224:	f7fe f962 	bl	800e4ec <string>
}
 8010228:	e005      	b.n	8010236 <print_display+0x46a>
	else       		  string(25, 7, font_6x8, "ERR");
 801022a:	4b1a      	ldr	r3, [pc, #104]	; (8010294 <print_display+0x4c8>)
 801022c:	4a04      	ldr	r2, [pc, #16]	; (8010240 <print_display+0x474>)
 801022e:	2107      	movs	r1, #7
 8010230:	2019      	movs	r0, #25
 8010232:	f7fe f95b 	bl	800e4ec <string>
}
 8010236:	bf00      	nop
 8010238:	bd80      	pop	{r7, pc}
 801023a:	bf00      	nop
 801023c:	08011be4 	.word	0x08011be4
 8010240:	080120cc 	.word	0x080120cc
 8010244:	08011bd8 	.word	0x08011bd8
 8010248:	08011be8 	.word	0x08011be8
 801024c:	20000378 	.word	0x20000378
 8010250:	200002a0 	.word	0x200002a0
 8010254:	08011bec 	.word	0x08011bec
 8010258:	08011bf0 	.word	0x08011bf0
 801025c:	2000009b 	.word	0x2000009b
 8010260:	2000007c 	.word	0x2000007c
 8010264:	20000088 	.word	0x20000088
 8010268:	20000044 	.word	0x20000044
 801026c:	08011bfc 	.word	0x08011bfc
 8010270:	08011c00 	.word	0x08011c00
 8010274:	08011c08 	.word	0x08011c08
 8010278:	08011c0c 	.word	0x08011c0c
 801027c:	08011c14 	.word	0x08011c14
 8010280:	08011c1c 	.word	0x08011c1c
 8010284:	08011c24 	.word	0x08011c24
 8010288:	08011c2c 	.word	0x08011c2c
 801028c:	08011c30 	.word	0x08011c30
 8010290:	08011c38 	.word	0x08011c38
 8010294:	08011c40 	.word	0x08011c40

08010298 <adc_raw_to_mv>:

void adc_raw_to_mv(void){
 8010298:	b480      	push	{r7}
 801029a:	b083      	sub	sp, #12
 801029c:	af00      	add	r7, sp, #0
	uint8_t i;
	adc_mv.LV_voltage=0;
 801029e:	4b35      	ldr	r3, [pc, #212]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102a0:	2200      	movs	r2, #0
 80102a2:	801a      	strh	r2, [r3, #0]
	adc_mv.sus_L=0;
 80102a4:	4b33      	ldr	r3, [pc, #204]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	805a      	strh	r2, [r3, #2]
	adc_mv.sus_R=0;
 80102aa:	4b32      	ldr	r3, [pc, #200]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102ac:	2200      	movs	r2, #0
 80102ae:	809a      	strh	r2, [r3, #4]

	for(i=0;i<LEN;i++){
 80102b0:	2300      	movs	r3, #0
 80102b2:	71fb      	strb	r3, [r7, #7]
 80102b4:	e022      	b.n	80102fc <adc_raw_to_mv+0x64>
			adc_mv.LV_voltage+=(uint16_t)adc_raw[i].LV_voltage;
 80102b6:	4b2f      	ldr	r3, [pc, #188]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102b8:	881a      	ldrh	r2, [r3, #0]
 80102ba:	79fb      	ldrb	r3, [r7, #7]
 80102bc:	492e      	ldr	r1, [pc, #184]	; (8010378 <adc_raw_to_mv+0xe0>)
 80102be:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80102c2:	4413      	add	r3, r2
 80102c4:	b29a      	uxth	r2, r3
 80102c6:	4b2b      	ldr	r3, [pc, #172]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102c8:	801a      	strh	r2, [r3, #0]
			adc_mv.sus_L+=(uint16_t)adc_raw[i].sus_L;
 80102ca:	4b2a      	ldr	r3, [pc, #168]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102cc:	885a      	ldrh	r2, [r3, #2]
 80102ce:	79fb      	ldrb	r3, [r7, #7]
 80102d0:	4929      	ldr	r1, [pc, #164]	; (8010378 <adc_raw_to_mv+0xe0>)
 80102d2:	00db      	lsls	r3, r3, #3
 80102d4:	440b      	add	r3, r1
 80102d6:	885b      	ldrh	r3, [r3, #2]
 80102d8:	4413      	add	r3, r2
 80102da:	b29a      	uxth	r2, r3
 80102dc:	4b25      	ldr	r3, [pc, #148]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102de:	805a      	strh	r2, [r3, #2]
			adc_mv.sus_R+= (uint16_t)adc_raw[i].sus_R;
 80102e0:	4b24      	ldr	r3, [pc, #144]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102e2:	889a      	ldrh	r2, [r3, #4]
 80102e4:	79fb      	ldrb	r3, [r7, #7]
 80102e6:	4924      	ldr	r1, [pc, #144]	; (8010378 <adc_raw_to_mv+0xe0>)
 80102e8:	00db      	lsls	r3, r3, #3
 80102ea:	440b      	add	r3, r1
 80102ec:	889b      	ldrh	r3, [r3, #4]
 80102ee:	4413      	add	r3, r2
 80102f0:	b29a      	uxth	r2, r3
 80102f2:	4b20      	ldr	r3, [pc, #128]	; (8010374 <adc_raw_to_mv+0xdc>)
 80102f4:	809a      	strh	r2, [r3, #4]
	for(i=0;i<LEN;i++){
 80102f6:	79fb      	ldrb	r3, [r7, #7]
 80102f8:	3301      	adds	r3, #1
 80102fa:	71fb      	strb	r3, [r7, #7]
 80102fc:	79fb      	ldrb	r3, [r7, #7]
 80102fe:	2b1f      	cmp	r3, #31
 8010300:	d9d9      	bls.n	80102b6 <adc_raw_to_mv+0x1e>
		}

		//prepocita na milivolty
		adc_mv.LV_voltage=adc_mv.LV_voltage *VCC/(4095*LEN);
 8010302:	4b1c      	ldr	r3, [pc, #112]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	461a      	mov	r2, r3
 8010308:	f640 43e4 	movw	r3, #3300	; 0xce4
 801030c:	fb03 f302 	mul.w	r3, r3, r2
 8010310:	4a1a      	ldr	r2, [pc, #104]	; (801037c <adc_raw_to_mv+0xe4>)
 8010312:	fb82 1203 	smull	r1, r2, r2, r3
 8010316:	441a      	add	r2, r3
 8010318:	1412      	asrs	r2, r2, #16
 801031a:	17db      	asrs	r3, r3, #31
 801031c:	1ad3      	subs	r3, r2, r3
 801031e:	b29a      	uxth	r2, r3
 8010320:	4b14      	ldr	r3, [pc, #80]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010322:	801a      	strh	r2, [r3, #0]
		adc_mv.sus_L=adc_mv.sus_L*VCC/(4095*LEN);
 8010324:	4b13      	ldr	r3, [pc, #76]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010326:	885b      	ldrh	r3, [r3, #2]
 8010328:	461a      	mov	r2, r3
 801032a:	f640 43e4 	movw	r3, #3300	; 0xce4
 801032e:	fb03 f302 	mul.w	r3, r3, r2
 8010332:	4a12      	ldr	r2, [pc, #72]	; (801037c <adc_raw_to_mv+0xe4>)
 8010334:	fb82 1203 	smull	r1, r2, r2, r3
 8010338:	441a      	add	r2, r3
 801033a:	1412      	asrs	r2, r2, #16
 801033c:	17db      	asrs	r3, r3, #31
 801033e:	1ad3      	subs	r3, r2, r3
 8010340:	b29a      	uxth	r2, r3
 8010342:	4b0c      	ldr	r3, [pc, #48]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010344:	805a      	strh	r2, [r3, #2]
		adc_mv.sus_R=adc_mv.sus_R*VCC/(4095*LEN);
 8010346:	4b0b      	ldr	r3, [pc, #44]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010348:	889b      	ldrh	r3, [r3, #4]
 801034a:	461a      	mov	r2, r3
 801034c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8010350:	fb03 f302 	mul.w	r3, r3, r2
 8010354:	4a09      	ldr	r2, [pc, #36]	; (801037c <adc_raw_to_mv+0xe4>)
 8010356:	fb82 1203 	smull	r1, r2, r2, r3
 801035a:	441a      	add	r2, r3
 801035c:	1412      	asrs	r2, r2, #16
 801035e:	17db      	asrs	r3, r3, #31
 8010360:	1ad3      	subs	r3, r2, r3
 8010362:	b29a      	uxth	r2, r3
 8010364:	4b03      	ldr	r3, [pc, #12]	; (8010374 <adc_raw_to_mv+0xdc>)
 8010366:	809a      	strh	r2, [r3, #4]
}
 8010368:	bf00      	nop
 801036a:	370c      	adds	r7, #12
 801036c:	46bd      	mov	sp, r7
 801036e:	bc80      	pop	{r7}
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop
 8010374:	20000180 	.word	0x20000180
 8010378:	20000394 	.word	0x20000394
 801037c:	80080081 	.word	0x80080081

08010380 <water_pump>:

void water_pump(void){
 8010380:	b580      	push	{r7, lr}
 8010382:	af00      	add	r7, sp, #0

	if((ECU_State_Data.TempIGBT_H>TEMP_H)||(ECU_State_Data.TempInverter_H>TEMP_H)||(ECU_State_Data.TempMotor_H>TEMP_H)){
 8010384:	4b1b      	ldr	r3, [pc, #108]	; (80103f4 <water_pump+0x74>)
 8010386:	79db      	ldrb	r3, [r3, #7]
 8010388:	2b2d      	cmp	r3, #45	; 0x2d
 801038a:	d807      	bhi.n	801039c <water_pump+0x1c>
 801038c:	4b19      	ldr	r3, [pc, #100]	; (80103f4 <water_pump+0x74>)
 801038e:	799b      	ldrb	r3, [r3, #6]
 8010390:	2b2d      	cmp	r3, #45	; 0x2d
 8010392:	d803      	bhi.n	801039c <water_pump+0x1c>
 8010394:	4b17      	ldr	r3, [pc, #92]	; (80103f4 <water_pump+0x74>)
 8010396:	795b      	ldrb	r3, [r3, #5]
 8010398:	2b2d      	cmp	r3, #45	; 0x2d
 801039a:	d90e      	bls.n	80103ba <water_pump+0x3a>
		HAL_GPIO_WritePin(SW1_GPIO_Port,SW1_Pin, GPIO_PIN_SET);  //pumpa R?
 801039c:	2201      	movs	r2, #1
 801039e:	2120      	movs	r1, #32
 80103a0:	4815      	ldr	r0, [pc, #84]	; (80103f8 <water_pump+0x78>)
 80103a2:	f7f5 fafe 	bl	80059a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SW2_GPIO_Port,SW2_Pin, GPIO_PIN_SET);  //pumpa_L?
 80103a6:	2201      	movs	r2, #1
 80103a8:	2102      	movs	r1, #2
 80103aa:	4813      	ldr	r0, [pc, #76]	; (80103f8 <water_pump+0x78>)
 80103ac:	f7f5 faf9 	bl	80059a2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SW7_GPIO_Port,SW7_Pin, GPIO_PIN_SET);  //fany na chladice
 80103b0:	2201      	movs	r2, #1
 80103b2:	2101      	movs	r1, #1
 80103b4:	4811      	ldr	r0, [pc, #68]	; (80103fc <water_pump+0x7c>)
 80103b6:	f7f5 faf4 	bl	80059a2 <HAL_GPIO_WritePin>

	};



	if((ECU_State_Data.TempIGBT_H<TEMP_L)&&(ECU_State_Data.TempInverter_H<TEMP_L)&&(ECU_State_Data.TempMotor_H<TEMP_L)){
 80103ba:	4b0e      	ldr	r3, [pc, #56]	; (80103f4 <water_pump+0x74>)
 80103bc:	79db      	ldrb	r3, [r3, #7]
 80103be:	2b27      	cmp	r3, #39	; 0x27
 80103c0:	d816      	bhi.n	80103f0 <water_pump+0x70>
 80103c2:	4b0c      	ldr	r3, [pc, #48]	; (80103f4 <water_pump+0x74>)
 80103c4:	799b      	ldrb	r3, [r3, #6]
 80103c6:	2b27      	cmp	r3, #39	; 0x27
 80103c8:	d812      	bhi.n	80103f0 <water_pump+0x70>
 80103ca:	4b0a      	ldr	r3, [pc, #40]	; (80103f4 <water_pump+0x74>)
 80103cc:	795b      	ldrb	r3, [r3, #5]
 80103ce:	2b27      	cmp	r3, #39	; 0x27
 80103d0:	d80e      	bhi.n	80103f0 <water_pump+0x70>
			HAL_GPIO_WritePin(SW1_GPIO_Port,SW1_Pin, GPIO_PIN_RESET);
 80103d2:	2200      	movs	r2, #0
 80103d4:	2120      	movs	r1, #32
 80103d6:	4808      	ldr	r0, [pc, #32]	; (80103f8 <water_pump+0x78>)
 80103d8:	f7f5 fae3 	bl	80059a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SW2_GPIO_Port,SW2_Pin, GPIO_PIN_RESET);
 80103dc:	2200      	movs	r2, #0
 80103de:	2102      	movs	r1, #2
 80103e0:	4805      	ldr	r0, [pc, #20]	; (80103f8 <water_pump+0x78>)
 80103e2:	f7f5 fade 	bl	80059a2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SW7_GPIO_Port,SW7_Pin, GPIO_PIN_RESET);  //fany na chladice
 80103e6:	2200      	movs	r2, #0
 80103e8:	2101      	movs	r1, #1
 80103ea:	4804      	ldr	r0, [pc, #16]	; (80103fc <water_pump+0x7c>)
 80103ec:	f7f5 fad9 	bl	80059a2 <HAL_GPIO_WritePin>
	};
}
 80103f0:	bf00      	nop
 80103f2:	bd80      	pop	{r7, pc}
 80103f4:	20000074 	.word	0x20000074
 80103f8:	40010800 	.word	0x40010800
 80103fc:	40011000 	.word	0x40011000

08010400 <tel_send_FU1>:


static void tel_send_FU1(void)
{
 8010400:	b580      	push	{r7, lr}
 8010402:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.apps1,1,1);
 8010404:	4b24      	ldr	r3, [pc, #144]	; (8010498 <tel_send_FU1+0x98>)
 8010406:	781b      	ldrb	r3, [r3, #0]
 8010408:	4619      	mov	r1, r3
 801040a:	2301      	movs	r3, #1
 801040c:	2201      	movs	r2, #1
 801040e:	4823      	ldr	r0, [pc, #140]	; (801049c <tel_send_FU1+0x9c>)
 8010410:	f7fb ff78 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.apps2,1,1);
 8010414:	4b20      	ldr	r3, [pc, #128]	; (8010498 <tel_send_FU1+0x98>)
 8010416:	785b      	ldrb	r3, [r3, #1]
 8010418:	4619      	mov	r1, r3
 801041a:	2301      	movs	r3, #1
 801041c:	2201      	movs	r2, #1
 801041e:	481f      	ldr	r0, [pc, #124]	; (801049c <tel_send_FU1+0x9c>)
 8010420:	f7fb ff70 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.brake1,1,1);
 8010424:	4b1c      	ldr	r3, [pc, #112]	; (8010498 <tel_send_FU1+0x98>)
 8010426:	789b      	ldrb	r3, [r3, #2]
 8010428:	4619      	mov	r1, r3
 801042a:	2301      	movs	r3, #1
 801042c:	2201      	movs	r2, #1
 801042e:	481b      	ldr	r0, [pc, #108]	; (801049c <tel_send_FU1+0x9c>)
 8010430:	f7fb ff68 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.brake2,1,1);
 8010434:	4b18      	ldr	r3, [pc, #96]	; (8010498 <tel_send_FU1+0x98>)
 8010436:	78db      	ldrb	r3, [r3, #3]
 8010438:	4619      	mov	r1, r3
 801043a:	2301      	movs	r3, #1
 801043c:	2201      	movs	r2, #1
 801043e:	4817      	ldr	r0, [pc, #92]	; (801049c <tel_send_FU1+0x9c>)
 8010440:	f7fb ff60 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.error / 256,1,1);
 8010444:	4b14      	ldr	r3, [pc, #80]	; (8010498 <tel_send_FU1+0x98>)
 8010446:	889b      	ldrh	r3, [r3, #4]
 8010448:	0a1b      	lsrs	r3, r3, #8
 801044a:	b29b      	uxth	r3, r3
 801044c:	4619      	mov	r1, r3
 801044e:	2301      	movs	r3, #1
 8010450:	2201      	movs	r2, #1
 8010452:	4812      	ldr	r0, [pc, #72]	; (801049c <tel_send_FU1+0x9c>)
 8010454:	f7fb ff56 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_1_Data.error % 256,1,1);
 8010458:	4b0f      	ldr	r3, [pc, #60]	; (8010498 <tel_send_FU1+0x98>)
 801045a:	889b      	ldrh	r3, [r3, #4]
 801045c:	b2db      	uxtb	r3, r3
 801045e:	4619      	mov	r1, r3
 8010460:	2301      	movs	r3, #1
 8010462:	2201      	movs	r2, #1
 8010464:	480d      	ldr	r0, [pc, #52]	; (801049c <tel_send_FU1+0x9c>)
 8010466:	f7fb ff4d 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,FU_Values_2_Data.brake_pos,1,1);
 801046a:	4b0d      	ldr	r3, [pc, #52]	; (80104a0 <tel_send_FU1+0xa0>)
 801046c:	799b      	ldrb	r3, [r3, #6]
 801046e:	4619      	mov	r1, r3
 8010470:	2301      	movs	r3, #1
 8010472:	2201      	movs	r2, #1
 8010474:	4809      	ldr	r0, [pc, #36]	; (801049c <tel_send_FU1+0x9c>)
 8010476:	f7fb ff45 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,"b",1,1);
 801047a:	2301      	movs	r3, #1
 801047c:	2201      	movs	r2, #1
 801047e:	4909      	ldr	r1, [pc, #36]	; (80104a4 <tel_send_FU1+0xa4>)
 8010480:	4806      	ldr	r0, [pc, #24]	; (801049c <tel_send_FU1+0x9c>)
 8010482:	f7fb ff3f 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,255,1,1);
 8010486:	2301      	movs	r3, #1
 8010488:	2201      	movs	r2, #1
 801048a:	21ff      	movs	r1, #255	; 0xff
 801048c:	4803      	ldr	r0, [pc, #12]	; (801049c <tel_send_FU1+0x9c>)
 801048e:	f7fb ff39 	bl	800c304 <HAL_UART_Transmit>
}
 8010492:	bf00      	nop
 8010494:	bd80      	pop	{r7, pc}
 8010496:	bf00      	nop
 8010498:	20000054 	.word	0x20000054
 801049c:	2000020c 	.word	0x2000020c
 80104a0:	2000007c 	.word	0x2000007c
 80104a4:	08011c44 	.word	0x08011c44

080104a8 <tel_send_BBoxPower>:
	//HAL_UART_Transmit(&huart1,"b",1,1);
}
*/

static void tel_send_BBoxPower(void)
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	af00      	add	r7, sp, #0
	RfTxBuffer[0]=BBOX_status_Data.AIR_N*128 + BBOX_status_Data.AIR_P*64 + BBOX_status_Data.BMS_OK*32 + BBOX_status_Data.FANS*16 + BBOX_status_Data.IMD_OK*8 + BBOX_status_Data.POLARITY*4 + BBOX_status_Data.SHD_EN*2+ BBOX_status_Data.SHD_RESET;
 80104ac:	4b47      	ldr	r3, [pc, #284]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104ae:	78db      	ldrb	r3, [r3, #3]
 80104b0:	005b      	lsls	r3, r3, #1
 80104b2:	4a46      	ldr	r2, [pc, #280]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104b4:	7912      	ldrb	r2, [r2, #4]
 80104b6:	4413      	add	r3, r2
 80104b8:	005b      	lsls	r3, r3, #1
 80104ba:	4a44      	ldr	r2, [pc, #272]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104bc:	79d2      	ldrb	r2, [r2, #7]
 80104be:	4413      	add	r3, r2
 80104c0:	005b      	lsls	r3, r3, #1
 80104c2:	4a42      	ldr	r2, [pc, #264]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104c4:	7b12      	ldrb	r2, [r2, #12]
 80104c6:	4413      	add	r3, r2
 80104c8:	005b      	lsls	r3, r3, #1
 80104ca:	4a40      	ldr	r2, [pc, #256]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104cc:	7992      	ldrb	r2, [r2, #6]
 80104ce:	4413      	add	r3, r2
 80104d0:	005b      	lsls	r3, r3, #1
 80104d2:	4a3e      	ldr	r2, [pc, #248]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104d4:	7ad2      	ldrb	r2, [r2, #11]
 80104d6:	4413      	add	r3, r2
 80104d8:	005b      	lsls	r3, r3, #1
 80104da:	4a3c      	ldr	r2, [pc, #240]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104dc:	7a92      	ldrb	r2, [r2, #10]
 80104de:	4413      	add	r3, r2
 80104e0:	b2db      	uxtb	r3, r3
 80104e2:	005b      	lsls	r3, r3, #1
 80104e4:	b2da      	uxtb	r2, r3
 80104e6:	4b39      	ldr	r3, [pc, #228]	; (80105cc <tel_send_BBoxPower+0x124>)
 80104e8:	7a5b      	ldrb	r3, [r3, #9]
 80104ea:	4413      	add	r3, r2
 80104ec:	b2da      	uxtb	r2, r3
 80104ee:	4b38      	ldr	r3, [pc, #224]	; (80105d0 <tel_send_BBoxPower+0x128>)
 80104f0:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart1,BBOX_power_Data.current/256,1,1);
 80104f2:	4b38      	ldr	r3, [pc, #224]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 80104f4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	da00      	bge.n	80104fe <tel_send_BBoxPower+0x56>
 80104fc:	33ff      	adds	r3, #255	; 0xff
 80104fe:	121b      	asrs	r3, r3, #8
 8010500:	b21b      	sxth	r3, r3
 8010502:	4619      	mov	r1, r3
 8010504:	2301      	movs	r3, #1
 8010506:	2201      	movs	r2, #1
 8010508:	4833      	ldr	r0, [pc, #204]	; (80105d8 <tel_send_BBoxPower+0x130>)
 801050a:	f7fb fefb 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,BBOX_power_Data.current%265,1,1);
 801050e:	4b31      	ldr	r3, [pc, #196]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 8010510:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8010514:	4b31      	ldr	r3, [pc, #196]	; (80105dc <tel_send_BBoxPower+0x134>)
 8010516:	fb83 1302 	smull	r1, r3, r3, r2
 801051a:	1199      	asrs	r1, r3, #6
 801051c:	17d3      	asrs	r3, r2, #31
 801051e:	1ac9      	subs	r1, r1, r3
 8010520:	460b      	mov	r3, r1
 8010522:	015b      	lsls	r3, r3, #5
 8010524:	440b      	add	r3, r1
 8010526:	00db      	lsls	r3, r3, #3
 8010528:	440b      	add	r3, r1
 801052a:	1ad3      	subs	r3, r2, r3
 801052c:	b21b      	sxth	r3, r3
 801052e:	4619      	mov	r1, r3
 8010530:	2301      	movs	r3, #1
 8010532:	2201      	movs	r2, #1
 8010534:	4828      	ldr	r0, [pc, #160]	; (80105d8 <tel_send_BBoxPower+0x130>)
 8010536:	f7fb fee5 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,BBOX_power_Data.power/256,1,1);
 801053a:	4b26      	ldr	r3, [pc, #152]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 801053c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010540:	2b00      	cmp	r3, #0
 8010542:	da00      	bge.n	8010546 <tel_send_BBoxPower+0x9e>
 8010544:	33ff      	adds	r3, #255	; 0xff
 8010546:	121b      	asrs	r3, r3, #8
 8010548:	b21b      	sxth	r3, r3
 801054a:	4619      	mov	r1, r3
 801054c:	2301      	movs	r3, #1
 801054e:	2201      	movs	r2, #1
 8010550:	4821      	ldr	r0, [pc, #132]	; (80105d8 <tel_send_BBoxPower+0x130>)
 8010552:	f7fb fed7 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,BBOX_power_Data.power%256,1,1);
 8010556:	4b1f      	ldr	r3, [pc, #124]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 8010558:	f9b3 3000 	ldrsh.w	r3, [r3]
 801055c:	425a      	negs	r2, r3
 801055e:	b2db      	uxtb	r3, r3
 8010560:	b2d2      	uxtb	r2, r2
 8010562:	bf58      	it	pl
 8010564:	4253      	negpl	r3, r2
 8010566:	b21b      	sxth	r3, r3
 8010568:	4619      	mov	r1, r3
 801056a:	2301      	movs	r3, #1
 801056c:	2201      	movs	r2, #1
 801056e:	481a      	ldr	r0, [pc, #104]	; (80105d8 <tel_send_BBoxPower+0x130>)
 8010570:	f7fb fec8 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,BBOX_power_Data.power/256,1,1);
 8010574:	4b17      	ldr	r3, [pc, #92]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 8010576:	f9b3 3000 	ldrsh.w	r3, [r3]
 801057a:	2b00      	cmp	r3, #0
 801057c:	da00      	bge.n	8010580 <tel_send_BBoxPower+0xd8>
 801057e:	33ff      	adds	r3, #255	; 0xff
 8010580:	121b      	asrs	r3, r3, #8
 8010582:	b21b      	sxth	r3, r3
 8010584:	4619      	mov	r1, r3
 8010586:	2301      	movs	r3, #1
 8010588:	2201      	movs	r2, #1
 801058a:	4813      	ldr	r0, [pc, #76]	; (80105d8 <tel_send_BBoxPower+0x130>)
 801058c:	f7fb feba 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,BBOX_power_Data.voltage%256,1,1);
 8010590:	4b10      	ldr	r3, [pc, #64]	; (80105d4 <tel_send_BBoxPower+0x12c>)
 8010592:	889b      	ldrh	r3, [r3, #4]
 8010594:	b2db      	uxtb	r3, r3
 8010596:	4619      	mov	r1, r3
 8010598:	2301      	movs	r3, #1
 801059a:	2201      	movs	r2, #1
 801059c:	480e      	ldr	r0, [pc, #56]	; (80105d8 <tel_send_BBoxPower+0x130>)
 801059e:	f7fb feb1 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,RfTxBuffer,1,1);
 80105a2:	2301      	movs	r3, #1
 80105a4:	2201      	movs	r2, #1
 80105a6:	490a      	ldr	r1, [pc, #40]	; (80105d0 <tel_send_BBoxPower+0x128>)
 80105a8:	480b      	ldr	r0, [pc, #44]	; (80105d8 <tel_send_BBoxPower+0x130>)
 80105aa:	f7fb feab 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,"p",1,1);
 80105ae:	2301      	movs	r3, #1
 80105b0:	2201      	movs	r2, #1
 80105b2:	490b      	ldr	r1, [pc, #44]	; (80105e0 <tel_send_BBoxPower+0x138>)
 80105b4:	4808      	ldr	r0, [pc, #32]	; (80105d8 <tel_send_BBoxPower+0x130>)
 80105b6:	f7fb fea5 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,255,1,1);
 80105ba:	2301      	movs	r3, #1
 80105bc:	2201      	movs	r2, #1
 80105be:	21ff      	movs	r1, #255	; 0xff
 80105c0:	4805      	ldr	r0, [pc, #20]	; (80105d8 <tel_send_BBoxPower+0x130>)
 80105c2:	f7fb fe9f 	bl	800c304 <HAL_UART_Transmit>

}
 80105c6:	bf00      	nop
 80105c8:	bd80      	pop	{r7, pc}
 80105ca:	bf00      	nop
 80105cc:	20000044 	.word	0x20000044
 80105d0:	20000320 	.word	0x20000320
 80105d4:	20000034 	.word	0x20000034
 80105d8:	2000020c 	.word	0x2000020c
 80105dc:	3dd38ff1 	.word	0x3dd38ff1
 80105e0:	08011c48 	.word	0x08011c48

080105e4 <tel_send_ECU>:

static void tel_send_ECU(void)
{
 80105e4:	b580      	push	{r7, lr}
 80105e6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1,ECU_State_Data.ECU_Status,1,1);
 80105e8:	4b22      	ldr	r3, [pc, #136]	; (8010674 <tel_send_ECU+0x90>)
 80105ea:	781b      	ldrb	r3, [r3, #0]
 80105ec:	4619      	mov	r1, r3
 80105ee:	2301      	movs	r3, #1
 80105f0:	2201      	movs	r2, #1
 80105f2:	4821      	ldr	r0, [pc, #132]	; (8010678 <tel_send_ECU+0x94>)
 80105f4:	f7fb fe86 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.FL_AMK_Status,1,1);
 80105f8:	4b1e      	ldr	r3, [pc, #120]	; (8010674 <tel_send_ECU+0x90>)
 80105fa:	785b      	ldrb	r3, [r3, #1]
 80105fc:	4619      	mov	r1, r3
 80105fe:	2301      	movs	r3, #1
 8010600:	2201      	movs	r2, #1
 8010602:	481d      	ldr	r0, [pc, #116]	; (8010678 <tel_send_ECU+0x94>)
 8010604:	f7fb fe7e 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.FR_AMK_Status,1,1);
 8010608:	4b1a      	ldr	r3, [pc, #104]	; (8010674 <tel_send_ECU+0x90>)
 801060a:	789b      	ldrb	r3, [r3, #2]
 801060c:	4619      	mov	r1, r3
 801060e:	2301      	movs	r3, #1
 8010610:	2201      	movs	r2, #1
 8010612:	4819      	ldr	r0, [pc, #100]	; (8010678 <tel_send_ECU+0x94>)
 8010614:	f7fb fe76 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.RL_AMK_Status,1,1);
 8010618:	4b16      	ldr	r3, [pc, #88]	; (8010674 <tel_send_ECU+0x90>)
 801061a:	78db      	ldrb	r3, [r3, #3]
 801061c:	4619      	mov	r1, r3
 801061e:	2301      	movs	r3, #1
 8010620:	2201      	movs	r2, #1
 8010622:	4815      	ldr	r0, [pc, #84]	; (8010678 <tel_send_ECU+0x94>)
 8010624:	f7fb fe6e 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.RR_AMK_Status,1,1);
 8010628:	4b12      	ldr	r3, [pc, #72]	; (8010674 <tel_send_ECU+0x90>)
 801062a:	791b      	ldrb	r3, [r3, #4]
 801062c:	4619      	mov	r1, r3
 801062e:	2301      	movs	r3, #1
 8010630:	2201      	movs	r2, #1
 8010632:	4811      	ldr	r0, [pc, #68]	; (8010678 <tel_send_ECU+0x94>)
 8010634:	f7fb fe66 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.TempInverter_H,1,1);
 8010638:	4b0e      	ldr	r3, [pc, #56]	; (8010674 <tel_send_ECU+0x90>)
 801063a:	799b      	ldrb	r3, [r3, #6]
 801063c:	4619      	mov	r1, r3
 801063e:	2301      	movs	r3, #1
 8010640:	2201      	movs	r2, #1
 8010642:	480d      	ldr	r0, [pc, #52]	; (8010678 <tel_send_ECU+0x94>)
 8010644:	f7fb fe5e 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,ECU_State_Data.TempMotor_H,1,1);
 8010648:	4b0a      	ldr	r3, [pc, #40]	; (8010674 <tel_send_ECU+0x90>)
 801064a:	795b      	ldrb	r3, [r3, #5]
 801064c:	4619      	mov	r1, r3
 801064e:	2301      	movs	r3, #1
 8010650:	2201      	movs	r2, #1
 8010652:	4809      	ldr	r0, [pc, #36]	; (8010678 <tel_send_ECU+0x94>)
 8010654:	f7fb fe56 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,"e",1,1);
 8010658:	2301      	movs	r3, #1
 801065a:	2201      	movs	r2, #1
 801065c:	4907      	ldr	r1, [pc, #28]	; (801067c <tel_send_ECU+0x98>)
 801065e:	4806      	ldr	r0, [pc, #24]	; (8010678 <tel_send_ECU+0x94>)
 8010660:	f7fb fe50 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,255,1,1);
 8010664:	2301      	movs	r3, #1
 8010666:	2201      	movs	r2, #1
 8010668:	21ff      	movs	r1, #255	; 0xff
 801066a:	4803      	ldr	r0, [pc, #12]	; (8010678 <tel_send_ECU+0x94>)
 801066c:	f7fb fe4a 	bl	800c304 <HAL_UART_Transmit>
}
 8010670:	bf00      	nop
 8010672:	bd80      	pop	{r7, pc}
 8010674:	20000074 	.word	0x20000074
 8010678:	2000020c 	.word	0x2000020c
 801067c:	08011c4c 	.word	0x08011c4c

08010680 <tel_send_INTERKONEKT>:
static void tel_send_INTERKONEKT(void)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	af00      	add	r7, sp, #0
	RfTxBuffer[0]=Interconnect_Data.tsas*128 + Interconnect_Data.right_w_pump*64 + Interconnect_Data.left_w_pump*32 + Interconnect_Data.killswitch_R*16 + Interconnect_Data.killswitch_L*8 + Interconnect_Data.brake_red*4 + Interconnect_Data.brake_white*2 ;
 8010684:	4b30      	ldr	r3, [pc, #192]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 8010686:	795b      	ldrb	r3, [r3, #5]
 8010688:	005b      	lsls	r3, r3, #1
 801068a:	4a2f      	ldr	r2, [pc, #188]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 801068c:	7892      	ldrb	r2, [r2, #2]
 801068e:	4413      	add	r3, r2
 8010690:	005b      	lsls	r3, r3, #1
 8010692:	4a2d      	ldr	r2, [pc, #180]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 8010694:	7852      	ldrb	r2, [r2, #1]
 8010696:	4413      	add	r3, r2
 8010698:	005b      	lsls	r3, r3, #1
 801069a:	4a2b      	ldr	r2, [pc, #172]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 801069c:	7992      	ldrb	r2, [r2, #6]
 801069e:	4413      	add	r3, r2
 80106a0:	005b      	lsls	r3, r3, #1
 80106a2:	4a29      	ldr	r2, [pc, #164]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106a4:	79d2      	ldrb	r2, [r2, #7]
 80106a6:	4413      	add	r3, r2
 80106a8:	005b      	lsls	r3, r3, #1
 80106aa:	4a27      	ldr	r2, [pc, #156]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106ac:	78d2      	ldrb	r2, [r2, #3]
 80106ae:	4413      	add	r3, r2
 80106b0:	005b      	lsls	r3, r3, #1
 80106b2:	4a25      	ldr	r2, [pc, #148]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106b4:	7912      	ldrb	r2, [r2, #4]
 80106b6:	4413      	add	r3, r2
 80106b8:	b2db      	uxtb	r3, r3
 80106ba:	005b      	lsls	r3, r3, #1
 80106bc:	b2da      	uxtb	r2, r3
 80106be:	4b23      	ldr	r3, [pc, #140]	; (801074c <tel_send_INTERKONEKT+0xcc>)
 80106c0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1,Interconnect_Data.car_state,1,1);
 80106c2:	4b21      	ldr	r3, [pc, #132]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106c4:	781b      	ldrb	r3, [r3, #0]
 80106c6:	4619      	mov	r1, r3
 80106c8:	2301      	movs	r3, #1
 80106ca:	2201      	movs	r2, #1
 80106cc:	4820      	ldr	r0, [pc, #128]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 80106ce:	f7fb fe19 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,RfTxBuffer,1,1);
 80106d2:	2301      	movs	r3, #1
 80106d4:	2201      	movs	r2, #1
 80106d6:	491d      	ldr	r1, [pc, #116]	; (801074c <tel_send_INTERKONEKT+0xcc>)
 80106d8:	481d      	ldr	r0, [pc, #116]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 80106da:	f7fb fe13 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,Interconnect_Data.susp_RL/256,1,1);
 80106de:	4b1a      	ldr	r3, [pc, #104]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106e0:	899b      	ldrh	r3, [r3, #12]
 80106e2:	0a1b      	lsrs	r3, r3, #8
 80106e4:	b29b      	uxth	r3, r3
 80106e6:	4619      	mov	r1, r3
 80106e8:	2301      	movs	r3, #1
 80106ea:	2201      	movs	r2, #1
 80106ec:	4818      	ldr	r0, [pc, #96]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 80106ee:	f7fb fe09 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,Interconnect_Data.susp_RL%256,1,1);
 80106f2:	4b15      	ldr	r3, [pc, #84]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 80106f4:	899b      	ldrh	r3, [r3, #12]
 80106f6:	b2db      	uxtb	r3, r3
 80106f8:	4619      	mov	r1, r3
 80106fa:	2301      	movs	r3, #1
 80106fc:	2201      	movs	r2, #1
 80106fe:	4814      	ldr	r0, [pc, #80]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 8010700:	f7fb fe00 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,Interconnect_Data.susp_RR/256,1,1);
 8010704:	4b10      	ldr	r3, [pc, #64]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 8010706:	895b      	ldrh	r3, [r3, #10]
 8010708:	0a1b      	lsrs	r3, r3, #8
 801070a:	b29b      	uxth	r3, r3
 801070c:	4619      	mov	r1, r3
 801070e:	2301      	movs	r3, #1
 8010710:	2201      	movs	r2, #1
 8010712:	480f      	ldr	r0, [pc, #60]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 8010714:	f7fb fdf6 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,Interconnect_Data.susp_RR%256,1,1);
 8010718:	4b0b      	ldr	r3, [pc, #44]	; (8010748 <tel_send_INTERKONEKT+0xc8>)
 801071a:	895b      	ldrh	r3, [r3, #10]
 801071c:	b2db      	uxtb	r3, r3
 801071e:	4619      	mov	r1, r3
 8010720:	2301      	movs	r3, #1
 8010722:	2201      	movs	r2, #1
 8010724:	480a      	ldr	r0, [pc, #40]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 8010726:	f7fb fded 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,'i',1,1);
 801072a:	2301      	movs	r3, #1
 801072c:	2201      	movs	r2, #1
 801072e:	2169      	movs	r1, #105	; 0x69
 8010730:	4807      	ldr	r0, [pc, #28]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 8010732:	f7fb fde7 	bl	800c304 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1,255,1,1);
 8010736:	2301      	movs	r3, #1
 8010738:	2201      	movs	r2, #1
 801073a:	21ff      	movs	r1, #255	; 0xff
 801073c:	4804      	ldr	r0, [pc, #16]	; (8010750 <tel_send_INTERKONEKT+0xd0>)
 801073e:	f7fb fde1 	bl	800c304 <HAL_UART_Transmit>
}
 8010742:	bf00      	nop
 8010744:	bd80      	pop	{r7, pc}
 8010746:	bf00      	nop
 8010748:	20000088 	.word	0x20000088
 801074c:	20000320 	.word	0x20000320
 8010750:	2000020c 	.word	0x2000020c

08010754 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8010754:	b480      	push	{r7}
 8010756:	b083      	sub	sp, #12
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
 801075c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 801075e:	e7fe      	b.n	801075e <_Error_Handler+0xa>

08010760 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8010760:	b580      	push	{r7, lr}
 8010762:	b082      	sub	sp, #8
 8010764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8010766:	4a24      	ldr	r2, [pc, #144]	; (80107f8 <HAL_MspInit+0x98>)
 8010768:	4b23      	ldr	r3, [pc, #140]	; (80107f8 <HAL_MspInit+0x98>)
 801076a:	699b      	ldr	r3, [r3, #24]
 801076c:	f043 0301 	orr.w	r3, r3, #1
 8010770:	6193      	str	r3, [r2, #24]
 8010772:	4b21      	ldr	r3, [pc, #132]	; (80107f8 <HAL_MspInit+0x98>)
 8010774:	699b      	ldr	r3, [r3, #24]
 8010776:	f003 0301 	and.w	r3, r3, #1
 801077a:	607b      	str	r3, [r7, #4]
 801077c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801077e:	2003      	movs	r0, #3
 8010780:	f7f3 fbcc 	bl	8003f1c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8010784:	2200      	movs	r2, #0
 8010786:	2100      	movs	r1, #0
 8010788:	f06f 000b 	mvn.w	r0, #11
 801078c:	f7f3 fbd1 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8010790:	2200      	movs	r2, #0
 8010792:	2100      	movs	r1, #0
 8010794:	f06f 000a 	mvn.w	r0, #10
 8010798:	f7f3 fbcb 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 801079c:	2200      	movs	r2, #0
 801079e:	2100      	movs	r1, #0
 80107a0:	f06f 0009 	mvn.w	r0, #9
 80107a4:	f7f3 fbc5 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80107a8:	2200      	movs	r2, #0
 80107aa:	2100      	movs	r1, #0
 80107ac:	f06f 0004 	mvn.w	r0, #4
 80107b0:	f7f3 fbbf 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80107b4:	2200      	movs	r2, #0
 80107b6:	2100      	movs	r1, #0
 80107b8:	f06f 0003 	mvn.w	r0, #3
 80107bc:	f7f3 fbb9 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80107c0:	2200      	movs	r2, #0
 80107c2:	2100      	movs	r1, #0
 80107c4:	f06f 0001 	mvn.w	r0, #1
 80107c8:	f7f3 fbb3 	bl	8003f32 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80107cc:	2200      	movs	r2, #0
 80107ce:	2100      	movs	r1, #0
 80107d0:	f04f 30ff 	mov.w	r0, #4294967295
 80107d4:	f7f3 fbad 	bl	8003f32 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80107d8:	4a08      	ldr	r2, [pc, #32]	; (80107fc <HAL_MspInit+0x9c>)
 80107da:	4b08      	ldr	r3, [pc, #32]	; (80107fc <HAL_MspInit+0x9c>)
 80107dc:	685b      	ldr	r3, [r3, #4]
 80107de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80107e2:	6053      	str	r3, [r2, #4]
 80107e4:	4a05      	ldr	r2, [pc, #20]	; (80107fc <HAL_MspInit+0x9c>)
 80107e6:	4b05      	ldr	r3, [pc, #20]	; (80107fc <HAL_MspInit+0x9c>)
 80107e8:	685b      	ldr	r3, [r3, #4]
 80107ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80107ee:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80107f0:	bf00      	nop
 80107f2:	3708      	adds	r7, #8
 80107f4:	46bd      	mov	sp, r7
 80107f6:	bd80      	pop	{r7, pc}
 80107f8:	40021000 	.word	0x40021000
 80107fc:	40010000 	.word	0x40010000

08010800 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b088      	sub	sp, #32
 8010804:	af00      	add	r7, sp, #0
 8010806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	4a28      	ldr	r2, [pc, #160]	; (80108b0 <HAL_ADC_MspInit+0xb0>)
 801080e:	4293      	cmp	r3, r2
 8010810:	d149      	bne.n	80108a6 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8010812:	4a28      	ldr	r2, [pc, #160]	; (80108b4 <HAL_ADC_MspInit+0xb4>)
 8010814:	4b27      	ldr	r3, [pc, #156]	; (80108b4 <HAL_ADC_MspInit+0xb4>)
 8010816:	699b      	ldr	r3, [r3, #24]
 8010818:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801081c:	6193      	str	r3, [r2, #24]
 801081e:	4b25      	ldr	r3, [pc, #148]	; (80108b4 <HAL_ADC_MspInit+0xb4>)
 8010820:	699b      	ldr	r3, [r3, #24]
 8010822:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010826:	60fb      	str	r3, [r7, #12]
 8010828:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = SUS_RR_Pin|SUS_RL_Pin;
 801082a:	2330      	movs	r3, #48	; 0x30
 801082c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801082e:	2303      	movs	r3, #3
 8010830:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010832:	f107 0310 	add.w	r3, r7, #16
 8010836:	4619      	mov	r1, r3
 8010838:	481f      	ldr	r0, [pc, #124]	; (80108b8 <HAL_ADC_MspInit+0xb8>)
 801083a:	f7f4 fe7b 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LV_VOLTAGE_Pin;
 801083e:	2301      	movs	r3, #1
 8010840:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010842:	2303      	movs	r3, #3
 8010844:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LV_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8010846:	f107 0310 	add.w	r3, r7, #16
 801084a:	4619      	mov	r1, r3
 801084c:	481b      	ldr	r0, [pc, #108]	; (80108bc <HAL_ADC_MspInit+0xbc>)
 801084e:	f7f4 fe71 	bl	8005534 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8010852:	4b1b      	ldr	r3, [pc, #108]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010854:	4a1b      	ldr	r2, [pc, #108]	; (80108c4 <HAL_ADC_MspInit+0xc4>)
 8010856:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010858:	4b19      	ldr	r3, [pc, #100]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 801085a:	2200      	movs	r2, #0
 801085c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 801085e:	4b18      	ldr	r3, [pc, #96]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010860:	2200      	movs	r2, #0
 8010862:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8010864:	4b16      	ldr	r3, [pc, #88]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010866:	2280      	movs	r2, #128	; 0x80
 8010868:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 801086a:	4b15      	ldr	r3, [pc, #84]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 801086c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010870:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8010872:	4b13      	ldr	r3, [pc, #76]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010874:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010878:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 801087a:	4b11      	ldr	r3, [pc, #68]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 801087c:	2220      	movs	r2, #32
 801087e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8010880:	4b0f      	ldr	r3, [pc, #60]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010882:	2200      	movs	r2, #0
 8010884:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8010886:	480e      	ldr	r0, [pc, #56]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 8010888:	f7f3 fc1c 	bl	80040c4 <HAL_DMA_Init>
 801088c:	4603      	mov	r3, r0
 801088e:	2b00      	cmp	r3, #0
 8010890:	d003      	beq.n	801089a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8010892:	217b      	movs	r1, #123	; 0x7b
 8010894:	480c      	ldr	r0, [pc, #48]	; (80108c8 <HAL_ADC_MspInit+0xc8>)
 8010896:	f7ff ff5d 	bl	8010754 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	4a08      	ldr	r2, [pc, #32]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 801089e:	621a      	str	r2, [r3, #32]
 80108a0:	4a07      	ldr	r2, [pc, #28]	; (80108c0 <HAL_ADC_MspInit+0xc0>)
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80108a6:	bf00      	nop
 80108a8:	3720      	adds	r7, #32
 80108aa:	46bd      	mov	sp, r7
 80108ac:	bd80      	pop	{r7, pc}
 80108ae:	bf00      	nop
 80108b0:	40012400 	.word	0x40012400
 80108b4:	40021000 	.word	0x40021000
 80108b8:	40011000 	.word	0x40011000
 80108bc:	40010c00 	.word	0x40010c00
 80108c0:	20000258 	.word	0x20000258
 80108c4:	40020008 	.word	0x40020008
 80108c8:	08011c50 	.word	0x08011c50

080108cc <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b082      	sub	sp, #8
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]

  if(hadc->Instance==ADC1)
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	4a0c      	ldr	r2, [pc, #48]	; (801090c <HAL_ADC_MspDeInit+0x40>)
 80108da:	4293      	cmp	r3, r2
 80108dc:	d112      	bne.n	8010904 <HAL_ADC_MspDeInit+0x38>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 80108de:	4a0c      	ldr	r2, [pc, #48]	; (8010910 <HAL_ADC_MspDeInit+0x44>)
 80108e0:	4b0b      	ldr	r3, [pc, #44]	; (8010910 <HAL_ADC_MspDeInit+0x44>)
 80108e2:	699b      	ldr	r3, [r3, #24]
 80108e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80108e8:	6193      	str	r3, [r2, #24]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    HAL_GPIO_DeInit(GPIOC, SUS_RR_Pin|SUS_RL_Pin);
 80108ea:	2130      	movs	r1, #48	; 0x30
 80108ec:	4809      	ldr	r0, [pc, #36]	; (8010914 <HAL_ADC_MspDeInit+0x48>)
 80108ee:	f7f4 ff7f 	bl	80057f0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(LV_VOLTAGE_GPIO_Port, LV_VOLTAGE_Pin);
 80108f2:	2101      	movs	r1, #1
 80108f4:	4808      	ldr	r0, [pc, #32]	; (8010918 <HAL_ADC_MspDeInit+0x4c>)
 80108f6:	f7f4 ff7b 	bl	80057f0 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(hadc->DMA_Handle);
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6a1b      	ldr	r3, [r3, #32]
 80108fe:	4618      	mov	r0, r3
 8010900:	f7f3 fc62 	bl	80041c8 <HAL_DMA_DeInit>
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8010904:	bf00      	nop
 8010906:	3708      	adds	r7, #8
 8010908:	46bd      	mov	sp, r7
 801090a:	bd80      	pop	{r7, pc}
 801090c:	40012400 	.word	0x40012400
 8010910:	40021000 	.word	0x40021000
 8010914:	40011000 	.word	0x40011000
 8010918:	40010c00 	.word	0x40010c00

0801091c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b088      	sub	sp, #32
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN1)
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	4a16      	ldr	r2, [pc, #88]	; (8010984 <HAL_CAN_MspInit+0x68>)
 801092a:	4293      	cmp	r3, r2
 801092c:	d125      	bne.n	801097a <HAL_CAN_MspInit+0x5e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 801092e:	4a16      	ldr	r2, [pc, #88]	; (8010988 <HAL_CAN_MspInit+0x6c>)
 8010930:	4b15      	ldr	r3, [pc, #84]	; (8010988 <HAL_CAN_MspInit+0x6c>)
 8010932:	69db      	ldr	r3, [r3, #28]
 8010934:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010938:	61d3      	str	r3, [r2, #28]
 801093a:	4b13      	ldr	r3, [pc, #76]	; (8010988 <HAL_CAN_MspInit+0x6c>)
 801093c:	69db      	ldr	r3, [r3, #28]
 801093e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010942:	60fb      	str	r3, [r7, #12]
 8010944:	68fb      	ldr	r3, [r7, #12]
  
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8010946:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801094a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801094c:	2300      	movs	r3, #0
 801094e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010950:	2300      	movs	r3, #0
 8010952:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010954:	f107 0310 	add.w	r3, r7, #16
 8010958:	4619      	mov	r1, r3
 801095a:	480c      	ldr	r0, [pc, #48]	; (801098c <HAL_CAN_MspInit+0x70>)
 801095c:	f7f4 fdea 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8010960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010964:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010966:	2302      	movs	r3, #2
 8010968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801096a:	2303      	movs	r3, #3
 801096c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801096e:	f107 0310 	add.w	r3, r7, #16
 8010972:	4619      	mov	r1, r3
 8010974:	4805      	ldr	r0, [pc, #20]	; (801098c <HAL_CAN_MspInit+0x70>)
 8010976:	f7f4 fddd 	bl	8005534 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 801097a:	bf00      	nop
 801097c:	3720      	adds	r7, #32
 801097e:	46bd      	mov	sp, r7
 8010980:	bd80      	pop	{r7, pc}
 8010982:	bf00      	nop
 8010984:	40006400 	.word	0x40006400
 8010988:	40021000 	.word	0x40021000
 801098c:	40010800 	.word	0x40010800

08010990 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b082      	sub	sp, #8
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]

  if(hcan->Instance==CAN1)
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	4a0e      	ldr	r2, [pc, #56]	; (80109d8 <HAL_CAN_MspDeInit+0x48>)
 801099e:	4293      	cmp	r3, r2
 80109a0:	d116      	bne.n	80109d0 <HAL_CAN_MspDeInit+0x40>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 80109a2:	4a0e      	ldr	r2, [pc, #56]	; (80109dc <HAL_CAN_MspDeInit+0x4c>)
 80109a4:	4b0d      	ldr	r3, [pc, #52]	; (80109dc <HAL_CAN_MspDeInit+0x4c>)
 80109a6:	69db      	ldr	r3, [r3, #28]
 80109a8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80109ac:	61d3      	str	r3, [r2, #28]
  
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 80109ae:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80109b2:	480b      	ldr	r0, [pc, #44]	; (80109e0 <HAL_CAN_MspDeInit+0x50>)
 80109b4:	f7f4 ff1c 	bl	80057f0 <HAL_GPIO_DeInit>

    /* CAN1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 80109b8:	2013      	movs	r0, #19
 80109ba:	f7f3 fae4 	bl	8003f86 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 80109be:	2014      	movs	r0, #20
 80109c0:	f7f3 fae1 	bl	8003f86 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 80109c4:	2015      	movs	r0, #21
 80109c6:	f7f3 fade 	bl	8003f86 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_SCE_IRQn);
 80109ca:	2016      	movs	r0, #22
 80109cc:	f7f3 fadb 	bl	8003f86 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }

}
 80109d0:	bf00      	nop
 80109d2:	3708      	adds	r7, #8
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	40006400 	.word	0x40006400
 80109dc:	40021000 	.word	0x40021000
 80109e0:	40010800 	.word	0x40010800

080109e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b088      	sub	sp, #32
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM3)
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	4a20      	ldr	r2, [pc, #128]	; (8010a74 <HAL_TIM_Base_MspInit+0x90>)
 80109f2:	4293      	cmp	r3, r2
 80109f4:	d114      	bne.n	8010a20 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80109f6:	4a20      	ldr	r2, [pc, #128]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 80109f8:	4b1f      	ldr	r3, [pc, #124]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 80109fa:	69db      	ldr	r3, [r3, #28]
 80109fc:	f043 0302 	orr.w	r3, r3, #2
 8010a00:	61d3      	str	r3, [r2, #28]
 8010a02:	4b1d      	ldr	r3, [pc, #116]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 8010a04:	69db      	ldr	r3, [r3, #28]
 8010a06:	f003 0302 	and.w	r3, r3, #2
 8010a0a:	60fb      	str	r3, [r7, #12]
 8010a0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8010a0e:	2200      	movs	r2, #0
 8010a10:	2100      	movs	r1, #0
 8010a12:	201d      	movs	r0, #29
 8010a14:	f7f3 fa8d 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8010a18:	201d      	movs	r0, #29
 8010a1a:	f7f3 faa6 	bl	8003f6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8010a1e:	e025      	b.n	8010a6c <HAL_TIM_Base_MspInit+0x88>
  else if(htim_base->Instance==TIM4)
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	681b      	ldr	r3, [r3, #0]
 8010a24:	4a15      	ldr	r2, [pc, #84]	; (8010a7c <HAL_TIM_Base_MspInit+0x98>)
 8010a26:	4293      	cmp	r3, r2
 8010a28:	d120      	bne.n	8010a6c <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8010a2a:	4a13      	ldr	r2, [pc, #76]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 8010a2c:	4b12      	ldr	r3, [pc, #72]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 8010a2e:	69db      	ldr	r3, [r3, #28]
 8010a30:	f043 0304 	orr.w	r3, r3, #4
 8010a34:	61d3      	str	r3, [r2, #28]
 8010a36:	4b10      	ldr	r3, [pc, #64]	; (8010a78 <HAL_TIM_Base_MspInit+0x94>)
 8010a38:	69db      	ldr	r3, [r3, #28]
 8010a3a:	f003 0304 	and.w	r3, r3, #4
 8010a3e:	60bb      	str	r3, [r7, #8]
 8010a40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8010a42:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8010a46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010a50:	f107 0310 	add.w	r3, r7, #16
 8010a54:	4619      	mov	r1, r3
 8010a56:	480a      	ldr	r0, [pc, #40]	; (8010a80 <HAL_TIM_Base_MspInit+0x9c>)
 8010a58:	f7f4 fd6c 	bl	8005534 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	2100      	movs	r1, #0
 8010a60:	201e      	movs	r0, #30
 8010a62:	f7f3 fa66 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8010a66:	201e      	movs	r0, #30
 8010a68:	f7f3 fa7f 	bl	8003f6a <HAL_NVIC_EnableIRQ>
}
 8010a6c:	bf00      	nop
 8010a6e:	3720      	adds	r7, #32
 8010a70:	46bd      	mov	sp, r7
 8010a72:	bd80      	pop	{r7, pc}
 8010a74:	40000400 	.word	0x40000400
 8010a78:	40021000 	.word	0x40021000
 8010a7c:	40000800 	.word	0x40000800
 8010a80:	40010c00 	.word	0x40010c00

08010a84 <HAL_TIM_Base_MspDeInit>:

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b082      	sub	sp, #8
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM3)
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	4a11      	ldr	r2, [pc, #68]	; (8010ad8 <HAL_TIM_Base_MspDeInit+0x54>)
 8010a92:	4293      	cmp	r3, r2
 8010a94:	d109      	bne.n	8010aaa <HAL_TIM_Base_MspDeInit+0x26>
  {
  /* USER CODE BEGIN TIM3_MspDeInit 0 */

  /* USER CODE END TIM3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM3_CLK_DISABLE();
 8010a96:	4a11      	ldr	r2, [pc, #68]	; (8010adc <HAL_TIM_Base_MspDeInit+0x58>)
 8010a98:	4b10      	ldr	r3, [pc, #64]	; (8010adc <HAL_TIM_Base_MspDeInit+0x58>)
 8010a9a:	69db      	ldr	r3, [r3, #28]
 8010a9c:	f023 0302 	bic.w	r3, r3, #2
 8010aa0:	61d3      	str	r3, [r2, #28]

    /* TIM3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8010aa2:	201d      	movs	r0, #29
 8010aa4:	f7f3 fa6f 	bl	8003f86 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN TIM4_MspDeInit 1 */

  /* USER CODE END TIM4_MspDeInit 1 */
  }

}
 8010aa8:	e012      	b.n	8010ad0 <HAL_TIM_Base_MspDeInit+0x4c>
  else if(htim_base->Instance==TIM4)
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	4a0c      	ldr	r2, [pc, #48]	; (8010ae0 <HAL_TIM_Base_MspDeInit+0x5c>)
 8010ab0:	4293      	cmp	r3, r2
 8010ab2:	d10d      	bne.n	8010ad0 <HAL_TIM_Base_MspDeInit+0x4c>
    __HAL_RCC_TIM4_CLK_DISABLE();
 8010ab4:	4a09      	ldr	r2, [pc, #36]	; (8010adc <HAL_TIM_Base_MspDeInit+0x58>)
 8010ab6:	4b09      	ldr	r3, [pc, #36]	; (8010adc <HAL_TIM_Base_MspDeInit+0x58>)
 8010ab8:	69db      	ldr	r3, [r3, #28]
 8010aba:	f023 0304 	bic.w	r3, r3, #4
 8010abe:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 8010ac0:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8010ac4:	4807      	ldr	r0, [pc, #28]	; (8010ae4 <HAL_TIM_Base_MspDeInit+0x60>)
 8010ac6:	f7f4 fe93 	bl	80057f0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(TIM4_IRQn);
 8010aca:	201e      	movs	r0, #30
 8010acc:	f7f3 fa5b 	bl	8003f86 <HAL_NVIC_DisableIRQ>
}
 8010ad0:	bf00      	nop
 8010ad2:	3708      	adds	r7, #8
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	bd80      	pop	{r7, pc}
 8010ad8:	40000400 	.word	0x40000400
 8010adc:	40021000 	.word	0x40021000
 8010ae0:	40000800 	.word	0x40000800
 8010ae4:	40010c00 	.word	0x40010c00

08010ae8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b088      	sub	sp, #32
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	4a2f      	ldr	r2, [pc, #188]	; (8010bb4 <HAL_UART_MspInit+0xcc>)
 8010af6:	4293      	cmp	r3, r2
 8010af8:	d126      	bne.n	8010b48 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8010afa:	4a2f      	ldr	r2, [pc, #188]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010afc:	4b2e      	ldr	r3, [pc, #184]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010afe:	699b      	ldr	r3, [r3, #24]
 8010b00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010b04:	6193      	str	r3, [r2, #24]
 8010b06:	4b2c      	ldr	r3, [pc, #176]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010b08:	699b      	ldr	r3, [r3, #24]
 8010b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010b0e:	60fb      	str	r3, [r7, #12]
 8010b10:	68fb      	ldr	r3, [r7, #12]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010b12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b18:	2302      	movs	r3, #2
 8010b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010b1c:	2303      	movs	r3, #3
 8010b1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b20:	f107 0310 	add.w	r3, r7, #16
 8010b24:	4619      	mov	r1, r3
 8010b26:	4825      	ldr	r0, [pc, #148]	; (8010bbc <HAL_UART_MspInit+0xd4>)
 8010b28:	f7f4 fd04 	bl	8005534 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8010b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010b30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010b32:	2300      	movs	r3, #0
 8010b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b36:	2300      	movs	r3, #0
 8010b38:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b3a:	f107 0310 	add.w	r3, r7, #16
 8010b3e:	4619      	mov	r1, r3
 8010b40:	481e      	ldr	r0, [pc, #120]	; (8010bbc <HAL_UART_MspInit+0xd4>)
 8010b42:	f7f4 fcf7 	bl	8005534 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8010b46:	e030      	b.n	8010baa <HAL_UART_MspInit+0xc2>
  else if(huart->Instance==USART2)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	4a1c      	ldr	r2, [pc, #112]	; (8010bc0 <HAL_UART_MspInit+0xd8>)
 8010b4e:	4293      	cmp	r3, r2
 8010b50:	d12b      	bne.n	8010baa <HAL_UART_MspInit+0xc2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8010b52:	4a19      	ldr	r2, [pc, #100]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010b54:	4b18      	ldr	r3, [pc, #96]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010b56:	69db      	ldr	r3, [r3, #28]
 8010b58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010b5c:	61d3      	str	r3, [r2, #28]
 8010b5e:	4b16      	ldr	r3, [pc, #88]	; (8010bb8 <HAL_UART_MspInit+0xd0>)
 8010b60:	69db      	ldr	r3, [r3, #28]
 8010b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010b66:	60bb      	str	r3, [r7, #8]
 8010b68:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8010b6a:	2304      	movs	r3, #4
 8010b6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b6e:	2302      	movs	r3, #2
 8010b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010b72:	2303      	movs	r3, #3
 8010b74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b76:	f107 0310 	add.w	r3, r7, #16
 8010b7a:	4619      	mov	r1, r3
 8010b7c:	480f      	ldr	r0, [pc, #60]	; (8010bbc <HAL_UART_MspInit+0xd4>)
 8010b7e:	f7f4 fcd9 	bl	8005534 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8010b82:	2308      	movs	r3, #8
 8010b84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010b86:	2300      	movs	r3, #0
 8010b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b8a:	2300      	movs	r3, #0
 8010b8c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010b8e:	f107 0310 	add.w	r3, r7, #16
 8010b92:	4619      	mov	r1, r3
 8010b94:	4809      	ldr	r0, [pc, #36]	; (8010bbc <HAL_UART_MspInit+0xd4>)
 8010b96:	f7f4 fccd 	bl	8005534 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	2100      	movs	r1, #0
 8010b9e:	2026      	movs	r0, #38	; 0x26
 8010ba0:	f7f3 f9c7 	bl	8003f32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8010ba4:	2026      	movs	r0, #38	; 0x26
 8010ba6:	f7f3 f9e0 	bl	8003f6a <HAL_NVIC_EnableIRQ>
}
 8010baa:	bf00      	nop
 8010bac:	3720      	adds	r7, #32
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}
 8010bb2:	bf00      	nop
 8010bb4:	40013800 	.word	0x40013800
 8010bb8:	40021000 	.word	0x40021000
 8010bbc:	40010800 	.word	0x40010800
 8010bc0:	40004400 	.word	0x40004400

08010bc4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b082      	sub	sp, #8
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]

  if(huart->Instance==USART1)
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	4a12      	ldr	r2, [pc, #72]	; (8010c1c <HAL_UART_MspDeInit+0x58>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d10b      	bne.n	8010bee <HAL_UART_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8010bd6:	4a12      	ldr	r2, [pc, #72]	; (8010c20 <HAL_UART_MspDeInit+0x5c>)
 8010bd8:	4b11      	ldr	r3, [pc, #68]	; (8010c20 <HAL_UART_MspDeInit+0x5c>)
 8010bda:	699b      	ldr	r3, [r3, #24]
 8010bdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010be0:	6193      	str	r3, [r2, #24]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8010be2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8010be6:	480f      	ldr	r0, [pc, #60]	; (8010c24 <HAL_UART_MspDeInit+0x60>)
 8010be8:	f7f4 fe02 	bl	80057f0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8010bec:	e011      	b.n	8010c12 <HAL_UART_MspDeInit+0x4e>
  else if(huart->Instance==USART2)
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	4a0d      	ldr	r2, [pc, #52]	; (8010c28 <HAL_UART_MspDeInit+0x64>)
 8010bf4:	4293      	cmp	r3, r2
 8010bf6:	d10c      	bne.n	8010c12 <HAL_UART_MspDeInit+0x4e>
    __HAL_RCC_USART2_CLK_DISABLE();
 8010bf8:	4a09      	ldr	r2, [pc, #36]	; (8010c20 <HAL_UART_MspDeInit+0x5c>)
 8010bfa:	4b09      	ldr	r3, [pc, #36]	; (8010c20 <HAL_UART_MspDeInit+0x5c>)
 8010bfc:	69db      	ldr	r3, [r3, #28]
 8010bfe:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010c02:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8010c04:	210c      	movs	r1, #12
 8010c06:	4807      	ldr	r0, [pc, #28]	; (8010c24 <HAL_UART_MspDeInit+0x60>)
 8010c08:	f7f4 fdf2 	bl	80057f0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8010c0c:	2026      	movs	r0, #38	; 0x26
 8010c0e:	f7f3 f9ba 	bl	8003f86 <HAL_NVIC_DisableIRQ>
}
 8010c12:	bf00      	nop
 8010c14:	3708      	adds	r7, #8
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	40013800 	.word	0x40013800
 8010c20:	40021000 	.word	0x40021000
 8010c24:	40010800 	.word	0x40010800
 8010c28:	40004400 	.word	0x40004400

08010c2c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8010c30:	bf00      	nop
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bc80      	pop	{r7}
 8010c36:	4770      	bx	lr

08010c38 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010c3c:	e7fe      	b.n	8010c3c <HardFault_Handler+0x4>

08010c3e <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8010c3e:	b480      	push	{r7}
 8010c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010c42:	e7fe      	b.n	8010c42 <MemManage_Handler+0x4>

08010c44 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8010c44:	b480      	push	{r7}
 8010c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8010c48:	e7fe      	b.n	8010c48 <BusFault_Handler+0x4>

08010c4a <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8010c4a:	b480      	push	{r7}
 8010c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010c4e:	e7fe      	b.n	8010c4e <UsageFault_Handler+0x4>

08010c50 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8010c50:	b480      	push	{r7}
 8010c52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010c54:	bf00      	nop
 8010c56:	46bd      	mov	sp, r7
 8010c58:	bc80      	pop	{r7}
 8010c5a:	4770      	bx	lr

08010c5c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8010c5c:	b480      	push	{r7}
 8010c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010c60:	bf00      	nop
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bc80      	pop	{r7}
 8010c66:	4770      	bx	lr

08010c68 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010c6c:	bf00      	nop
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	bc80      	pop	{r7}
 8010c72:	4770      	bx	lr

08010c74 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8010c78:	f7ef fb32 	bl	80002e0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8010c7c:	f7f3 fa16 	bl	80040ac <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010c80:	bf00      	nop
 8010c82:	bd80      	pop	{r7, pc}

08010c84 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8010c88:	4802      	ldr	r0, [pc, #8]	; (8010c94 <DMA1_Channel1_IRQHandler+0x10>)
 8010c8a:	f7f4 f909 	bl	8004ea0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8010c8e:	bf00      	nop
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	20000258 	.word	0x20000258

08010c98 <CAN1_TX_IRQHandler>:

/**
* @brief This function handles CAN1 TX interrupt.
*/
void CAN1_TX_IRQHandler(void)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8010c9c:	4802      	ldr	r0, [pc, #8]	; (8010ca8 <CAN1_TX_IRQHandler+0x10>)
 8010c9e:	f7f2 fbac 	bl	80033fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8010ca2:	bf00      	nop
 8010ca4:	bd80      	pop	{r7, pc}
 8010ca6:	bf00      	nop
 8010ca8:	2000032c 	.word	0x2000032c

08010cac <CAN1_RX0_IRQHandler>:

/**
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8010cb0:	4802      	ldr	r0, [pc, #8]	; (8010cbc <CAN1_RX0_IRQHandler+0x10>)
 8010cb2:	f7f2 fba2 	bl	80033fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8010cb6:	bf00      	nop
 8010cb8:	bd80      	pop	{r7, pc}
 8010cba:	bf00      	nop
 8010cbc:	2000032c 	.word	0x2000032c

08010cc0 <CAN1_RX1_IRQHandler>:

/**
* @brief This function handles CAN1 RX1 interrupt.
*/
void CAN1_RX1_IRQHandler(void)
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8010cc4:	4802      	ldr	r0, [pc, #8]	; (8010cd0 <CAN1_RX1_IRQHandler+0x10>)
 8010cc6:	f7f2 fb98 	bl	80033fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8010cca:	bf00      	nop
 8010ccc:	bd80      	pop	{r7, pc}
 8010cce:	bf00      	nop
 8010cd0:	2000032c 	.word	0x2000032c

08010cd4 <CAN1_SCE_IRQHandler>:

/**
* @brief This function handles CAN1 SCE interrupt.
*/
void CAN1_SCE_IRQHandler(void)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8010cd8:	4802      	ldr	r0, [pc, #8]	; (8010ce4 <CAN1_SCE_IRQHandler+0x10>)
 8010cda:	f7f2 fb8e 	bl	80033fa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8010cde:	bf00      	nop
 8010ce0:	bd80      	pop	{r7, pc}
 8010ce2:	bf00      	nop
 8010ce4:	2000032c 	.word	0x2000032c

08010ce8 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8010cec:	4802      	ldr	r0, [pc, #8]	; (8010cf8 <TIM3_IRQHandler+0x10>)
 8010cee:	f7f8 f8c9 	bl	8008e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8010cf2:	bf00      	nop
 8010cf4:	bd80      	pop	{r7, pc}
 8010cf6:	bf00      	nop
 8010cf8:	20000194 	.word	0x20000194

08010cfc <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 8010cfc:	b580      	push	{r7, lr}
 8010cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8010d00:	4802      	ldr	r0, [pc, #8]	; (8010d0c <TIM4_IRQHandler+0x10>)
 8010d02:	f7f8 f8bf 	bl	8008e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8010d06:	bf00      	nop
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	20000140 	.word	0x20000140

08010d10 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8010d14:	4802      	ldr	r0, [pc, #8]	; (8010d20 <USART2_IRQHandler+0x10>)
 8010d16:	f7fc f8e3 	bl	800cee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8010d1a:	bf00      	nop
 8010d1c:	bd80      	pop	{r7, pc}
 8010d1e:	bf00      	nop
 8010d20:	200002b4 	.word	0x200002b4

08010d24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8010d24:	b480      	push	{r7}
 8010d26:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8010d28:	4a1a      	ldr	r2, [pc, #104]	; (8010d94 <SystemInit+0x70>)
 8010d2a:	4b1a      	ldr	r3, [pc, #104]	; (8010d94 <SystemInit+0x70>)
 8010d2c:	681b      	ldr	r3, [r3, #0]
 8010d2e:	f043 0301 	orr.w	r3, r3, #1
 8010d32:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8010d34:	4917      	ldr	r1, [pc, #92]	; (8010d94 <SystemInit+0x70>)
 8010d36:	4b17      	ldr	r3, [pc, #92]	; (8010d94 <SystemInit+0x70>)
 8010d38:	685a      	ldr	r2, [r3, #4]
 8010d3a:	4b17      	ldr	r3, [pc, #92]	; (8010d98 <SystemInit+0x74>)
 8010d3c:	4013      	ands	r3, r2
 8010d3e:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8010d40:	4a14      	ldr	r2, [pc, #80]	; (8010d94 <SystemInit+0x70>)
 8010d42:	4b14      	ldr	r3, [pc, #80]	; (8010d94 <SystemInit+0x70>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8010d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010d4e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8010d50:	4a10      	ldr	r2, [pc, #64]	; (8010d94 <SystemInit+0x70>)
 8010d52:	4b10      	ldr	r3, [pc, #64]	; (8010d94 <SystemInit+0x70>)
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010d5a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8010d5c:	4a0d      	ldr	r2, [pc, #52]	; (8010d94 <SystemInit+0x70>)
 8010d5e:	4b0d      	ldr	r3, [pc, #52]	; (8010d94 <SystemInit+0x70>)
 8010d60:	685b      	ldr	r3, [r3, #4]
 8010d62:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8010d66:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8010d68:	4a0a      	ldr	r2, [pc, #40]	; (8010d94 <SystemInit+0x70>)
 8010d6a:	4b0a      	ldr	r3, [pc, #40]	; (8010d94 <SystemInit+0x70>)
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8010d72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8010d74:	4b07      	ldr	r3, [pc, #28]	; (8010d94 <SystemInit+0x70>)
 8010d76:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8010d7a:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8010d7c:	4b05      	ldr	r3, [pc, #20]	; (8010d94 <SystemInit+0x70>)
 8010d7e:	2200      	movs	r2, #0
 8010d80:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8010d82:	4b06      	ldr	r3, [pc, #24]	; (8010d9c <SystemInit+0x78>)
 8010d84:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010d88:	609a      	str	r2, [r3, #8]
#endif 
}
 8010d8a:	bf00      	nop
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bc80      	pop	{r7}
 8010d90:	4770      	bx	lr
 8010d92:	bf00      	nop
 8010d94:	40021000 	.word	0x40021000
 8010d98:	f0ff0000 	.word	0xf0ff0000
 8010d9c:	e000ed00 	.word	0xe000ed00

08010da0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8010da0:	b480      	push	{r7}
 8010da2:	b089      	sub	sp, #36	; 0x24
 8010da4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 8010da6:	2300      	movs	r3, #0
 8010da8:	61bb      	str	r3, [r7, #24]
 8010daa:	2300      	movs	r3, #0
 8010dac:	61fb      	str	r3, [r7, #28]
 8010dae:	2300      	movs	r3, #0
 8010db0:	617b      	str	r3, [r7, #20]

#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
 8010db2:	2300      	movs	r3, #0
 8010db4:	613b      	str	r3, [r7, #16]
 8010db6:	2300      	movs	r3, #0
 8010db8:	60fb      	str	r3, [r7, #12]
 8010dba:	2300      	movs	r3, #0
 8010dbc:	60bb      	str	r3, [r7, #8]
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8010dc2:	4b41      	ldr	r3, [pc, #260]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010dc4:	685b      	ldr	r3, [r3, #4]
 8010dc6:	f003 030c 	and.w	r3, r3, #12
 8010dca:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8010dcc:	69bb      	ldr	r3, [r7, #24]
 8010dce:	2b04      	cmp	r3, #4
 8010dd0:	d007      	beq.n	8010de2 <SystemCoreClockUpdate+0x42>
 8010dd2:	2b08      	cmp	r3, #8
 8010dd4:	d009      	beq.n	8010dea <SystemCoreClockUpdate+0x4a>
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d15d      	bne.n	8010e96 <SystemCoreClockUpdate+0xf6>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8010dda:	4b3c      	ldr	r3, [pc, #240]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010ddc:	4a3c      	ldr	r2, [pc, #240]	; (8010ed0 <SystemCoreClockUpdate+0x130>)
 8010dde:	601a      	str	r2, [r3, #0]
      break;
 8010de0:	e05d      	b.n	8010e9e <SystemCoreClockUpdate+0xfe>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8010de2:	4b3a      	ldr	r3, [pc, #232]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010de4:	4a3a      	ldr	r2, [pc, #232]	; (8010ed0 <SystemCoreClockUpdate+0x130>)
 8010de6:	601a      	str	r2, [r3, #0]
      break;
 8010de8:	e059      	b.n	8010e9e <SystemCoreClockUpdate+0xfe>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8010dea:	4b37      	ldr	r3, [pc, #220]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010dec:	685b      	ldr	r3, [r3, #4]
 8010dee:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8010df2:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8010df4:	4b34      	ldr	r3, [pc, #208]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010df6:	685b      	ldr	r3, [r3, #4]
 8010df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010dfc:	617b      	str	r3, [r7, #20]
          SystemCoreClock = HSE_VALUE * pllmull;
        }
 #endif
      }
#else
      pllmull = pllmull >> 18U;
 8010dfe:	69fb      	ldr	r3, [r7, #28]
 8010e00:	0c9b      	lsrs	r3, r3, #18
 8010e02:	61fb      	str	r3, [r7, #28]
      
      if (pllmull != 0x0DU)
 8010e04:	69fb      	ldr	r3, [r7, #28]
 8010e06:	2b0d      	cmp	r3, #13
 8010e08:	d003      	beq.n	8010e12 <SystemCoreClockUpdate+0x72>
      {
         pllmull += 2U;
 8010e0a:	69fb      	ldr	r3, [r7, #28]
 8010e0c:	3302      	adds	r3, #2
 8010e0e:	61fb      	str	r3, [r7, #28]
 8010e10:	e001      	b.n	8010e16 <SystemCoreClockUpdate+0x76>
      }
      else
      { /* PLL multiplication factor = PLL input clock * 6.5 */
        pllmull = 13U / 2U; 
 8010e12:	2306      	movs	r3, #6
 8010e14:	61fb      	str	r3, [r7, #28]
      }
            
      if (pllsource == 0x00U)
 8010e16:	697b      	ldr	r3, [r7, #20]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d106      	bne.n	8010e2a <SystemCoreClockUpdate+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 8010e1c:	69fb      	ldr	r3, [r7, #28]
 8010e1e:	4a2d      	ldr	r2, [pc, #180]	; (8010ed4 <SystemCoreClockUpdate+0x134>)
 8010e20:	fb02 f303 	mul.w	r3, r2, r3
 8010e24:	4a29      	ldr	r2, [pc, #164]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010e26:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8010e28:	e039      	b.n	8010e9e <SystemCoreClockUpdate+0xfe>
        prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 8010e2a:	4b27      	ldr	r3, [pc, #156]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010e32:	613b      	str	r3, [r7, #16]
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 8010e34:	4b24      	ldr	r3, [pc, #144]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e38:	f003 030f 	and.w	r3, r3, #15
 8010e3c:	3301      	adds	r3, #1
 8010e3e:	60fb      	str	r3, [r7, #12]
        if (prediv1source == 0U)
 8010e40:	693b      	ldr	r3, [r7, #16]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d109      	bne.n	8010e5a <SystemCoreClockUpdate+0xba>
          SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 8010e46:	4a22      	ldr	r2, [pc, #136]	; (8010ed0 <SystemCoreClockUpdate+0x130>)
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e4e:	69fa      	ldr	r2, [r7, #28]
 8010e50:	fb02 f303 	mul.w	r3, r2, r3
 8010e54:	4a1d      	ldr	r2, [pc, #116]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010e56:	6013      	str	r3, [r2, #0]
      break;
 8010e58:	e021      	b.n	8010e9e <SystemCoreClockUpdate+0xfe>
          prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4U) + 1U;
 8010e5a:	4b1b      	ldr	r3, [pc, #108]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e5e:	091b      	lsrs	r3, r3, #4
 8010e60:	f003 030f 	and.w	r3, r3, #15
 8010e64:	3301      	adds	r3, #1
 8010e66:	60bb      	str	r3, [r7, #8]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
 8010e68:	4b17      	ldr	r3, [pc, #92]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e6c:	0a1b      	lsrs	r3, r3, #8
 8010e6e:	f003 030f 	and.w	r3, r3, #15
 8010e72:	3302      	adds	r3, #2
 8010e74:	607b      	str	r3, [r7, #4]
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 8010e76:	4a16      	ldr	r2, [pc, #88]	; (8010ed0 <SystemCoreClockUpdate+0x130>)
 8010e78:	68bb      	ldr	r3, [r7, #8]
 8010e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e7e:	687a      	ldr	r2, [r7, #4]
 8010e80:	fb02 f203 	mul.w	r2, r2, r3
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e8a:	69fa      	ldr	r2, [r7, #28]
 8010e8c:	fb02 f303 	mul.w	r3, r2, r3
 8010e90:	4a0e      	ldr	r2, [pc, #56]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010e92:	6013      	str	r3, [r2, #0]
      break;
 8010e94:	e003      	b.n	8010e9e <SystemCoreClockUpdate+0xfe>

    default:
      SystemCoreClock = HSI_VALUE;
 8010e96:	4b0d      	ldr	r3, [pc, #52]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010e98:	4a0d      	ldr	r2, [pc, #52]	; (8010ed0 <SystemCoreClockUpdate+0x130>)
 8010e9a:	601a      	str	r2, [r3, #0]
      break;
 8010e9c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8010e9e:	4b0a      	ldr	r3, [pc, #40]	; (8010ec8 <SystemCoreClockUpdate+0x128>)
 8010ea0:	685b      	ldr	r3, [r3, #4]
 8010ea2:	091b      	lsrs	r3, r3, #4
 8010ea4:	f003 030f 	and.w	r3, r3, #15
 8010ea8:	4a0b      	ldr	r2, [pc, #44]	; (8010ed8 <SystemCoreClockUpdate+0x138>)
 8010eaa:	5cd3      	ldrb	r3, [r2, r3]
 8010eac:	61bb      	str	r3, [r7, #24]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8010eae:	4b07      	ldr	r3, [pc, #28]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010eb0:	681a      	ldr	r2, [r3, #0]
 8010eb2:	69bb      	ldr	r3, [r7, #24]
 8010eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8010eb8:	4a04      	ldr	r2, [pc, #16]	; (8010ecc <SystemCoreClockUpdate+0x12c>)
 8010eba:	6013      	str	r3, [r2, #0]
}
 8010ebc:	bf00      	nop
 8010ebe:	3724      	adds	r7, #36	; 0x24
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	bc80      	pop	{r7}
 8010ec4:	4770      	bx	lr
 8010ec6:	bf00      	nop
 8010ec8:	40021000 	.word	0x40021000
 8010ecc:	20000010 	.word	0x20000010
 8010ed0:	007a1200 	.word	0x007a1200
 8010ed4:	003d0900 	.word	0x003d0900
 8010ed8:	08011c6c 	.word	0x08011c6c

08010edc <__aeabi_drsub>:
 8010edc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8010ee0:	e002      	b.n	8010ee8 <__adddf3>
 8010ee2:	bf00      	nop

08010ee4 <__aeabi_dsub>:
 8010ee4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08010ee8 <__adddf3>:
 8010ee8:	b530      	push	{r4, r5, lr}
 8010eea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010eee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010ef2:	ea94 0f05 	teq	r4, r5
 8010ef6:	bf08      	it	eq
 8010ef8:	ea90 0f02 	teqeq	r0, r2
 8010efc:	bf1f      	itttt	ne
 8010efe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010f02:	ea55 0c02 	orrsne.w	ip, r5, r2
 8010f06:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8010f0a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010f0e:	f000 80e2 	beq.w	80110d6 <__adddf3+0x1ee>
 8010f12:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8010f16:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8010f1a:	bfb8      	it	lt
 8010f1c:	426d      	neglt	r5, r5
 8010f1e:	dd0c      	ble.n	8010f3a <__adddf3+0x52>
 8010f20:	442c      	add	r4, r5
 8010f22:	ea80 0202 	eor.w	r2, r0, r2
 8010f26:	ea81 0303 	eor.w	r3, r1, r3
 8010f2a:	ea82 0000 	eor.w	r0, r2, r0
 8010f2e:	ea83 0101 	eor.w	r1, r3, r1
 8010f32:	ea80 0202 	eor.w	r2, r0, r2
 8010f36:	ea81 0303 	eor.w	r3, r1, r3
 8010f3a:	2d36      	cmp	r5, #54	; 0x36
 8010f3c:	bf88      	it	hi
 8010f3e:	bd30      	pophi	{r4, r5, pc}
 8010f40:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8010f44:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010f48:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8010f4c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010f50:	d002      	beq.n	8010f58 <__adddf3+0x70>
 8010f52:	4240      	negs	r0, r0
 8010f54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010f58:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8010f5c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010f60:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8010f64:	d002      	beq.n	8010f6c <__adddf3+0x84>
 8010f66:	4252      	negs	r2, r2
 8010f68:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8010f6c:	ea94 0f05 	teq	r4, r5
 8010f70:	f000 80a7 	beq.w	80110c2 <__adddf3+0x1da>
 8010f74:	f1a4 0401 	sub.w	r4, r4, #1
 8010f78:	f1d5 0e20 	rsbs	lr, r5, #32
 8010f7c:	db0d      	blt.n	8010f9a <__adddf3+0xb2>
 8010f7e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8010f82:	fa22 f205 	lsr.w	r2, r2, r5
 8010f86:	1880      	adds	r0, r0, r2
 8010f88:	f141 0100 	adc.w	r1, r1, #0
 8010f8c:	fa03 f20e 	lsl.w	r2, r3, lr
 8010f90:	1880      	adds	r0, r0, r2
 8010f92:	fa43 f305 	asr.w	r3, r3, r5
 8010f96:	4159      	adcs	r1, r3
 8010f98:	e00e      	b.n	8010fb8 <__adddf3+0xd0>
 8010f9a:	f1a5 0520 	sub.w	r5, r5, #32
 8010f9e:	f10e 0e20 	add.w	lr, lr, #32
 8010fa2:	2a01      	cmp	r2, #1
 8010fa4:	fa03 fc0e 	lsl.w	ip, r3, lr
 8010fa8:	bf28      	it	cs
 8010faa:	f04c 0c02 	orrcs.w	ip, ip, #2
 8010fae:	fa43 f305 	asr.w	r3, r3, r5
 8010fb2:	18c0      	adds	r0, r0, r3
 8010fb4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8010fb8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010fbc:	d507      	bpl.n	8010fce <__adddf3+0xe6>
 8010fbe:	f04f 0e00 	mov.w	lr, #0
 8010fc2:	f1dc 0c00 	rsbs	ip, ip, #0
 8010fc6:	eb7e 0000 	sbcs.w	r0, lr, r0
 8010fca:	eb6e 0101 	sbc.w	r1, lr, r1
 8010fce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010fd2:	d31b      	bcc.n	801100c <__adddf3+0x124>
 8010fd4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8010fd8:	d30c      	bcc.n	8010ff4 <__adddf3+0x10c>
 8010fda:	0849      	lsrs	r1, r1, #1
 8010fdc:	ea5f 0030 	movs.w	r0, r0, rrx
 8010fe0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8010fe4:	f104 0401 	add.w	r4, r4, #1
 8010fe8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010fec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8010ff0:	f080 809a 	bcs.w	8011128 <__adddf3+0x240>
 8010ff4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8010ff8:	bf08      	it	eq
 8010ffa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010ffe:	f150 0000 	adcs.w	r0, r0, #0
 8011002:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8011006:	ea41 0105 	orr.w	r1, r1, r5
 801100a:	bd30      	pop	{r4, r5, pc}
 801100c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8011010:	4140      	adcs	r0, r0
 8011012:	eb41 0101 	adc.w	r1, r1, r1
 8011016:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 801101a:	f1a4 0401 	sub.w	r4, r4, #1
 801101e:	d1e9      	bne.n	8010ff4 <__adddf3+0x10c>
 8011020:	f091 0f00 	teq	r1, #0
 8011024:	bf04      	itt	eq
 8011026:	4601      	moveq	r1, r0
 8011028:	2000      	moveq	r0, #0
 801102a:	fab1 f381 	clz	r3, r1
 801102e:	bf08      	it	eq
 8011030:	3320      	addeq	r3, #32
 8011032:	f1a3 030b 	sub.w	r3, r3, #11
 8011036:	f1b3 0220 	subs.w	r2, r3, #32
 801103a:	da0c      	bge.n	8011056 <__adddf3+0x16e>
 801103c:	320c      	adds	r2, #12
 801103e:	dd08      	ble.n	8011052 <__adddf3+0x16a>
 8011040:	f102 0c14 	add.w	ip, r2, #20
 8011044:	f1c2 020c 	rsb	r2, r2, #12
 8011048:	fa01 f00c 	lsl.w	r0, r1, ip
 801104c:	fa21 f102 	lsr.w	r1, r1, r2
 8011050:	e00c      	b.n	801106c <__adddf3+0x184>
 8011052:	f102 0214 	add.w	r2, r2, #20
 8011056:	bfd8      	it	le
 8011058:	f1c2 0c20 	rsble	ip, r2, #32
 801105c:	fa01 f102 	lsl.w	r1, r1, r2
 8011060:	fa20 fc0c 	lsr.w	ip, r0, ip
 8011064:	bfdc      	itt	le
 8011066:	ea41 010c 	orrle.w	r1, r1, ip
 801106a:	4090      	lslle	r0, r2
 801106c:	1ae4      	subs	r4, r4, r3
 801106e:	bfa2      	ittt	ge
 8011070:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8011074:	4329      	orrge	r1, r5
 8011076:	bd30      	popge	{r4, r5, pc}
 8011078:	ea6f 0404 	mvn.w	r4, r4
 801107c:	3c1f      	subs	r4, #31
 801107e:	da1c      	bge.n	80110ba <__adddf3+0x1d2>
 8011080:	340c      	adds	r4, #12
 8011082:	dc0e      	bgt.n	80110a2 <__adddf3+0x1ba>
 8011084:	f104 0414 	add.w	r4, r4, #20
 8011088:	f1c4 0220 	rsb	r2, r4, #32
 801108c:	fa20 f004 	lsr.w	r0, r0, r4
 8011090:	fa01 f302 	lsl.w	r3, r1, r2
 8011094:	ea40 0003 	orr.w	r0, r0, r3
 8011098:	fa21 f304 	lsr.w	r3, r1, r4
 801109c:	ea45 0103 	orr.w	r1, r5, r3
 80110a0:	bd30      	pop	{r4, r5, pc}
 80110a2:	f1c4 040c 	rsb	r4, r4, #12
 80110a6:	f1c4 0220 	rsb	r2, r4, #32
 80110aa:	fa20 f002 	lsr.w	r0, r0, r2
 80110ae:	fa01 f304 	lsl.w	r3, r1, r4
 80110b2:	ea40 0003 	orr.w	r0, r0, r3
 80110b6:	4629      	mov	r1, r5
 80110b8:	bd30      	pop	{r4, r5, pc}
 80110ba:	fa21 f004 	lsr.w	r0, r1, r4
 80110be:	4629      	mov	r1, r5
 80110c0:	bd30      	pop	{r4, r5, pc}
 80110c2:	f094 0f00 	teq	r4, #0
 80110c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80110ca:	bf06      	itte	eq
 80110cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80110d0:	3401      	addeq	r4, #1
 80110d2:	3d01      	subne	r5, #1
 80110d4:	e74e      	b.n	8010f74 <__adddf3+0x8c>
 80110d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80110da:	bf18      	it	ne
 80110dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80110e0:	d029      	beq.n	8011136 <__adddf3+0x24e>
 80110e2:	ea94 0f05 	teq	r4, r5
 80110e6:	bf08      	it	eq
 80110e8:	ea90 0f02 	teqeq	r0, r2
 80110ec:	d005      	beq.n	80110fa <__adddf3+0x212>
 80110ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80110f2:	bf04      	itt	eq
 80110f4:	4619      	moveq	r1, r3
 80110f6:	4610      	moveq	r0, r2
 80110f8:	bd30      	pop	{r4, r5, pc}
 80110fa:	ea91 0f03 	teq	r1, r3
 80110fe:	bf1e      	ittt	ne
 8011100:	2100      	movne	r1, #0
 8011102:	2000      	movne	r0, #0
 8011104:	bd30      	popne	{r4, r5, pc}
 8011106:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 801110a:	d105      	bne.n	8011118 <__adddf3+0x230>
 801110c:	0040      	lsls	r0, r0, #1
 801110e:	4149      	adcs	r1, r1
 8011110:	bf28      	it	cs
 8011112:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8011116:	bd30      	pop	{r4, r5, pc}
 8011118:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 801111c:	bf3c      	itt	cc
 801111e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8011122:	bd30      	popcc	{r4, r5, pc}
 8011124:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8011128:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 801112c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011130:	f04f 0000 	mov.w	r0, #0
 8011134:	bd30      	pop	{r4, r5, pc}
 8011136:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801113a:	bf1a      	itte	ne
 801113c:	4619      	movne	r1, r3
 801113e:	4610      	movne	r0, r2
 8011140:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8011144:	bf1c      	itt	ne
 8011146:	460b      	movne	r3, r1
 8011148:	4602      	movne	r2, r0
 801114a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 801114e:	bf06      	itte	eq
 8011150:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8011154:	ea91 0f03 	teqeq	r1, r3
 8011158:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 801115c:	bd30      	pop	{r4, r5, pc}
 801115e:	bf00      	nop

08011160 <__aeabi_ui2d>:
 8011160:	f090 0f00 	teq	r0, #0
 8011164:	bf04      	itt	eq
 8011166:	2100      	moveq	r1, #0
 8011168:	4770      	bxeq	lr
 801116a:	b530      	push	{r4, r5, lr}
 801116c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8011170:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8011174:	f04f 0500 	mov.w	r5, #0
 8011178:	f04f 0100 	mov.w	r1, #0
 801117c:	e750      	b.n	8011020 <__adddf3+0x138>
 801117e:	bf00      	nop

08011180 <__aeabi_i2d>:
 8011180:	f090 0f00 	teq	r0, #0
 8011184:	bf04      	itt	eq
 8011186:	2100      	moveq	r1, #0
 8011188:	4770      	bxeq	lr
 801118a:	b530      	push	{r4, r5, lr}
 801118c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8011190:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8011194:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8011198:	bf48      	it	mi
 801119a:	4240      	negmi	r0, r0
 801119c:	f04f 0100 	mov.w	r1, #0
 80111a0:	e73e      	b.n	8011020 <__adddf3+0x138>
 80111a2:	bf00      	nop

080111a4 <__aeabi_f2d>:
 80111a4:	0042      	lsls	r2, r0, #1
 80111a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80111aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80111ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80111b2:	bf1f      	itttt	ne
 80111b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80111b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80111bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80111c0:	4770      	bxne	lr
 80111c2:	f092 0f00 	teq	r2, #0
 80111c6:	bf14      	ite	ne
 80111c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80111cc:	4770      	bxeq	lr
 80111ce:	b530      	push	{r4, r5, lr}
 80111d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80111d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80111d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80111dc:	e720      	b.n	8011020 <__adddf3+0x138>
 80111de:	bf00      	nop

080111e0 <__aeabi_ul2d>:
 80111e0:	ea50 0201 	orrs.w	r2, r0, r1
 80111e4:	bf08      	it	eq
 80111e6:	4770      	bxeq	lr
 80111e8:	b530      	push	{r4, r5, lr}
 80111ea:	f04f 0500 	mov.w	r5, #0
 80111ee:	e00a      	b.n	8011206 <__aeabi_l2d+0x16>

080111f0 <__aeabi_l2d>:
 80111f0:	ea50 0201 	orrs.w	r2, r0, r1
 80111f4:	bf08      	it	eq
 80111f6:	4770      	bxeq	lr
 80111f8:	b530      	push	{r4, r5, lr}
 80111fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80111fe:	d502      	bpl.n	8011206 <__aeabi_l2d+0x16>
 8011200:	4240      	negs	r0, r0
 8011202:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8011206:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801120a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 801120e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8011212:	f43f aedc 	beq.w	8010fce <__adddf3+0xe6>
 8011216:	f04f 0203 	mov.w	r2, #3
 801121a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801121e:	bf18      	it	ne
 8011220:	3203      	addne	r2, #3
 8011222:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8011226:	bf18      	it	ne
 8011228:	3203      	addne	r2, #3
 801122a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 801122e:	f1c2 0320 	rsb	r3, r2, #32
 8011232:	fa00 fc03 	lsl.w	ip, r0, r3
 8011236:	fa20 f002 	lsr.w	r0, r0, r2
 801123a:	fa01 fe03 	lsl.w	lr, r1, r3
 801123e:	ea40 000e 	orr.w	r0, r0, lr
 8011242:	fa21 f102 	lsr.w	r1, r1, r2
 8011246:	4414      	add	r4, r2
 8011248:	e6c1      	b.n	8010fce <__adddf3+0xe6>
 801124a:	bf00      	nop

0801124c <__aeabi_dmul>:
 801124c:	b570      	push	{r4, r5, r6, lr}
 801124e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8011252:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8011256:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801125a:	bf1d      	ittte	ne
 801125c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8011260:	ea94 0f0c 	teqne	r4, ip
 8011264:	ea95 0f0c 	teqne	r5, ip
 8011268:	f000 f8de 	bleq	8011428 <__aeabi_dmul+0x1dc>
 801126c:	442c      	add	r4, r5
 801126e:	ea81 0603 	eor.w	r6, r1, r3
 8011272:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8011276:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 801127a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 801127e:	bf18      	it	ne
 8011280:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8011284:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8011288:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801128c:	d038      	beq.n	8011300 <__aeabi_dmul+0xb4>
 801128e:	fba0 ce02 	umull	ip, lr, r0, r2
 8011292:	f04f 0500 	mov.w	r5, #0
 8011296:	fbe1 e502 	umlal	lr, r5, r1, r2
 801129a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 801129e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80112a2:	f04f 0600 	mov.w	r6, #0
 80112a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80112aa:	f09c 0f00 	teq	ip, #0
 80112ae:	bf18      	it	ne
 80112b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80112b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80112b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80112bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80112c0:	d204      	bcs.n	80112cc <__aeabi_dmul+0x80>
 80112c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80112c6:	416d      	adcs	r5, r5
 80112c8:	eb46 0606 	adc.w	r6, r6, r6
 80112cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80112d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80112d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80112d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80112dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80112e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80112e4:	bf88      	it	hi
 80112e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80112ea:	d81e      	bhi.n	801132a <__aeabi_dmul+0xde>
 80112ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80112f0:	bf08      	it	eq
 80112f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80112f6:	f150 0000 	adcs.w	r0, r0, #0
 80112fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80112fe:	bd70      	pop	{r4, r5, r6, pc}
 8011300:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8011304:	ea46 0101 	orr.w	r1, r6, r1
 8011308:	ea40 0002 	orr.w	r0, r0, r2
 801130c:	ea81 0103 	eor.w	r1, r1, r3
 8011310:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8011314:	bfc2      	ittt	gt
 8011316:	ebd4 050c 	rsbsgt	r5, r4, ip
 801131a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 801131e:	bd70      	popgt	{r4, r5, r6, pc}
 8011320:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8011324:	f04f 0e00 	mov.w	lr, #0
 8011328:	3c01      	subs	r4, #1
 801132a:	f300 80ab 	bgt.w	8011484 <__aeabi_dmul+0x238>
 801132e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8011332:	bfde      	ittt	le
 8011334:	2000      	movle	r0, #0
 8011336:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 801133a:	bd70      	pople	{r4, r5, r6, pc}
 801133c:	f1c4 0400 	rsb	r4, r4, #0
 8011340:	3c20      	subs	r4, #32
 8011342:	da35      	bge.n	80113b0 <__aeabi_dmul+0x164>
 8011344:	340c      	adds	r4, #12
 8011346:	dc1b      	bgt.n	8011380 <__aeabi_dmul+0x134>
 8011348:	f104 0414 	add.w	r4, r4, #20
 801134c:	f1c4 0520 	rsb	r5, r4, #32
 8011350:	fa00 f305 	lsl.w	r3, r0, r5
 8011354:	fa20 f004 	lsr.w	r0, r0, r4
 8011358:	fa01 f205 	lsl.w	r2, r1, r5
 801135c:	ea40 0002 	orr.w	r0, r0, r2
 8011360:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8011364:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 801136c:	fa21 f604 	lsr.w	r6, r1, r4
 8011370:	eb42 0106 	adc.w	r1, r2, r6
 8011374:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8011378:	bf08      	it	eq
 801137a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801137e:	bd70      	pop	{r4, r5, r6, pc}
 8011380:	f1c4 040c 	rsb	r4, r4, #12
 8011384:	f1c4 0520 	rsb	r5, r4, #32
 8011388:	fa00 f304 	lsl.w	r3, r0, r4
 801138c:	fa20 f005 	lsr.w	r0, r0, r5
 8011390:	fa01 f204 	lsl.w	r2, r1, r4
 8011394:	ea40 0002 	orr.w	r0, r0, r2
 8011398:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 801139c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80113a0:	f141 0100 	adc.w	r1, r1, #0
 80113a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80113a8:	bf08      	it	eq
 80113aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80113ae:	bd70      	pop	{r4, r5, r6, pc}
 80113b0:	f1c4 0520 	rsb	r5, r4, #32
 80113b4:	fa00 f205 	lsl.w	r2, r0, r5
 80113b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80113bc:	fa20 f304 	lsr.w	r3, r0, r4
 80113c0:	fa01 f205 	lsl.w	r2, r1, r5
 80113c4:	ea43 0302 	orr.w	r3, r3, r2
 80113c8:	fa21 f004 	lsr.w	r0, r1, r4
 80113cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80113d0:	fa21 f204 	lsr.w	r2, r1, r4
 80113d4:	ea20 0002 	bic.w	r0, r0, r2
 80113d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80113dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80113e0:	bf08      	it	eq
 80113e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80113e6:	bd70      	pop	{r4, r5, r6, pc}
 80113e8:	f094 0f00 	teq	r4, #0
 80113ec:	d10f      	bne.n	801140e <__aeabi_dmul+0x1c2>
 80113ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80113f2:	0040      	lsls	r0, r0, #1
 80113f4:	eb41 0101 	adc.w	r1, r1, r1
 80113f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80113fc:	bf08      	it	eq
 80113fe:	3c01      	subeq	r4, #1
 8011400:	d0f7      	beq.n	80113f2 <__aeabi_dmul+0x1a6>
 8011402:	ea41 0106 	orr.w	r1, r1, r6
 8011406:	f095 0f00 	teq	r5, #0
 801140a:	bf18      	it	ne
 801140c:	4770      	bxne	lr
 801140e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8011412:	0052      	lsls	r2, r2, #1
 8011414:	eb43 0303 	adc.w	r3, r3, r3
 8011418:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 801141c:	bf08      	it	eq
 801141e:	3d01      	subeq	r5, #1
 8011420:	d0f7      	beq.n	8011412 <__aeabi_dmul+0x1c6>
 8011422:	ea43 0306 	orr.w	r3, r3, r6
 8011426:	4770      	bx	lr
 8011428:	ea94 0f0c 	teq	r4, ip
 801142c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8011430:	bf18      	it	ne
 8011432:	ea95 0f0c 	teqne	r5, ip
 8011436:	d00c      	beq.n	8011452 <__aeabi_dmul+0x206>
 8011438:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 801143c:	bf18      	it	ne
 801143e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8011442:	d1d1      	bne.n	80113e8 <__aeabi_dmul+0x19c>
 8011444:	ea81 0103 	eor.w	r1, r1, r3
 8011448:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 801144c:	f04f 0000 	mov.w	r0, #0
 8011450:	bd70      	pop	{r4, r5, r6, pc}
 8011452:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8011456:	bf06      	itte	eq
 8011458:	4610      	moveq	r0, r2
 801145a:	4619      	moveq	r1, r3
 801145c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8011460:	d019      	beq.n	8011496 <__aeabi_dmul+0x24a>
 8011462:	ea94 0f0c 	teq	r4, ip
 8011466:	d102      	bne.n	801146e <__aeabi_dmul+0x222>
 8011468:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 801146c:	d113      	bne.n	8011496 <__aeabi_dmul+0x24a>
 801146e:	ea95 0f0c 	teq	r5, ip
 8011472:	d105      	bne.n	8011480 <__aeabi_dmul+0x234>
 8011474:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8011478:	bf1c      	itt	ne
 801147a:	4610      	movne	r0, r2
 801147c:	4619      	movne	r1, r3
 801147e:	d10a      	bne.n	8011496 <__aeabi_dmul+0x24a>
 8011480:	ea81 0103 	eor.w	r1, r1, r3
 8011484:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8011488:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 801148c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011490:	f04f 0000 	mov.w	r0, #0
 8011494:	bd70      	pop	{r4, r5, r6, pc}
 8011496:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 801149a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 801149e:	bd70      	pop	{r4, r5, r6, pc}

080114a0 <__aeabi_ddiv>:
 80114a0:	b570      	push	{r4, r5, r6, lr}
 80114a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80114a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80114aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80114ae:	bf1d      	ittte	ne
 80114b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80114b4:	ea94 0f0c 	teqne	r4, ip
 80114b8:	ea95 0f0c 	teqne	r5, ip
 80114bc:	f000 f8a7 	bleq	801160e <__aeabi_ddiv+0x16e>
 80114c0:	eba4 0405 	sub.w	r4, r4, r5
 80114c4:	ea81 0e03 	eor.w	lr, r1, r3
 80114c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80114cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80114d0:	f000 8088 	beq.w	80115e4 <__aeabi_ddiv+0x144>
 80114d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80114d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80114dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80114e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80114e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80114e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80114ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80114f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80114f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80114f8:	429d      	cmp	r5, r3
 80114fa:	bf08      	it	eq
 80114fc:	4296      	cmpeq	r6, r2
 80114fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8011502:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8011506:	d202      	bcs.n	801150e <__aeabi_ddiv+0x6e>
 8011508:	085b      	lsrs	r3, r3, #1
 801150a:	ea4f 0232 	mov.w	r2, r2, rrx
 801150e:	1ab6      	subs	r6, r6, r2
 8011510:	eb65 0503 	sbc.w	r5, r5, r3
 8011514:	085b      	lsrs	r3, r3, #1
 8011516:	ea4f 0232 	mov.w	r2, r2, rrx
 801151a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 801151e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8011522:	ebb6 0e02 	subs.w	lr, r6, r2
 8011526:	eb75 0e03 	sbcs.w	lr, r5, r3
 801152a:	bf22      	ittt	cs
 801152c:	1ab6      	subcs	r6, r6, r2
 801152e:	4675      	movcs	r5, lr
 8011530:	ea40 000c 	orrcs.w	r0, r0, ip
 8011534:	085b      	lsrs	r3, r3, #1
 8011536:	ea4f 0232 	mov.w	r2, r2, rrx
 801153a:	ebb6 0e02 	subs.w	lr, r6, r2
 801153e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8011542:	bf22      	ittt	cs
 8011544:	1ab6      	subcs	r6, r6, r2
 8011546:	4675      	movcs	r5, lr
 8011548:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 801154c:	085b      	lsrs	r3, r3, #1
 801154e:	ea4f 0232 	mov.w	r2, r2, rrx
 8011552:	ebb6 0e02 	subs.w	lr, r6, r2
 8011556:	eb75 0e03 	sbcs.w	lr, r5, r3
 801155a:	bf22      	ittt	cs
 801155c:	1ab6      	subcs	r6, r6, r2
 801155e:	4675      	movcs	r5, lr
 8011560:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8011564:	085b      	lsrs	r3, r3, #1
 8011566:	ea4f 0232 	mov.w	r2, r2, rrx
 801156a:	ebb6 0e02 	subs.w	lr, r6, r2
 801156e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8011572:	bf22      	ittt	cs
 8011574:	1ab6      	subcs	r6, r6, r2
 8011576:	4675      	movcs	r5, lr
 8011578:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 801157c:	ea55 0e06 	orrs.w	lr, r5, r6
 8011580:	d018      	beq.n	80115b4 <__aeabi_ddiv+0x114>
 8011582:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8011586:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 801158a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801158e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8011592:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8011596:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 801159a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801159e:	d1c0      	bne.n	8011522 <__aeabi_ddiv+0x82>
 80115a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80115a4:	d10b      	bne.n	80115be <__aeabi_ddiv+0x11e>
 80115a6:	ea41 0100 	orr.w	r1, r1, r0
 80115aa:	f04f 0000 	mov.w	r0, #0
 80115ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80115b2:	e7b6      	b.n	8011522 <__aeabi_ddiv+0x82>
 80115b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80115b8:	bf04      	itt	eq
 80115ba:	4301      	orreq	r1, r0
 80115bc:	2000      	moveq	r0, #0
 80115be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80115c2:	bf88      	it	hi
 80115c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80115c8:	f63f aeaf 	bhi.w	801132a <__aeabi_dmul+0xde>
 80115cc:	ebb5 0c03 	subs.w	ip, r5, r3
 80115d0:	bf04      	itt	eq
 80115d2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80115d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80115da:	f150 0000 	adcs.w	r0, r0, #0
 80115de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80115e2:	bd70      	pop	{r4, r5, r6, pc}
 80115e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80115e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80115ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80115f0:	bfc2      	ittt	gt
 80115f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80115f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80115fa:	bd70      	popgt	{r4, r5, r6, pc}
 80115fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8011600:	f04f 0e00 	mov.w	lr, #0
 8011604:	3c01      	subs	r4, #1
 8011606:	e690      	b.n	801132a <__aeabi_dmul+0xde>
 8011608:	ea45 0e06 	orr.w	lr, r5, r6
 801160c:	e68d      	b.n	801132a <__aeabi_dmul+0xde>
 801160e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8011612:	ea94 0f0c 	teq	r4, ip
 8011616:	bf08      	it	eq
 8011618:	ea95 0f0c 	teqeq	r5, ip
 801161c:	f43f af3b 	beq.w	8011496 <__aeabi_dmul+0x24a>
 8011620:	ea94 0f0c 	teq	r4, ip
 8011624:	d10a      	bne.n	801163c <__aeabi_ddiv+0x19c>
 8011626:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 801162a:	f47f af34 	bne.w	8011496 <__aeabi_dmul+0x24a>
 801162e:	ea95 0f0c 	teq	r5, ip
 8011632:	f47f af25 	bne.w	8011480 <__aeabi_dmul+0x234>
 8011636:	4610      	mov	r0, r2
 8011638:	4619      	mov	r1, r3
 801163a:	e72c      	b.n	8011496 <__aeabi_dmul+0x24a>
 801163c:	ea95 0f0c 	teq	r5, ip
 8011640:	d106      	bne.n	8011650 <__aeabi_ddiv+0x1b0>
 8011642:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8011646:	f43f aefd 	beq.w	8011444 <__aeabi_dmul+0x1f8>
 801164a:	4610      	mov	r0, r2
 801164c:	4619      	mov	r1, r3
 801164e:	e722      	b.n	8011496 <__aeabi_dmul+0x24a>
 8011650:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8011654:	bf18      	it	ne
 8011656:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801165a:	f47f aec5 	bne.w	80113e8 <__aeabi_dmul+0x19c>
 801165e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8011662:	f47f af0d 	bne.w	8011480 <__aeabi_dmul+0x234>
 8011666:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 801166a:	f47f aeeb 	bne.w	8011444 <__aeabi_dmul+0x1f8>
 801166e:	e712      	b.n	8011496 <__aeabi_dmul+0x24a>

08011670 <__gedf2>:
 8011670:	f04f 3cff 	mov.w	ip, #4294967295
 8011674:	e006      	b.n	8011684 <__cmpdf2+0x4>
 8011676:	bf00      	nop

08011678 <__ledf2>:
 8011678:	f04f 0c01 	mov.w	ip, #1
 801167c:	e002      	b.n	8011684 <__cmpdf2+0x4>
 801167e:	bf00      	nop

08011680 <__cmpdf2>:
 8011680:	f04f 0c01 	mov.w	ip, #1
 8011684:	f84d cd04 	str.w	ip, [sp, #-4]!
 8011688:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 801168c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011690:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011694:	bf18      	it	ne
 8011696:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 801169a:	d01b      	beq.n	80116d4 <__cmpdf2+0x54>
 801169c:	b001      	add	sp, #4
 801169e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80116a2:	bf0c      	ite	eq
 80116a4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80116a8:	ea91 0f03 	teqne	r1, r3
 80116ac:	bf02      	ittt	eq
 80116ae:	ea90 0f02 	teqeq	r0, r2
 80116b2:	2000      	moveq	r0, #0
 80116b4:	4770      	bxeq	lr
 80116b6:	f110 0f00 	cmn.w	r0, #0
 80116ba:	ea91 0f03 	teq	r1, r3
 80116be:	bf58      	it	pl
 80116c0:	4299      	cmppl	r1, r3
 80116c2:	bf08      	it	eq
 80116c4:	4290      	cmpeq	r0, r2
 80116c6:	bf2c      	ite	cs
 80116c8:	17d8      	asrcs	r0, r3, #31
 80116ca:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80116ce:	f040 0001 	orr.w	r0, r0, #1
 80116d2:	4770      	bx	lr
 80116d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80116d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80116dc:	d102      	bne.n	80116e4 <__cmpdf2+0x64>
 80116de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80116e2:	d107      	bne.n	80116f4 <__cmpdf2+0x74>
 80116e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80116e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80116ec:	d1d6      	bne.n	801169c <__cmpdf2+0x1c>
 80116ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80116f2:	d0d3      	beq.n	801169c <__cmpdf2+0x1c>
 80116f4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80116f8:	4770      	bx	lr
 80116fa:	bf00      	nop

080116fc <__aeabi_cdrcmple>:
 80116fc:	4684      	mov	ip, r0
 80116fe:	4610      	mov	r0, r2
 8011700:	4662      	mov	r2, ip
 8011702:	468c      	mov	ip, r1
 8011704:	4619      	mov	r1, r3
 8011706:	4663      	mov	r3, ip
 8011708:	e000      	b.n	801170c <__aeabi_cdcmpeq>
 801170a:	bf00      	nop

0801170c <__aeabi_cdcmpeq>:
 801170c:	b501      	push	{r0, lr}
 801170e:	f7ff ffb7 	bl	8011680 <__cmpdf2>
 8011712:	2800      	cmp	r0, #0
 8011714:	bf48      	it	mi
 8011716:	f110 0f00 	cmnmi.w	r0, #0
 801171a:	bd01      	pop	{r0, pc}

0801171c <__aeabi_dcmpeq>:
 801171c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8011720:	f7ff fff4 	bl	801170c <__aeabi_cdcmpeq>
 8011724:	bf0c      	ite	eq
 8011726:	2001      	moveq	r0, #1
 8011728:	2000      	movne	r0, #0
 801172a:	f85d fb08 	ldr.w	pc, [sp], #8
 801172e:	bf00      	nop

08011730 <__aeabi_dcmplt>:
 8011730:	f84d ed08 	str.w	lr, [sp, #-8]!
 8011734:	f7ff ffea 	bl	801170c <__aeabi_cdcmpeq>
 8011738:	bf34      	ite	cc
 801173a:	2001      	movcc	r0, #1
 801173c:	2000      	movcs	r0, #0
 801173e:	f85d fb08 	ldr.w	pc, [sp], #8
 8011742:	bf00      	nop

08011744 <__aeabi_dcmple>:
 8011744:	f84d ed08 	str.w	lr, [sp, #-8]!
 8011748:	f7ff ffe0 	bl	801170c <__aeabi_cdcmpeq>
 801174c:	bf94      	ite	ls
 801174e:	2001      	movls	r0, #1
 8011750:	2000      	movhi	r0, #0
 8011752:	f85d fb08 	ldr.w	pc, [sp], #8
 8011756:	bf00      	nop

08011758 <__aeabi_dcmpge>:
 8011758:	f84d ed08 	str.w	lr, [sp, #-8]!
 801175c:	f7ff ffce 	bl	80116fc <__aeabi_cdrcmple>
 8011760:	bf94      	ite	ls
 8011762:	2001      	movls	r0, #1
 8011764:	2000      	movhi	r0, #0
 8011766:	f85d fb08 	ldr.w	pc, [sp], #8
 801176a:	bf00      	nop

0801176c <__aeabi_dcmpgt>:
 801176c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8011770:	f7ff ffc4 	bl	80116fc <__aeabi_cdrcmple>
 8011774:	bf34      	ite	cc
 8011776:	2001      	movcc	r0, #1
 8011778:	2000      	movcs	r0, #0
 801177a:	f85d fb08 	ldr.w	pc, [sp], #8
 801177e:	bf00      	nop

08011780 <__aeabi_d2uiz>:
 8011780:	004a      	lsls	r2, r1, #1
 8011782:	d211      	bcs.n	80117a8 <__aeabi_d2uiz+0x28>
 8011784:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8011788:	d211      	bcs.n	80117ae <__aeabi_d2uiz+0x2e>
 801178a:	d50d      	bpl.n	80117a8 <__aeabi_d2uiz+0x28>
 801178c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8011790:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8011794:	d40e      	bmi.n	80117b4 <__aeabi_d2uiz+0x34>
 8011796:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801179a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801179e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80117a2:	fa23 f002 	lsr.w	r0, r3, r2
 80117a6:	4770      	bx	lr
 80117a8:	f04f 0000 	mov.w	r0, #0
 80117ac:	4770      	bx	lr
 80117ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80117b2:	d102      	bne.n	80117ba <__aeabi_d2uiz+0x3a>
 80117b4:	f04f 30ff 	mov.w	r0, #4294967295
 80117b8:	4770      	bx	lr
 80117ba:	f04f 0000 	mov.w	r0, #0
 80117be:	4770      	bx	lr

080117c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80117c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80117c2:	e003      	b.n	80117cc <LoopCopyDataInit>

080117c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80117c4:	4b0a      	ldr	r3, [pc, #40]	; (80117f0 <LoopFillZerobss+0x10>)
  ldr r3, [r3, r1]
 80117c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80117c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80117ca:	3104      	adds	r1, #4

080117cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80117cc:	4809      	ldr	r0, [pc, #36]	; (80117f4 <LoopFillZerobss+0x14>)
  ldr r3, =_edata
 80117ce:	4b0a      	ldr	r3, [pc, #40]	; (80117f8 <LoopFillZerobss+0x18>)
  adds r2, r0, r1
 80117d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80117d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80117d4:	d3f6      	bcc.n	80117c4 <CopyDataInit>
  ldr r2, =_sbss
 80117d6:	4a09      	ldr	r2, [pc, #36]	; (80117fc <LoopFillZerobss+0x1c>)
  b LoopFillZerobss
 80117d8:	e002      	b.n	80117e0 <LoopFillZerobss>

080117da <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80117da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80117dc:	f842 3b04 	str.w	r3, [r2], #4

080117e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80117e0:	4b07      	ldr	r3, [pc, #28]	; (8011800 <LoopFillZerobss+0x20>)
  cmp r2, r3
 80117e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80117e4:	d3f9      	bcc.n	80117da <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 80117e6:	f7ff fa9d 	bl	8010d24 <SystemInit>
/* Call the application's entry point.*/
  bl main
 80117ea:	f7fd f909 	bl	800ea00 <main>
  bx lr
 80117ee:	4770      	bx	lr
  ldr r3, =_sidata
 80117f0:	080129f8 	.word	0x080129f8
  ldr r0, =_sdata
 80117f4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80117f8:	20000014 	.word	0x20000014
  ldr r2, =_sbss
 80117fc:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 8011800:	20000498 	.word	0x20000498

08011804 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8011804:	e7fe      	b.n	8011804 <ADC1_2_IRQHandler>
	...

08011808 <_init>:
 8011808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801180a:	bf00      	nop
 801180c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801180e:	bc08      	pop	{r3}
 8011810:	469e      	mov	lr, r3
 8011812:	4770      	bx	lr

08011814 <_fini>:
 8011814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011816:	bf00      	nop
 8011818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801181a:	bc08      	pop	{r3}
 801181c:	469e      	mov	lr, r3
 801181e:	4770      	bx	lr
