// Seed: 2544327797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_11 = 1;
  always @(posedge 1 * 1 or posedge id_7) begin : LABEL_0
    if (-1) disable id_12;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4
  );
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  always @(posedge 1 or posedge -1) begin : LABEL_0
    `define pp_5 0
    $clog2(61);
    ;
    `pp_5 = #id_6 "";
  end
  logic [id_2 : id_2  ==  1] id_7;
  wire id_8;
endmodule
