#include <dt-bindings/gpio/gpio.h>
/******************************************************************************
** Board configuration: xRX500 ANYWAN Board
******************************************************************************/
/ {

/******************************************************************************
** Board configuration: Enable buttons on the board.  
******************************************************************************/
	ltq_swreset {
	      compatible = "lantiq,ltq_swreset";
	      swreset_pin = <&gpio0 19 0>;
	      swreset_bit = <1>;
	      status = "ok";
	};
/*****************************************************************************/
};

/******************************************************************************
** Board configuration: Enable spi0 configuration.
******************************************************************************/

/******************************************************************************
** PCIe PHY board configuration
******************************************************************************/
&pcie_phy0 {
	status = "ok";
	intel,ssc_enable = <1>;
};

&pcie_phy1 {
	status = "ok";
	intel,ssc_enable = <1>;
};

&pcie_phy2 {
	status = "ok";
	intel,ssc_enable = <1>;
};

/******************************************************************************
** Board configuration: Enable PCIe board configuration.
** PCIE sub-system feature configuration, the pcie0/1/2 are defined in Soc level  
******************************************************************************/
&pcie0 {
	status = "ok";
	intel,rst-high-active = <0>; /* 0 - low activ, 1 -- high active */
	intel,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	intel,inbound-swap = <1>; /* 0 -- no swap, 1 -- swap */
	intel,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	intel,phy-mode = <5>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpios = <&gpio1 11 GPIO_ACTIVE_LOW>; // default value , it can be updated on board. 
};

&pcie1 {
	status = "ok";
	intel,rst-high-active = <0>; /* 0 - low activ, 1 -- high active */
	intel,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	intel,inbound-swap = <1>; /* 0 -- no swap, 1 -- swap */
	intel,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	intel,phy-mode = <5>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpios = <&gpio1 29 GPIO_ACTIVE_LOW>;// default value , it can be updated on board. 
};

&pcie2 {
	status = "ok";
	intel,rst-high-active = <1>; /* 0 - low activ, 1 -- high active */
	intel,rst-interval = <200>; /* in mili-seconds, up to 500 ms*/
	intel,inbound-swap = <1>; /* 0 -- no swap, 1 -- swap */
	intel,outbound-swap = <0>; /* 0 -- no swap, 1 -- swap */
	intel,phy-mode = <5>; /* 0 -36Mhz, 1 - 36MHzSSC, 2 - 25Mhz, 3 - 25MHzSSC, 4 - 100MHz, 5 - 100MHz SSC */
	reset-gpios = <&gpio0 7 GPIO_ACTIVE_HIGH>;// default value , it can be updated on board. 
};

/******************************************************************************
** Board configuration: Enable USB board configuration.  
******************************************************************************/
/********** 
AxePoint use SSO GPIO as vbus power control , the USB A use sso gpio pin2 ,default shall be pulled low.
and USB C use sso gpio pin3 , default shall be pulled high.
 **********/
/ {
	usb0_vbus:regulator-vbus@0 {
		compatible = "regulator-fixed";
		regulator-name = "usb0_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&ssogpio 2 0>;
		enable-active-low;
	};

	usb1_vbus:regulator-vbus@1 {
		compatible = "regulator-fixed";
		regulator-name = "usb1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&ssogpio 3 0>;
		enable-active-high;
	};
};

&pinctrl_usb0_default {
	intel,pins = <10>;
};

&pinctrl_usb0_idle {
	intel,pins = <10>;
};

&pinctrl_usb1_default {
	intel,pins = <11>;
};

&pinctrl_usb1_idle {
	intel,pins = <11>;
};

&usb0_phy {
	vbus-supply = <&usb0_vbus>;
};

&usb0 {
	status = "ok";
};

&usb1_phy {
	vbus-supply = <&usb1_vbus>;
};

&usb1 {
	status = "ok";
};

/******************************************************************************
 ** Board configuration: The Configuration of the external F24S switch for Port Tunk and SFP support
 ******************************************************************************/

&gsw_f24s {
	status = "okay";
};
/******************************************************************************
 ** Board configuration: Enable pinctrl board configuration.
 ******************************************************************************/
&pinctrl {
	pinctrl_spi0_cs1: spi0_cs1 {
		intel,pins =  <15>; /* SPI0_CS1 */
		intel,function = "spi0_cs1";
		intel,mux = <EQBR_MUX_1>;
		intel,groups = "spi0_cs1";
	};

	pinctrl_spi1_cs0: spi1_cs0 {
		intel,pins =  <14>; /* SPI1_CS0 */
		intel,function = "spi1_cs0";
		intel,mux = <EQBR_MUX_2>;
		intel,groups = "spi1_cs0";
	};
};
/******************************************************************************
** Board configuration: pin  number definition.  
******************************************************************************/

&pinctrl_reserved {
	intel,pins =  <24>, /* nand cle */ <13>, /*nand ale */
		<49>, /* nand rd */ <48>, /* nand rdy> */
		<51>, /* nand d0 */ <50>, /* nand d1> */
		<52>, /* nand d2 */ <57>, /* nand d3> */
		<56>, /* nand d4 */ <55>, /* nand d5> */
		<54>, /* nand d6 */ <53>, /* nand d7> */
		<23>, /* nand cs1 */ <59>, /* nand wr> */
		<60> /* nand wp */;
};


/******************************************************************************
** Board configuration: Enable Shift register LED board configuration.  
******************************************************************************/

&ssogpio {
	status = "okay";
	ngpios = <24>;
	intel,sso-update-rate = <250000>;
};

&ssoled {
	status = "okay";
	/* led definition */

	intel,sso-def-brightness = <0x80>;
	intel,sso-def-blinkrate = <4>; /* HZ*/
	/* blink rate list: 2, 4, 8, 10, 50K, 100K, 200K, 250K, 1000K */ 
	led0: led0 {
		label = "led0:green:gphy";
		led-gpio = <&ssogpio 0 0>;
		intel,led-pin = <0>;
	};

	led1: led1 {
		label = "led1:green:gphy";
		led-gpio = <&ssogpio 1 0>;
		intel,led-pin = <1>;
	};

	led4: led4 {
		label = "led4:green:gphy";
		led-gpio = <&ssogpio 4 0>;
		intel,led-pin = <4>;
	};

	led5: led5 {
		label = "led5:green:dect";
		led-gpio = <&ssogpio 5 0>;
		intel,led-pin = <5>;
	};

	led6: led6 {
		label = "led6:green:wifi5g";
		led-gpio = <&ssogpio 6 0>;
		intel,led-pin = <6>;
	};

	led7: led7 {
		label = "led7:green:f24s_power";
		led-gpio = <&ssogpio 7 0>;
		intel,sso-brightness= <0x255>;
		intel,led-pin = <7>;
	};

	led8: led8 {
		label = "led8:green:voip0";
		led-gpio = <&ssogpio 8 0>;
		intel,led-pin = <8>;
	};

	led9: led9 {
		label = "led9:green:lte";
		led-gpio = <&ssogpio 9 0>;
		intel,led-pin = <9>;
	};

	led10: led10 {
		label = "led10:green:wifi2g";
		led-gpio = <&ssogpio 10 0>;
		intel,led-pin = <10>;
	};

	led11: led11 {
		label = "led11:green:Internet";
		led-gpio = <&ssogpio 11 0>;
		intel,led-pin = <11>;
	};

	wifi_disable_0: wifi_disable_0 {
		label = "wifi0:green";
		led-gpio = <&ssogpio 12 0>;
		intel,led-pin = <12>;
		intel,sso-brightness=<0x00>;
	};

	led13: led13 {
		label = "led13:red:power";
		led-gpio = <&ssogpio 13 0>;
		intel,led-pin = <13>;
		intel,sso-brightness = <0x00>;
	};

	led14: led14 {
		label = "led14:blue:power";
		led-gpio = <&ssogpio 14 0>;
		intel,led-pin = <14>;
		intel,sso-brightness = <0x00>;
	};

	led15: led15 {
		label = "led15:green:power";
		led-gpio = <&ssogpio 15 0>;
		intel,led-pin = <15>;
		intel,sso-brightness = <0x00>;
	};

	wifi_disable_1: wifi_disable_1 {
		label = "wifi1:green";
		led-gpio = <&ssogpio 16 0>;
		intel,led-pin = <16>;
		intel,sso-brightness=<0x00>;
	};

	wifi_disable_2: wifi_disable_2 {
		label = "wifi2:green";
		led-gpio = <&ssogpio 17 0>;
		intel,led-pin = <17>;
		intel,sso-brightness=<0x00>;
	};

	led18: led18 {
		label = "led18:green:24g_act_led";
		led-gpio = <&ssogpio 18 0>;
		intel,led-pin = <18>;
		intel,sso-brightness=<0x0>;
	};

	led19: led19 {
		label = "led19:green:5gl_led";
		led-gpio = <&ssogpio 19 0>;
		intel,led-pin = <19>;
		intel,sso-brightness=<0x0>;
	};

	led20: led20 {
		label = "led20:green:5gh_led";
		led-gpio = <&ssogpio 20 0>;
		intel,led-pin = <20>;
		intel,sso-brightness=<0x0>;
	};

	led21: led21 {
		label = "led21:green:lan_act_led";
		led-gpio = <&ssogpio 21 0>;
		intel,led-pin = <21>;
		intel,sso-brightness=<0x0>;
	};

	led22: led22 {
		label = "led22:green:wan_status_led";
		led-gpio = <&ssogpio 22 0>;
		intel,led-pin = <22>;
		intel,sso-brightness=<0x0>;
	};
	
	led23: led23 {
		label = "led23:green:power_led";
		led-gpio = <&ssogpio 23 0>;
		intel,led-pin = <23>;
		linux,default-trigger = "timer";
		intel,sso-brightness=<0x255>;
	};
};

/******************************************************************************
** Board configuration: Enable CoC power managment board feature  
******************************************************************************/
&pinctrl_i2c0 {
			status="ok";
};

&cpu0 {
	cpu-supply = <&buck1_reg>;
};

&i2c {
	status = "ok";
	ina219@40 {
		compatible = "ti,ina219";
		reg = <0x40>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0F80>;
		rail-name = "PWR_12V";
		};

	ina219@41 {
		compatible = "ti,ina219";
		reg = <0x41>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0EE5>;
		rail-name = "3V3";
		};

	ina219@42 {
		compatible = "ti,ina219";
		reg = <0x42>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0EE5>;
		rail-name = "1V0_WAN";
		};

	ina219@43 {
		compatible = "ti,ina219";
		reg = <0x43>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0EE5>;
		rail-name = "1V1_WAN";
		};

	ina219@44 {
		compatible = "ti,ina219";
		reg = <0x44>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0EE5>;
		rail-name = "1V5_CON1_2";
		};

	ina219@45 {
		compatible = "ti,ina219";
		reg = <0x45>;
		shunt-resistor = <10000>;
		config = <0x01FF>;
		calibration = <0x0EE5>;
		rail-name = "3V3_CON1_2";
		};

	dcdc:tps65273@62 {
		status = "ok";
		compatible = "ti,tps65273";
		reg = <0x62>;

		regulators {
			buck1_reg: BUCK1 {
				regulator-name = "1V15VDD";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1200000>;
				regulator-microvolt-offset = <0>;
				vout-slew-rate = <0>;
				vout-psm-mode  = <0>;
				vout-init-selector = <47>; /*0x2F - 1150000 uV*/
			};

			buck2_reg: BUCK2 {
				regulator-name = "1V15VDD-shared";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <1200000>;
				regulator-microvolt-offset = <0>;
				vout-slew-rate = <0>; 
				vout-psm-mode  = <0>;
				vout-init-selector = <47>; /*0x2F - 1150000 uV*/
			};
		};
	};
};

/******************************************************************************
** Board configuration: Configure LAN/WAN interfaces  
******************************************************************************/
&eth {
	status = "ok";

	lan0: interface@0 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <1>;
		intel,dp-dev-port = <1>;
		intel,dp-port-id = <1>;

		ethernet@1 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <1>;
			phy-mode = "rgmii";
		};
	};

	lan1: interface@1 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <1>;
		intel,dp-dev-port = <2>;
		intel,dp-port-id = <2>;

		ethernet@1 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <2>;
			interrupt-parent = <&gic>;
			interrupts = <0 112 4>;
			phy-mode = "rgmii";
			phy-handle = <&phy2>;
		};
	};

	lan2: interface@2 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <2>;
		intel,dp-dev-port = <3>;
		intel,dp-port-id = <3>;

		ethernet@2 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <3>;
			interrupt-parent = <&gic>;
			interrupts = <0 113 4>;
			phy-mode = "rgmii";
			phy-handle = <&phy3>;
		};
	};

	lan3: interface@3 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <3>;
		intel,dp-dev-port = <4>;
		intel,dp-port-id = <4>;

		ethernet@3 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <4>;
			interrupt-parent = <&gic>;
			interrupts = <0 126 4>;
			phy-mode = "rgmii";
			phy-handle = <&phy4>;
		};
	};

	lan4: interface@4 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <4>;
		intel,dp-dev-port = <5>;
		intel,dp-port-id = <5>;

		ethernet@4 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <5>;
			interrupt-parent = <&gic>;
			interrupts = <0 127 4>;
			phy-mode = "rgmii";
			phy-handle = <&phy5>;
		};
	};

	lan5: interface@5 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <5>;
		intel,dp-dev-port = <6>;
		intel,dp-port-id = <6>;

		ethernet@4 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <7>;
		};
	};

	wan: interface@6 {
		compatible = "lantiq,xrx500-pdi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <6>;
		lantiq,wan = <1>;
		intel,dp-dev-port = <15>;
		intel,dp-port-id = <15>;

		ethernet@6 {
			compatible = "lantiq,xrx500-pdi-port";
			reg = <1>;
			interrupt-parent = <&gic>;
			interrupts = <0 111 4>;
			phy-mode = "rgmii";
			phy-handle = <&phy1>;
		};
	};
};
/******************************************************************************
** Board configuration: Configure SLIC220 Voice configuration  
******************************************************************************/
&ssc0 {			
	vcodec@5 {				
		slic: slic@0 {
			compatible = "lantiq,slic200";
			dcdc_type = "CIFB";
		};
	};
};

