ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\Synpwrap.exe -rem -e SPI_to_RGBMatrixPanel -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.0.00.17.20.15

Done sucessfully with exit code 0.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.1
#Hostname: SPEEDY

#Implementation: hardware

$ Start of Compile
#Mon Jan 11 00:28:22 2016

Synopsys Verilog Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\umr_capim.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\ispLEVER_Classic2_0\synpbase\lib\vlog\hypermods.v"
@I::"C:\ispLEVER_Classic2_0\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"D:\projects\rgbmatrixpanel_cpld\hardware\rgbmatrixpanel_cpld.h"
@I::"D:\projects\rgbmatrixpanel_cpld\hardware\spi_to_rgbmatrixpanel.v"
Verilog syntax check successful!
File D:\projects\rgbmatrixpanel_cpld\hardware\spi_to_rgbmatrixpanel.v changed - recompiling
Selecting top level module SPI_to_RGBMatrixPanel
@N: CG364 :"D:\projects\rgbmatrixpanel_cpld\hardware\spi_to_rgbmatrixpanel.v":1:7:1:27|Synthesizing module SPI_to_RGBMatrixPanel

@A: CL282 :"D:\projects\rgbmatrixpanel_cpld\hardware\spi_to_rgbmatrixpanel.v":46:4:46:9|Feedback mux created for signal row_inc_needed -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 11 00:28:22 2016

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
File D:\projects\rgbmatrixpanel_cpld\hardware\synwork\SPI_to_RGBMatrixPanel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 11 00:28:23 2016

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe @0616.rsp'
Original: 'edif2blf -edf SPI_to_RGBMatrixPanel.edi -out SPI_to_RGBMatrixPanel.bl0 -err automake.err -log SPI_to_RGBMatrixPanel.log -prj rgbmatrixpanel_cpld -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -...'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit SPI_to_RGBMatrixPanel
    Number of input ports   : 3
    Number of output ports  : 4
    Number of bidir ports   : 0
    Number of instances     : 62
    Number of nets          : 65

No design errors found in circuit SPI_to_RGBMatrixPanel

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe SPI_to_RGBMatrixPanel.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file SPI_to_RGBMatrixPanel.bl0...
Writing Open-ABEL 2 (BLIF) file SPI_to_RGBMatrixPanel.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblflink.exe "SPI_to_RGBMatrixPanel.bl1" -o "rgbmatrixpanel_cpld.bl2" -omod "rgbmatrixpanel_cpld" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'SPI_to_RGBMatrixPanel.bl1'

Hierarchical BLIF: 'rgbmatrixpanel_cpld.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\impsrc.exe -gui -prj rgbmatrixpanel_cpld -lci rgbmatrixpanel_cpld.lct -log rgbmatrixpanel_cpld.imp -err automake.err -tti rgbmatrixpanel_cpld.bl2 -dir d:\projects\rgbmatrixpanel_cpld\hardware'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci rgbmatrixpanel_cpld.lct -blifopt rgbmatrixpanel_cpld.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe rgbmatrixpanel_cpld.bl2 -sweep -mergefb -err automake.err -o rgbmatrixpanel_cpld.bl3 @rgbmatrixpanel_cpld.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file rgbmatrixpanel_cpld.bl2...
Merging feedbacks...
Note 13707: Node rgbs_i_6__n is collapsed...
Note 13707: Node counter_i_2__n is collapsed...
Note 13707: Node row_inc_needed_i_m_i is collapsed...
Note 13707: Node counter_i_1__n is collapsed...
Note 13707: Node rgbs_i_7__n is collapsed...
Note 13707: Node rowe_i is collapsed...
Note 13707: Node reset_c is collapsed...
Note 13707: Node counter_i_0__n is collapsed...
Note 13707: Node latch_needed_1_sqmuxa is collapsed...
Note 13707: Node counter_n1 is collapsed...
Note 13707: Node counter_n2 is collapsed...
Note 13707: Node row_n1 is collapsed...
Note 13707: Node clk_out5_1 is collapsed...
Note 13707: Node row_inc_needed_i_m is collapsed...
Note 13707: Node counter_c1 is collapsed...
Note 13707: Node row_n2 is collapsed...
Note 13707: Node row_n3 is collapsed...
Note 13707: Node row_c2 is collapsed...
Note 13707: Node clk_i is collapsed...
Note 13707: Node row_c1 is collapsed...
Note 13707: Node reset_i is collapsed...
Note 13707: Node clk_c is collapsed...
Note 13707: Node clk_out5 is collapsed...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
Note    0: Estimated (clusters + macrocells): 31, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file rgbmatrixpanel_cpld.bl3...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci rgbmatrixpanel_cpld.lct -dev lc4k -diofft rgbmatrixpanel_cpld.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mdiofft.exe rgbmatrixpanel_cpld.bl3 -family AMDMACH -idev van -o rgbmatrixpanel_cpld.bl4 -oxrf rgbmatrixpanel_cpld.xrf -err automake.err @rgbmatrixpanel_cpld.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Input file: rgbmatrixpanel_cpld.bl3.
Output file: rgbmatrixpanel_cpld.bl4.
Cross reference file: rgbmatrixpanel_cpld.xrf.

.......................................................................
........................
Shortening signal names...
Writing signal name cross reference file rgbmatrixpanel_cpld.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci rgbmatrixpanel_cpld.lct -dev lc4k -prefit rgbmatrixpanel_cpld.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp rgbmatrixpanel_cpld.bl4 -out rgbmatrixpanel_cpld.bl5 -err automake.err -log rgbmatrixpanel_cpld.log -mod SPI_to_RGBMatrixPanel @rgbmatrixpanel_cpld.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Mon Jan 11 00:28:27 2016

C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp rgbmatrixpanel_cpld.bl4 -out rgbmatrixpanel_cpld.bl5 -err automake.err -log rgbmatrixpanel_cpld.log -mod SPI_to_RGBMatrixPanel @rgbmatrixpanel_cpld.l0 -gui -sc 
Number of pins (IO)    :    17
Number of outputs (MC) :    19
Number of registers    :    19
Number of logic pterms :    29
C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\lpf4k.exe @"rgbmatrixpanel_cpld.rs2"'

Project 'rgbmatrixpanel_cpld' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\tda.exe -i rgbmatrixpanel_cpld.bl5 -o rgbmatrixpanel_cpld.tda -lci rgbmatrixpanel_cpld.lct -dev m4s_32_30 -family lc4k -mod SPI_to_RGBMatrixPanel -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\synsvf.exe -exe "C:\ispLEVER_Classic2_0\ispvmsystem/ispufw" -prj rgbmatrixpanel_cpld -if rgbmatrixpanel_cpld.jed -j2s -log rgbmatrixpanel_cpld.svl -gui'

Need not generate svf file according to the constraints, exit
Done: completed successfully.
