TimeQuest Timing Analyzer report for DDS
Thu Aug 02 13:58:39 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'clk_25'
 13. Slow Model Setup: 'clk_system'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'dds_step_to_next_freq_sampled'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'dds_step_to_next_freq_sampled'
 20. Slow Model Hold: 'dds_ram_wrclock'
 21. Slow Model Minimum Pulse Width: 'clk_system'
 22. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 23. Slow Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 24. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 25. Slow Model Minimum Pulse Width: 'clk_25'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 38. Fast Model Setup: 'dds_ram_wrclock'
 39. Fast Model Setup: 'clk_25'
 40. Fast Model Setup: 'clk_system'
 41. Fast Model Setup: 'dds_step_to_next_freq_sampled'
 42. Fast Model Hold: 'clk_25'
 43. Fast Model Hold: 'clk_system'
 44. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 45. Fast Model Hold: 'dds_step_to_next_freq_sampled'
 46. Fast Model Hold: 'dds_ram_wrclock'
 47. Fast Model Minimum Pulse Width: 'clk_system'
 48. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 49. Fast Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'
 50. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 51. Fast Model Minimum Pulse Width: 'clk_25'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; dds_step_to_next_freq_sampled   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_step_to_next_freq_sampled }   ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 147.23 MHz ; 147.23 MHz      ; clk_25                          ;                                                       ;
; 223.86 MHz ; 223.86 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                       ;
; 316.06 MHz ; 210.08 MHz      ; clk_system                      ; limit due to high minimum pulse width violation (tch) ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)  ;
; 504.29 MHz ; 500.0 MHz       ; dds_step_to_next_freq_sampled   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -6.029 ; -196.506      ;
; clk_25                          ; -4.285 ; -172.930      ;
; clk_system                      ; -2.164 ; -220.583      ;
; dds_ram_wrclock                 ; -1.915 ; -122.882      ;
; dds_step_to_next_freq_sampled   ; -0.983 ; -5.120        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.208 ; -2.208        ;
; clk_system                      ; -2.012 ; -2.012        ;
; PLL|altpll_component|pll|clk[0] ; 0.057  ; 0.000         ;
; dds_step_to_next_freq_sampled   ; 0.391  ; 0.000         ;
; dds_ram_wrclock                 ; 0.892  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -555.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; dds_step_to_next_freq_sampled   ; -0.500 ; -9.000        ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.029 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.986      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -6.020 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.977      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.921 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.878      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.912 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.869      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[7]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[5]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[9]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[10]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[11]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[13]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[15]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.883 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.840      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.875 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.838      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.866 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.073     ; 4.829      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[7]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[5]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[9]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[10]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[11]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[13]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[15]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.775 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 4.732      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.747 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 4.690      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
; -5.741 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 4.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.285 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.519      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.129 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.208      ; 5.373      ;
; -4.099 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.319      ;
; -4.099 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.319      ;
; -4.099 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.319      ;
; -4.099 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.319      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.176      ; 5.293      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.194      ; 5.311      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.194      ; 5.311      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.194      ; 5.311      ;
; -4.081 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.194      ; 5.311      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.080 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.198      ; 5.314      ;
; -4.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.304      ;
; -4.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.304      ;
; -4.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.304      ;
; -4.077 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.304      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.294      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.294      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.294      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.294      ;
; -4.068 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.294      ;
; -4.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.201      ; 5.296      ;
; -4.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.201      ; 5.296      ;
; -4.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.201      ; 5.296      ;
; -4.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.201      ; 5.296      ;
; -4.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.286      ;
; -4.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.286      ;
; -4.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.286      ;
; -4.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.286      ;
; -4.050 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.286      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.046 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.187      ; 5.269      ;
; -4.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[1]       ; clk_system   ; clk_25      ; 1.000        ; 0.194      ; 5.275      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.044 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.280      ;
; -4.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[0]  ; clk_system   ; clk_25      ; 1.000        ; 0.199      ; 5.275      ;
; -4.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.199      ; 5.275      ;
; -4.040 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.199      ; 5.275      ;
; -4.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.252      ;
; -4.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.252      ;
; -4.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.252      ;
; -4.032 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.184      ; 5.252      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.026 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.210      ; 5.272      ;
; -4.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[0]  ; clk_system   ; clk_25      ; 1.000        ; 0.209      ; 5.267      ;
; -4.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.209      ; 5.267      ;
; -4.022 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.209      ; 5.267      ;
; -4.010 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.237      ;
; -4.010 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.237      ;
; -4.010 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.237      ;
; -4.010 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.191      ; 5.237      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.227      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.227      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.227      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.227      ;
; -4.001 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.190      ; 5.227      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.999 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.193      ; 5.228      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
; -3.977 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.200      ; 5.213      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.026     ; 3.103      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.477 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.310      ; 2.252      ;
; -1.476 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.310      ; 2.251      ;
; -1.465 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 2.228      ;
; -1.384 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 2.153      ;
; -1.326 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 2.105      ;
; -1.302 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 2.081      ;
; -1.267 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.310      ; 2.042      ;
; -1.254 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.310      ; 2.029      ;
; -1.253 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 2.022      ;
; -1.241 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 2.020      ;
; -1.241 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 2.010      ;
; -1.234 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 2.013      ;
; -1.219 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.988      ;
; -1.219 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.988      ;
; -1.213 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.304      ; 1.982      ;
; -1.195 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.310      ; 1.970      ;
; -1.181 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.954      ;
; -1.173 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.946      ;
; -1.155 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.934      ;
; -1.125 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.898      ;
; -1.110 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.873      ;
; -1.072 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.861      ;
; -1.063 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.319      ; 1.847      ;
; -1.057 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.850      ;
; -1.054 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 1.813      ;
; -1.050 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.839      ;
; -1.040 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 1.799      ;
; -1.019 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.326      ; 1.810      ;
; -1.010 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.784      ;
; -1.000 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.320      ; 1.785      ;
; -0.999 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.773      ;
; -0.992 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.288      ; 1.745      ;
; -0.976 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.755      ;
; -0.971 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.744      ;
; -0.968 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.741      ;
; -0.948 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.303      ; 1.716      ;
; -0.944 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.308      ; 1.717      ;
; -0.929 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.320      ; 1.714      ;
; -0.926 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.683      ;
; -0.925 ; dds_ram_data_in[15]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.293      ; 1.683      ;
; -0.919 ; dds_ram_data_in[14]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.293      ; 1.677      ;
; -0.911 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.318      ; 1.694      ;
; -0.910 ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.292      ; 1.667      ;
; -0.860 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.623      ;
; -0.829 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.624      ;
; -0.827 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.605      ;
; -0.820 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.613      ;
; -0.814 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.577      ;
; -0.812 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.320      ; 1.597      ;
; -0.810 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.573      ;
; -0.807 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.596      ;
; -0.797 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.592      ;
; -0.793 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.588      ;
; -0.789 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.567      ;
; -0.789 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.584      ;
; -0.788 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 1.547      ;
; -0.787 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.576      ;
; -0.785 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.559      ;
; -0.785 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.294      ; 1.544      ;
; -0.783 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.546      ;
; -0.782 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.560      ;
; -0.781 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.574      ;
; -0.780 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.569      ;
; -0.778 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.320      ; 1.563      ;
; -0.773 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.298      ; 1.536      ;
; -0.773 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.326      ; 1.564      ;
; -0.773 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.326      ; 1.564      ;
; -0.772 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.565      ;
; -0.770 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.548      ;
; -0.770 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.548      ;
; -0.767 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.556      ;
; -0.764 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.553      ;
; -0.764 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.326      ; 1.555      ;
; -0.761 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.550      ;
; -0.758 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.313      ; 1.536      ;
; -0.758 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.532      ;
; -0.753 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.309      ; 1.527      ;
; -0.752 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.324      ; 1.541      ;
; -0.751 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.544      ;
; -0.746 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.320      ; 1.531      ;
; -0.741 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.328      ; 1.534      ;
; -0.739 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.534      ;
; -0.734 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.330      ; 1.529      ;
; -0.628 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.314      ; 1.407      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.983 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 2.019      ;
; -0.946 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.982      ;
; -0.912 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.948      ;
; -0.896 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.932      ;
; -0.875 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.911      ;
; -0.873 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.909      ;
; -0.852 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.888      ;
; -0.841 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.877      ;
; -0.841 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.877      ;
; -0.825 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.861      ;
; -0.804 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.840      ;
; -0.802 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.838      ;
; -0.781 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.817      ;
; -0.770 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.806      ;
; -0.754 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.790      ;
; -0.731 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.767      ;
; -0.710 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.746      ;
; -0.699 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.735      ;
; -0.682 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.718      ;
; -0.645 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.681      ;
; -0.611 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.647      ;
; -0.595 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.631      ;
; -0.574 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.610      ;
; -0.572 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.608      ;
; -0.540 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.576      ;
; -0.540 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.576      ;
; -0.528 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.564      ;
; -0.503 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.539      ;
; -0.501 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.537      ;
; -0.469 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.505      ;
; -0.469 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.505      ;
; -0.457 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.493      ;
; -0.432 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.468      ;
; -0.430 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.466      ;
; -0.418 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.454      ;
; -0.234 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.270      ;
; -0.212 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.248      ;
; -0.083 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.119      ;
; -0.082 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.118      ;
; -0.080 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.116      ;
; -0.071 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.107      ;
; -0.049 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.085      ;
; -0.047 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.083      ;
; -0.035 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 1.071      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.208 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.349      ; 0.657      ;
; -1.708 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.349      ; 0.657      ;
; 0.391  ; count[3]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[2]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[1]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[0]                                                                                                        ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[3]                                                                                        ; \process_6:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_6:main_count[2]                                                                                        ; \process_6:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                                                                                                       ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]                                                                                                ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0                                                                                                ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0                                                                                              ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0                                                                                                   ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.517  ; main_frequency_var[13]                                                                                          ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.783      ;
; 0.533  ; int_bit_count[0]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.536  ; int_bit_count[0]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.802      ;
; 0.566  ; count[0]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.832      ;
; 0.570  ; count[0]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.836      ;
; 0.570  ; count[0]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.836      ;
; 0.575  ; count[0]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.841      ;
; 0.653  ; main_frequency_var[0]                                                                                           ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.919      ;
; 0.656  ; main_frequency_var[11]                                                                                          ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.922      ;
; 0.666  ; main_frequency_var[2]                                                                                           ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.932      ;
; 0.667  ; main_frequency_var[4]                                                                                           ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.933      ;
; 0.716  ; main_frequency_var[10]                                                                                          ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.982      ;
; 0.732  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ; main_frequency_var[8]    ; clk_system   ; clk_25      ; 0.000        ; 0.180      ; 1.178      ;
; 0.733  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ; main_frequency_var[12]   ; clk_system   ; clk_25      ; 0.000        ; 0.181      ; 1.180      ;
; 0.739  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[25]   ; clk_system   ; clk_25      ; 0.000        ; 0.180      ; 1.185      ;
; 0.760  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ; main_frequency_var[21]   ; clk_system   ; clk_25      ; 0.000        ; 0.179      ; 1.205      ;
; 0.791  ; main_frequency_var[3]                                                                                           ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.057      ;
; 0.795  ; main_frequency_var[16]                                                                                          ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; main_frequency_var[5]                                                                                           ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; main_frequency_var[1]                                                                                           ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; main_frequency_var[19]                                                                                          ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; main_frequency_var[14]                                                                                          ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; main_frequency_var[17]                                                                                          ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; main_frequency_var[21]                                                                                          ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.067      ;
; 0.806  ; main_frequency_var[23]                                                                                          ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; main_frequency_var[8]                                                                                           ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.073      ;
; 0.809  ; main_frequency_var[26]                                                                                          ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.075      ;
; 0.822  ; count[1]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.088      ;
; 0.828  ; main_frequency_var[15]                                                                                          ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; main_frequency_var[9]                                                                                           ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.095      ;
; 0.831  ; count[2]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; main_frequency_var[20]                                                                                          ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.097      ;
; 0.838  ; main_frequency_var[12]                                                                                          ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; main_frequency_var[18]                                                                                          ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; int_bit_count[1]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; main_frequency_var[29]                                                                                          ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.852  ; main_frequency_var[25]                                                                                          ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.117      ;
; 0.873  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[27]   ; clk_system   ; clk_25      ; 0.000        ; 0.177      ; 1.316      ;
; 0.876  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[9]    ; clk_system   ; clk_25      ; 0.000        ; 0.180      ; 1.322      ;
; 0.878  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[61] ; main_frequency_var[29]   ; clk_system   ; clk_25      ; 0.000        ; 0.181      ; 1.325      ;
; 0.914  ; command_count[2]                                                                                                ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.179      ;
; 0.920  ; command_count[2]                                                                                                ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.185      ;
; 0.920  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[60] ; main_frequency_var[28]   ; clk_system   ; clk_25      ; 0.000        ; 0.181      ; 1.367      ;
; 0.921  ; command_count[2]                                                                                                ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.186      ;
; 0.926  ; command_count[2]                                                                                                ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.191      ;
; 0.926  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; main_frequency_var[22]   ; clk_system   ; clk_25      ; 0.000        ; 0.180      ; 1.372      ;
; 0.928  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ; main_frequency_var[24]   ; clk_system   ; clk_25      ; 0.000        ; 0.180      ; 1.374      ;
; 0.928  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; main_frequency_var[20]   ; clk_system   ; clk_25      ; 0.000        ; 0.179      ; 1.373      ;
; 0.935  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; main_frequency_var[13]   ; clk_system   ; clk_25      ; 0.000        ; 0.181      ; 1.382      ;
; 0.943  ; count[4]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.209      ;
; 0.974  ; main_frequency_var[30]                                                                                          ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.240      ;
; 1.000  ; command_count[1]                                                                                                ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.269      ;
; 1.002  ; command_count[0]                                                                                                ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.270      ;
; 1.003  ; command_count[1]                                                                                                ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.272      ;
; 1.009  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[4]    ; clk_system   ; clk_25      ; 0.000        ; 0.185      ; 1.460      ;
; 1.011  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[2]    ; clk_system   ; clk_25      ; 0.000        ; 0.200      ; 1.477      ;
; 1.027  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ; main_frequency_var[10]   ; clk_system   ; clk_25      ; 0.000        ; 0.178      ; 1.471      ;
; 1.029  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; main_frequency_var[6]    ; clk_system   ; clk_25      ; 0.000        ; 0.184      ; 1.479      ;
; 1.037  ; \process_6:main_count[3]                                                                                        ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.306      ;
; 1.037  ; \process_6:main_count[3]                                                                                        ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.306      ;
; 1.037  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26]   ; clk_system   ; clk_25      ; 0.000        ; 0.177      ; 1.480      ;
; 1.038  ; \process_6:main_count[3]                                                                                        ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.307      ;
; 1.038  ; \process_6:main_count[3]                                                                                        ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.307      ;
; 1.038  ; main_frequency_var[31]                                                                                          ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; -0.006     ; 1.298      ;
; 1.054  ; count[1]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.320      ;
; 1.066  ; data_bit_count[5]                                                                                               ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.332      ;
; 1.080  ; sub_count                                                                                                       ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.345      ;
; 1.083  ; \process_6:main_count[0]                                                                                        ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 1.340      ;
; 1.117  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ; main_frequency_var[18]   ; clk_system   ; clk_25      ; 0.000        ; 0.201      ; 1.584      ;
; 1.126  ; \process_6:main_count[0]                                                                                        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.384      ;
; 1.126  ; \process_6:main_count[0]                                                                                        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.384      ;
; 1.131  ; main_frequency_var[27]                                                                                          ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.389      ;
; 1.133  ; \process_6:main_count[0]                                                                                        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.391      ;
; 1.135  ; \process_6:main_count[0]                                                                                        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.393      ;
; 1.136  ; \process_6:main_count[0]                                                                                        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.394      ;
; 1.136  ; \process_6:main_count[0]                                                                                        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 1.394      ;
; 1.149  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[5]    ; clk_system   ; clk_25      ; 0.000        ; 0.185      ; 1.600      ;
; 1.151  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]    ; clk_system   ; clk_25      ; 0.000        ; 0.200      ; 1.617      ;
; 1.154  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]    ; clk_system   ; clk_25      ; 0.000        ; 0.184      ; 1.604      ;
; 1.156  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ; main_frequency_var[19]   ; clk_system   ; clk_25      ; 0.000        ; 0.201      ; 1.623      ;
; 1.166  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[11]   ; clk_system   ; clk_25      ; 0.000        ; 0.178      ; 1.610      ;
; 1.179  ; command_count[2]                                                                                                ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.447      ;
; 1.180  ; command_count[2]                                                                                                ; instruction[2]           ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 1.448      ;
; 1.195  ; command_count[5]                                                                                                ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.461      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                                                                                                                                                    ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -2.012 ; dds_ram_wrclock       ; dds_ram_wrclock                                                                                                                          ; dds_ram_wrclock               ; clk_system  ; 0.000        ; 2.153      ; 0.657      ;
; -1.512 ; dds_ram_wrclock       ; dds_ram_wrclock                                                                                                                          ; dds_ram_wrclock               ; clk_system  ; -0.500       ; 2.153      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en                                                                                                                           ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.446  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 0.996      ;
; 0.527  ; write_ram_address[0]  ; dds_ram_wraddress[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; write_ram_address[10] ; dds_ram_wraddress[10]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; write_ram_address[10] ; write_ram_address[10]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.797      ;
; 0.550  ; count_serial[0]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.816      ;
; 0.550  ; count_serial[0]       ; count_serial[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.816      ;
; 0.555  ; count_serial[0]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.821      ;
; 0.559  ; ram_process_count[3]  ; dds_ram_wren                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.825      ;
; 0.638  ; count_serial[3]       ; LED_LE~reg0                                                                                                                              ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.904      ;
; 0.664  ; write_ram_address[2]  ; dds_ram_wraddress[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.930      ;
; 0.678  ; write_ram_address[7]  ; dds_ram_wraddress[7]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.944      ;
; 0.679  ; write_ram_address[3]  ; dds_ram_wraddress[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.945      ;
; 0.679  ; count_serial[3]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.945      ;
; 0.684  ; ram_process_count[0]  ; ram_process_count[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.950      ;
; 0.718  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 1.268      ;
; 0.725  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 1.275      ;
; 0.728  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 1.278      ;
; 0.731  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 1.281      ;
; 0.735  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.316      ; 1.285      ;
; 0.735  ; ram_process_count[2]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.001      ;
; 0.748  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.304      ;
; 0.754  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.289      ;
; 0.761  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.322      ;
; 0.769  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.334      ;
; 0.776  ; ram_process_count[0]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.042      ;
; 0.798  ; write_ram_address[2]  ; write_ram_address[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801  ; write_ram_address[4]  ; write_ram_address[4]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; write_ram_address[6]  ; write_ram_address[6]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.810  ; write_ram_address[8]  ; write_ram_address[8]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; write_ram_address[9]  ; write_ram_address[9]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.076      ;
; 0.834  ; write_ram_address[0]  ; write_ram_address[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.100      ;
; 0.838  ; write_ram_address[1]  ; write_ram_address[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.841  ; write_ram_address[3]  ; write_ram_address[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; write_ram_address[7]  ; write_ram_address[7]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; count_serial[2]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; write_ram_address[5]  ; write_ram_address[5]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.111      ;
; 0.849  ; count_serial[2]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.115      ;
; 0.958  ; write_ram_address[8]  ; dds_ram_wraddress[8]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.220      ;
; 0.967  ; write_ram_address[4]  ; dds_ram_wraddress[4]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.229      ;
; 0.978  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.539      ;
; 0.980  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.536      ;
; 0.981  ; write_ram_address[5]  ; dds_ram_wraddress[5]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.243      ;
; 0.985  ; count_serial[2]       ; LED_SDI[0]~reg0                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.001      ; 1.252      ;
; 0.987  ; write_ram_address[9]  ; dds_ram_wraddress[9]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.249      ;
; 0.993  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.528      ;
; 0.994  ; write_ram_address[1]  ; dds_ram_wraddress[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.256      ;
; 0.995  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.551      ;
; 0.998  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.559      ;
; 0.998  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.559      ;
; 1.001  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.566      ;
; 1.002  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg2 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.569      ;
; 1.004  ; ram_process_count[2]  ; dds_ram_wrclock                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.270      ;
; 1.005  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.540      ;
; 1.007  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.563      ;
; 1.008  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg0 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.575      ;
; 1.011  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.567      ;
; 1.013  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.578      ;
; 1.014  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg1 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.581      ;
; 1.014  ; count_serial[1]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.280      ;
; 1.015  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg4  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.580      ;
; 1.015  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.576      ;
; 1.015  ; count_serial[1]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.281      ;
; 1.016  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg6 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.583      ;
; 1.019  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.575      ;
; 1.019  ; count_serial[1]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.285      ;
; 1.020  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg2  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.555      ;
; 1.020  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.581      ;
; 1.020  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.327      ; 1.581      ;
; 1.020  ; count_serial[3]       ; LED_SDI[0]~reg0                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.001      ; 1.287      ;
; 1.021  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg8 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.588      ;
; 1.023  ; ram_process_count[0]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.289      ;
; 1.025  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.560      ;
; 1.027  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.301      ; 1.562      ;
; 1.027  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg4 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.594      ;
; 1.028  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.322      ; 1.584      ;
; 1.028  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.593      ;
; 1.031  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.596      ;
; 1.034  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg5 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.601      ;
; 1.036  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg8  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.601      ;
; 1.043  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg7 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.333      ; 1.610      ;
; 1.048  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.331      ; 1.613      ;
; 1.048  ; ram_process_count[1]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.314      ;
; 1.072  ; ram_process_count[1]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.338      ;
; 1.094  ; ram_process_count[3]  ; fifo_dds_rd_clk                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.360      ;
; 1.095  ; ram_process_count[2]  ; ram_process_count[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.361      ;
; 1.103  ; write_ram_address[6]  ; dds_ram_wraddress[6]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.004     ; 1.365      ;
; 1.127  ; ram_process_count[2]  ; ram_process_count[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.393      ;
; 1.173  ; ram_process_count[0]  ; fifo_dds_rd_en                                                                                                                           ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.439      ;
; 1.175  ; ram_process_count[0]  ; dds_ram_wrclock                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 1.441      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.057 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.657      ;
; 0.391 ; main_count[2]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[0]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0               ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; main_phase_var[1]             ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.528 ; main_amplitude_var[10]        ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.557 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; -0.500       ; 0.084      ; 0.657      ;
; 0.658 ; main_amplitude_var[11]        ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; main_amplitude_var[13]        ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; main_phase_var[3]             ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; main_count[1]                 ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; main_phase_var[2]             ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; main_amplitude_var[5]         ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.710 ; main_phase_var[12]            ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.976      ;
; 0.781 ; main_count[1]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.047      ;
; 0.782 ; main_count[1]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.784 ; main_count[1]                 ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.050      ;
; 0.790 ; main_count[1]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.790 ; main_count[1]                 ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.792 ; main_count[1]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.798 ; main_count[0]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; main_phase_var[4]             ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; main_amplitude_var[4]         ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; main_amplitude_var[3]         ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; main_amplitude_var[2]         ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.807 ; main_phase_var[0]             ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.823 ; main_count[2]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.089      ;
; 0.827 ; main_count[2]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.830 ; main_count[2]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; main_count[2]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.837 ; main_phase_var[14]            ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.841 ; main_count[1]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; main_phase_var[10]            ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.964 ; main_phase_var[9]             ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.231      ;
; 0.974 ; main_phase_var[11]            ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.240      ;
; 0.974 ; main_phase_var[13]            ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.240      ;
; 0.984 ; main_phase_var[5]             ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 1.022 ; main_count[1]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.287      ;
; 1.022 ; main_count[1]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.287      ;
; 1.025 ; main_count[1]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.290      ;
; 1.025 ; main_count[1]                 ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.290      ;
; 1.048 ; main_count[0]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.314      ;
; 1.049 ; main_count[0]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.049 ; main_count[0]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.315      ;
; 1.049 ; main_phase_var[15]            ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.316      ;
; 1.061 ; main_amplitude_var[8]         ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.328      ;
; 1.061 ; main_amplitude_var[0]         ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.327      ;
; 1.069 ; main_phase_var[6]             ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.336      ;
; 1.072 ; main_amplitude_var[1]         ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.338      ;
; 1.173 ; main_count[1]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.438      ;
; 1.176 ; main_count[1]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.441      ;
; 1.194 ; main_count[1]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.460      ;
; 1.214 ; main_amplitude_var[7]         ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.481      ;
; 1.216 ; main_phase_var[7]             ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.483      ;
; 1.224 ; main_amplitude_var[9]         ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.491      ;
; 1.231 ; main_amplitude_var[6]         ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.498      ;
; 1.243 ; main_phase_var[8]             ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.510      ;
; 1.331 ; main_count[1]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.596      ;
; 1.348 ; main_count[1]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.613      ;
; 1.348 ; main_count[1]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.613      ;
; 1.351 ; \process_1:count[2]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.353 ; main_count[1]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.618      ;
; 1.356 ; main_count[1]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.621      ;
; 1.380 ; \process_1:count[6]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.383 ; \process_1:count[4]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.649      ;
; 1.450 ; \process_1:count[5]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.716      ;
; 1.451 ; \process_1:count[7]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.505 ; \process_1:count[9]           ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.771      ;
; 1.586 ; \process_1:count[9]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.853      ;
; 1.681 ; \process_1:count[5]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.947      ;
; 1.723 ; \process_1:count[8]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.730 ; \process_1:count[5]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.996      ;
; 1.762 ; main_count[2]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.762 ; main_count[2]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.027      ;
; 1.779 ; main_count[0]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.779 ; main_count[0]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.044      ;
; 1.800 ; \process_1:count[2]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.066      ;
; 1.803 ; \process_1:count[7]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.808 ; \process_1:count[3]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.074      ;
; 1.821 ; \process_1:count[0]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.087      ;
; 1.835 ; \process_1:count[0]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.101      ;
; 1.836 ; \process_1:count[0]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.102      ;
; 1.838 ; \process_1:count[4]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.104      ;
; 1.839 ; \process_1:count[0]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.105      ;
; 1.850 ; \process_1:count[1]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.116      ;
; 1.862 ; \process_1:count[9]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.129      ;
; 1.862 ; \process_1:count[9]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.129      ;
; 1.869 ; \process_1:count[1]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.135      ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.657      ;
; 0.805 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.071      ;
; 0.817 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.085      ;
; 0.841 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.107      ;
; 0.850 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.116      ;
; 0.852 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.119      ;
; 0.982 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.248      ;
; 1.004 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.270      ;
; 1.188 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.454      ;
; 1.200 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.466      ;
; 1.202 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.468      ;
; 1.227 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.493      ;
; 1.239 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.505      ;
; 1.271 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.537      ;
; 1.273 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.539      ;
; 1.298 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.564      ;
; 1.310 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.576      ;
; 1.310 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.576      ;
; 1.342 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.608      ;
; 1.344 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.610      ;
; 1.365 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.631      ;
; 1.381 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.647      ;
; 1.415 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.681      ;
; 1.452 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.718      ;
; 1.469 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.735      ;
; 1.480 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.746      ;
; 1.501 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.767      ;
; 1.524 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.790      ;
; 1.540 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.806      ;
; 1.551 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.817      ;
; 1.572 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.838      ;
; 1.574 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.840      ;
; 1.595 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.861      ;
; 1.611 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.877      ;
; 1.611 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.877      ;
; 1.622 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.888      ;
; 1.643 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.909      ;
; 1.645 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.911      ;
; 1.666 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.932      ;
; 1.682 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.948      ;
; 1.716 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 1.982      ;
; 1.753 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 2.019      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.892 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.929      ;
; 0.900 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.937      ;
; 0.900 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 0.937      ;
; 0.930 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 0.983      ;
; 1.160 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 1.197      ;
; 1.181 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.312      ; 1.227      ;
; 1.182 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.312      ; 1.228      ;
; 1.185 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 1.216      ;
; 1.187 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.230      ;
; 1.188 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.237      ;
; 1.189 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.232      ;
; 1.190 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.248      ;
; 1.191 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.297      ; 1.222      ;
; 1.197 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 1.250      ;
; 1.203 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.252      ;
; 1.203 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.252      ;
; 1.207 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 1.260      ;
; 1.215 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 1.268      ;
; 1.217 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.266      ;
; 1.218 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 1.234      ;
; 1.223 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.315      ; 1.272      ;
; 1.227 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.281      ;
; 1.228 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.282      ; 1.244      ;
; 1.239 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.297      ;
; 1.246 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.326      ; 1.306      ;
; 1.251 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 1.304      ;
; 1.252 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.295      ;
; 1.273 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 1.301      ;
; 1.359 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.407      ;
; 1.465 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.529      ;
; 1.470 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.534      ;
; 1.472 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.534      ;
; 1.477 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.531      ;
; 1.482 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.544      ;
; 1.483 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.541      ;
; 1.484 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.527      ;
; 1.489 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.536      ;
; 1.489 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.532      ;
; 1.492 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.550      ;
; 1.495 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.553      ;
; 1.495 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.326      ; 1.555      ;
; 1.498 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.556      ;
; 1.501 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.548      ;
; 1.501 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.548      ;
; 1.503 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.565      ;
; 1.504 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.536      ;
; 1.504 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.326      ; 1.564      ;
; 1.504 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.326      ; 1.564      ;
; 1.509 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.563      ;
; 1.511 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.569      ;
; 1.512 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.574      ;
; 1.513 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.560      ;
; 1.514 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.546      ;
; 1.516 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.559      ;
; 1.516 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 1.544      ;
; 1.518 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.576      ;
; 1.519 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 1.547      ;
; 1.520 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.567      ;
; 1.520 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.584      ;
; 1.524 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.588      ;
; 1.528 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.592      ;
; 1.538 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.596      ;
; 1.541 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.573      ;
; 1.543 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.597      ;
; 1.545 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.577      ;
; 1.551 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.613      ;
; 1.558 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.313      ; 1.605      ;
; 1.560 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.330      ; 1.624      ;
; 1.591 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.623      ;
; 1.641 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.667      ;
; 1.642 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.318      ; 1.694      ;
; 1.650 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 1.677      ;
; 1.656 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.293      ; 1.683      ;
; 1.657 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.292      ; 1.683      ;
; 1.660 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.714      ;
; 1.675 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.717      ;
; 1.679 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.303      ; 1.716      ;
; 1.699 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.741      ;
; 1.702 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.744      ;
; 1.707 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.755      ;
; 1.723 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.288      ; 1.745      ;
; 1.730 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.773      ;
; 1.731 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.320      ; 1.785      ;
; 1.741 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.309      ; 1.784      ;
; 1.750 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.326      ; 1.810      ;
; 1.771 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 1.799      ;
; 1.781 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.839      ;
; 1.785 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.294      ; 1.813      ;
; 1.788 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.328      ; 1.850      ;
; 1.794 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.319      ; 1.847      ;
; 1.803 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.324      ; 1.861      ;
; 1.841 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.298      ; 1.873      ;
; 1.856 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.898      ;
; 1.886 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.314      ; 1.934      ;
; 1.904 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.946      ;
; 1.912 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.308      ; 1.954      ;
; 1.926 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.310      ; 1.970      ;
; 1.944 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.982      ;
; 1.950 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.988      ;
; 1.950 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.304      ; 1.988      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[3]         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 8.207 ; 8.207 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; 7.086 ; 7.086 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; 7.338 ; 7.338 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 7.210 ; 7.210 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.338 ; 7.338 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 7.048 ; 7.048 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 4.412 ; 4.412 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 4.065 ; 4.065 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 3.991 ; 3.991 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 3.862 ; 3.862 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 4.027 ; 4.027 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 3.846 ; 3.846 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 4.093 ; 4.093 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 4.042 ; 4.042 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 4.183 ; 4.183 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 4.052 ; 4.052 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 4.412 ; 4.412 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 3.999 ; 3.999 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 4.211 ; 4.211 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 3.992 ; 3.992 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 3.844 ; 3.844 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 3.851 ; 3.851 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 3.982 ; 3.982 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 7.106 ; 7.106 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 5.925 ; 5.925 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 6.849 ; 6.849 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 7.073 ; 7.073 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 5.893 ; 5.893 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.073 ; 7.073 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.158 ; 6.158 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 6.412 ; 6.412 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -6.815 ; -6.815 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; -4.250 ; -4.250 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; -6.662 ; -6.662 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -6.824 ; -6.824 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -6.952 ; -6.952 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -6.662 ; -6.662 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -3.614 ; -3.614 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -3.835 ; -3.835 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -3.761 ; -3.761 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -3.632 ; -3.632 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -3.797 ; -3.797 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -3.616 ; -3.616 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -3.863 ; -3.863 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -3.812 ; -3.812 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -3.953 ; -3.953 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -3.822 ; -3.822 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -4.182 ; -4.182 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -3.769 ; -3.769 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -3.981 ; -3.981 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -3.762 ; -3.762 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -3.614 ; -3.614 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -3.621 ; -3.621 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -3.752 ; -3.752 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -4.558 ; -4.558 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -4.470 ; -4.470 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -6.463 ; -6.463 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -6.837 ; -6.837 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -6.864 ; -6.864 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -6.463 ; -6.463 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -5.663 ; -5.663 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -5.663 ; -5.663 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -6.843 ; -6.843 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -5.928 ; -5.928 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -6.182 ; -6.182 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.087 ; 4.087 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.385 ; 5.385 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.359 ; 5.359 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.385 ; 5.385 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.263 ; 5.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.244 ; 5.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.092 ; 5.092 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.073 ; 5.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.882 ; 4.882 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.900 ; 4.900 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.653 ; 4.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.442 ; 4.442 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.448 ; 4.448 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.170 ; 4.170 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.189 ; 4.189 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.251 ; 4.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.200 ; 4.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.911 ; 4.911 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.034 ; 7.034 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.050 ; 7.050 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.711 ; 7.711 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.545 ; 7.545 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.344 ; 7.344 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.330 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.926 ; 6.926 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.170 ; 6.170 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.330 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.275 ; 6.275 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.087 ; 4.087 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 4.170 ; 4.170 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.359 ; 5.359 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.385 ; 5.385 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.263 ; 5.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.244 ; 5.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.092 ; 5.092 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.073 ; 5.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.882 ; 4.882 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.900 ; 4.900 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.653 ; 4.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.442 ; 4.442 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.448 ; 4.448 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.170 ; 4.170 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.189 ; 4.189 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.251 ; 4.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.200 ; 4.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.911 ; 4.911 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.034 ; 7.034 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.050 ; 7.050 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.711 ; 7.711 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.545 ; 7.545 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.344 ; 7.344 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.330 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.926 ; 6.926 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.170 ; 6.170 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.330 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.275 ; 6.275 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.260 ; 10.260 ; 10.260 ; 10.260 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.770 ; 10.770 ; 10.770 ; 10.770 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.388 ; 10.388 ; 10.388 ; 10.388 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.898 ; 10.898 ; 10.898 ; 10.898 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.104 ; 10.104 ; 10.104 ; 10.104 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.614 ; 10.614 ; 10.614 ; 10.614 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.273 ; 10.273 ; 10.273 ; 10.273 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.783 ; 10.783 ; 10.783 ; 10.783 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.810 ; 10.810 ; 10.810 ; 10.810 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.907  ; 9.907  ; 9.907  ; 9.907  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.417 ; 10.417 ; 10.417 ; 10.417 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.260 ; 10.260 ; 10.260 ; 10.260 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.770 ; 10.770 ; 10.770 ; 10.770 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.388 ; 10.388 ; 10.388 ; 10.388 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.898 ; 10.898 ; 10.898 ; 10.898 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.104 ; 10.104 ; 10.104 ; 10.104 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.614 ; 10.614 ; 10.614 ; 10.614 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.273 ; 10.273 ; 10.273 ; 10.273 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.783 ; 10.783 ; 10.783 ; 10.783 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.810 ; 10.810 ; 10.810 ; 10.810 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.907  ; 9.907  ; 9.907  ; 9.907  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.417 ; 10.417 ; 10.417 ; 10.417 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; -2.745 ; -89.055       ;
; dds_ram_wrclock                 ; -1.457 ; -38.159       ;
; clk_25                          ; -1.434 ; -54.725       ;
; clk_system                      ; -0.979 ; -65.198       ;
; dds_step_to_next_freq_sampled   ; 0.093  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.199 ; -1.199        ;
; PLL|altpll_component|pll|clk[0] ; 0.209  ; 0.000         ;
; dds_step_to_next_freq_sampled   ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.646  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -1.880 ; -555.840      ;
; dds_ram_wrclock                 ; -1.880 ; -481.280      ;
; dds_step_to_next_freq_sampled   ; -0.500 ; -9.000        ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 19.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.745 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.350      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.740 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.345      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.691 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.296      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.291      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.686 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.295      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.681 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.290      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[7]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[5]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[8]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[9]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[10]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[11]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[13]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_phase_var[15]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[8]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.674 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ; main_amplitude_var[9]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.427     ; 2.279      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[3]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.642 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[2]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.251      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[12]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[14]     ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[11] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[10] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[0]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_phase_var[1]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[12] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.637 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ; main_amplitude_var[13] ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.423     ; 2.246      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[6]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[4]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[2]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_phase_var[3]      ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[0]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[1]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[4]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[5]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[6]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
; -2.631 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ; main_amplitude_var[7]  ; clk_system   ; PLL|altpll_component|pll|clk[0] ; 1.000        ; -1.439     ; 2.224      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.442 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.157      ; 1.098      ;
; -0.415 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 1.079      ;
; -0.413 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 1.077      ;
; -0.375 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 1.035      ;
; -0.360 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 1.027      ;
; -0.345 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 1.012      ;
; -0.329 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 0.989      ;
; -0.318 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.982      ;
; -0.315 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.978      ;
; -0.315 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 0.975      ;
; -0.307 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 0.974      ;
; -0.307 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.971      ;
; -0.305 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 0.965      ;
; -0.304 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 0.971      ;
; -0.302 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 0.962      ;
; -0.300 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.161      ; 0.960      ;
; -0.289 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.953      ;
; -0.281 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 0.948      ;
; -0.275 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.938      ;
; -0.275 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.938      ;
; -0.264 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.915      ;
; -0.238 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.149      ; 0.886      ;
; -0.231 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.149      ; 0.879      ;
; -0.227 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.177      ; 0.903      ;
; -0.225 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.172      ; 0.896      ;
; -0.214 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.179      ; 0.892      ;
; -0.211 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.890      ;
; -0.211 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.145      ; 0.855      ;
; -0.206 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.176      ; 0.881      ;
; -0.203 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.865      ;
; -0.201 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.165      ; 0.865      ;
; -0.190 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.862      ;
; -0.189 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.168      ; 0.856      ;
; -0.187 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.850      ;
; -0.186 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.849      ;
; -0.174 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.159      ; 0.832      ;
; -0.172 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.164      ; 0.835      ;
; -0.157 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.175      ; 0.831      ;
; -0.153 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.804      ;
; -0.150 ; dds_ram_data_in[15]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.162      ; 0.811      ;
; -0.150 ; dds_ram_data_in[1]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.162      ; 0.811      ;
; -0.148 ; dds_ram_data_in[14]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.162      ; 0.809      ;
; -0.145 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.817      ;
; -0.137 ; dds_ram_data_in[0]                                                                                                                      ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.162      ; 0.798      ;
; -0.126 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.807      ;
; -0.123 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.774      ;
; -0.122 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.787      ;
; -0.121 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.772      ;
; -0.119 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.798      ;
; -0.112 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.784      ;
; -0.109 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.149      ; 0.757      ;
; -0.109 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.149      ; 0.757      ;
; -0.109 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.176      ; 0.784      ;
; -0.105 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.756      ;
; -0.105 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.786      ;
; -0.103 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.784      ;
; -0.100 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.781      ;
; -0.099 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.761      ;
; -0.099 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.152      ; 0.750      ;
; -0.098 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.763      ;
; -0.096 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.177      ; 0.772      ;
; -0.095 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.760      ;
; -0.095 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.176      ; 0.770      ;
; -0.094 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.773      ;
; -0.092 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.764      ;
; -0.091 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.179      ; 0.769      ;
; -0.091 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.179      ; 0.769      ;
; -0.089 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.754      ;
; -0.088 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.753      ;
; -0.087 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.766      ;
; -0.087 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.179      ; 0.765      ;
; -0.084 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.177      ; 0.760      ;
; -0.083 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.745      ;
; -0.083 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.176      ; 0.758      ;
; -0.080 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.166      ; 0.745      ;
; -0.079 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.163      ; 0.741      ;
; -0.079 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.176      ; 0.754      ;
; -0.077 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.177      ; 0.753      ;
; -0.075 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.754      ;
; -0.072 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.753      ;
; -0.071 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.180      ; 0.750      ;
; -0.071 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.173      ; 0.743      ;
; -0.067 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.182      ; 0.748      ;
; -0.021 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.169      ; 0.689      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.434 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.603      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.346 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.119      ; 2.497      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.495      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.495      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.495      ;
; -1.337 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.495      ;
; -1.326 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; command_count[1]       ; clk_system   ; clk_25      ; 1.000        ; 0.134      ; 2.492      ;
; -1.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.138      ; 2.493      ;
; -1.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.138      ; 2.493      ;
; -1.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.138      ; 2.493      ;
; -1.323 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.138      ; 2.493      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.316 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.129      ; 2.477      ;
; -1.315 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.473      ;
; -1.315 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.473      ;
; -1.315 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.473      ;
; -1.315 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.126      ; 2.473      ;
; -1.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.478      ;
; -1.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.478      ;
; -1.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.478      ;
; -1.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.478      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.474      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.474      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.474      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.474      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.474      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.311 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.149      ; 2.492      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.303 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.472      ;
; -1.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.144      ; 2.476      ;
; -1.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.144      ; 2.476      ;
; -1.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.144      ; 2.476      ;
; -1.300 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.144      ; 2.476      ;
; -1.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.143      ; 2.472      ;
; -1.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.143      ; 2.472      ;
; -1.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.143      ; 2.472      ;
; -1.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.143      ; 2.472      ;
; -1.297 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.143      ; 2.472      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[21] ; clk_system   ; clk_25      ; 1.000        ; 0.108      ; 2.432      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[20] ; clk_system   ; clk_25      ; 1.000        ; 0.108      ; 2.432      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[17] ; clk_system   ; clk_25      ; 1.000        ; 0.108      ; 2.432      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[16] ; clk_system   ; clk_25      ; 1.000        ; 0.108      ; 2.432      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[23] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.456      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[22] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.456      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[18] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.456      ;
; -1.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[19] ; clk_system   ; clk_25      ; 1.000        ; 0.132      ; 2.456      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.291 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.141      ; 2.464      ;
; -1.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[0]  ; clk_system   ; clk_25      ; 1.000        ; 0.139      ; 2.461      ;
; -1.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.139      ; 2.461      ;
; -1.290 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.139      ; 2.461      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[2]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.452      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[3]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.452      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[4]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.452      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[5]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.452      ;
; -1.289 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ; main_frequency_var[1]  ; clk_system   ; clk_25      ; 1.000        ; 0.131      ; 2.452      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[4]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[3]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[6]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ; command_count[5]       ; clk_system   ; clk_25      ; 1.000        ; 0.137      ; 2.455      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[8]  ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[9]  ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[10] ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[11] ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[25] ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.277 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[24] ; clk_system   ; clk_25      ; 1.000        ; 0.153      ; 2.462      ;
; -1.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[0]  ; clk_system   ; clk_25      ; 1.000        ; 0.151      ; 2.459      ;
; -1.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[26] ; clk_system   ; clk_25      ; 1.000        ; 0.151      ; 2.459      ;
; -1.276 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[27] ; clk_system   ; clk_25      ; 1.000        ; 0.151      ; 2.459      ;
; -1.275 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; command_count[2]       ; clk_system   ; clk_25      ; 1.000        ; 0.133      ; 2.440      ;
; -1.275 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[62] ; command_count[0]       ; clk_system   ; clk_25      ; 1.000        ; 0.133      ; 2.440      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[6]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[7]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[5]  ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg4 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg5 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg8 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ; clk_system   ; clk_system  ; 1.000        ; -0.018     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_step_to_next_freq_sampled'                                                                                                      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.093 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.939      ;
; 0.105 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.927      ;
; 0.128 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.904      ;
; 0.139 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.893      ;
; 0.140 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.892      ;
; 0.142 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.890      ;
; 0.161 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.871      ;
; 0.163 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.869      ;
; 0.163 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.869      ;
; 0.174 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.858      ;
; 0.175 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.857      ;
; 0.177 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.855      ;
; 0.196 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.836      ;
; 0.198 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.834      ;
; 0.209 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.823      ;
; 0.212 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.820      ;
; 0.231 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.801      ;
; 0.233 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.799      ;
; 0.257 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.775      ;
; 0.269 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.763      ;
; 0.292 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.740      ;
; 0.303 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.729      ;
; 0.304 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.728      ;
; 0.306 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.726      ;
; 0.327 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.705      ;
; 0.332 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.700      ;
; 0.339 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.693      ;
; 0.341 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.691      ;
; 0.362 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.670      ;
; 0.367 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.665      ;
; 0.374 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.658      ;
; 0.376 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.656      ;
; 0.382 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.650      ;
; 0.425 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.607      ;
; 0.441 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.591      ;
; 0.502 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.530      ;
; 0.502 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.530      ;
; 0.503 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.529      ;
; 0.507 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.525      ;
; 0.509 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.523      ;
; 0.514 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.518      ;
; 0.520 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.512      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system                                                                                                      ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[3]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[2]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[1]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[0]                                                                                                        ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[3]                                                                                        ; \process_6:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_6:main_count[2]                                                                                        ; \process_6:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                                                                                                       ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]                                                                                                ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0                                                                                                ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0                                                                                              ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0                                                                                                   ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; main_frequency_var[13]                                                                                          ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.389      ;
; 0.245  ; int_bit_count[0]                                                                                                ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247  ; int_bit_count[0]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.399      ;
; 0.265  ; count[0]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.417      ;
; 0.270  ; count[0]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.422      ;
; 0.270  ; count[0]                                                                                                        ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.422      ;
; 0.274  ; count[0]                                                                                                        ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.426      ;
; 0.291  ; main_frequency_var[0]                                                                                           ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.443      ;
; 0.296  ; main_frequency_var[11]                                                                                          ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.448      ;
; 0.297  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ; main_frequency_var[8]    ; clk_system   ; clk_25      ; 0.000        ; 0.125      ; 0.574      ;
; 0.298  ; main_frequency_var[2]                                                                                           ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.450      ;
; 0.299  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ; main_frequency_var[12]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.575      ;
; 0.301  ; main_frequency_var[4]                                                                                           ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.453      ;
; 0.301  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[57] ; main_frequency_var[25]   ; clk_system   ; clk_25      ; 0.000        ; 0.125      ; 0.578      ;
; 0.316  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ; main_frequency_var[21]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.592      ;
; 0.341  ; main_frequency_var[10]                                                                                          ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.493      ;
; 0.358  ; main_frequency_var[21]                                                                                          ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; main_frequency_var[3]                                                                                           ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; main_frequency_var[5]                                                                                           ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; main_frequency_var[19]                                                                                          ; data_to_write[19]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; main_frequency_var[16]                                                                                          ; data_to_write[16]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; main_frequency_var[17]                                                                                          ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; main_frequency_var[26]                                                                                          ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; main_frequency_var[1]                                                                                           ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; main_frequency_var[14]                                                                                          ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.518      ;
; 0.368  ; main_frequency_var[8]                                                                                           ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; main_frequency_var[23]                                                                                          ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; main_frequency_var[20]                                                                                          ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; count[1]                                                                                                        ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; main_frequency_var[15]                                                                                          ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; int_bit_count[1]                                                                                                ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; main_frequency_var[9]                                                                                           ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; count[2]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; main_frequency_var[12]                                                                                          ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.530      ;
; 0.381  ; main_frequency_var[18]                                                                                          ; data_to_write[18]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.533      ;
; 0.383  ; main_frequency_var[25]                                                                                          ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; -0.002     ; 0.533      ;
; 0.383  ; main_frequency_var[29]                                                                                          ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ; main_frequency_var[9]    ; clk_system   ; clk_25      ; 0.000        ; 0.125      ; 0.662      ;
; 0.386  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[61] ; main_frequency_var[29]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.662      ;
; 0.388  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[59] ; main_frequency_var[27]   ; clk_system   ; clk_25      ; 0.000        ; 0.121      ; 0.661      ;
; 0.417  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ; main_frequency_var[2]    ; clk_system   ; clk_25      ; 0.000        ; 0.143      ; 0.712      ;
; 0.418  ; command_count[2]                                                                                                ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.569      ;
; 0.419  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ; main_frequency_var[4]    ; clk_system   ; clk_25      ; 0.000        ; 0.129      ; 0.700      ;
; 0.420  ; command_count[2]                                                                                                ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.571      ;
; 0.421  ; count[4]                                                                                                        ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.573      ;
; 0.423  ; command_count[2]                                                                                                ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.574      ;
; 0.424  ; command_count[2]                                                                                                ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.575      ;
; 0.428  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[60] ; main_frequency_var[28]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.704      ;
; 0.430  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ; main_frequency_var[10]   ; clk_system   ; clk_25      ; 0.000        ; 0.123      ; 0.705      ;
; 0.431  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ; main_frequency_var[24]   ; clk_system   ; clk_25      ; 0.000        ; 0.125      ; 0.708      ;
; 0.432  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ; main_frequency_var[6]    ; clk_system   ; clk_25      ; 0.000        ; 0.127      ; 0.711      ;
; 0.432  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ; main_frequency_var[22]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.708      ;
; 0.433  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ; main_frequency_var[20]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.709      ;
; 0.438  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ; main_frequency_var[13]   ; clk_system   ; clk_25      ; 0.000        ; 0.124      ; 0.714      ;
; 0.438  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[58] ; main_frequency_var[26]   ; clk_system   ; clk_25      ; 0.000        ; 0.121      ; 0.711      ;
; 0.451  ; command_count[0]                                                                                                ; instruction[1]           ; clk_25       ; clk_25      ; 0.000        ; 0.004      ; 0.607      ;
; 0.459  ; main_frequency_var[30]                                                                                          ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.611      ;
; 0.461  ; command_count[1]                                                                                                ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.615      ;
; 0.464  ; data_bit_count[5]                                                                                               ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.616      ;
; 0.464  ; command_count[1]                                                                                                ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.618      ;
; 0.475  ; count[1]                                                                                                        ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.627      ;
; 0.478  ; main_frequency_var[31]                                                                                          ; data_to_write[31]        ; clk_25       ; clk_25      ; 0.000        ; -0.004     ; 0.626      ;
; 0.483  ; sub_count                                                                                                       ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 0.636      ;
; 0.484  ; \process_6:main_count[3]                                                                                        ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.638      ;
; 0.485  ; \process_6:main_count[3]                                                                                        ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.639      ;
; 0.485  ; \process_6:main_count[3]                                                                                        ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.639      ;
; 0.485  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ; main_frequency_var[18]   ; clk_system   ; clk_25      ; 0.000        ; 0.144      ; 0.781      ;
; 0.486  ; \process_6:main_count[3]                                                                                        ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.002      ; 0.640      ;
; 0.503  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ; main_frequency_var[5]    ; clk_system   ; clk_25      ; 0.000        ; 0.129      ; 0.784      ;
; 0.505  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ; main_frequency_var[3]    ; clk_system   ; clk_25      ; 0.000        ; 0.143      ; 0.800      ;
; 0.505  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ; main_frequency_var[19]   ; clk_system   ; clk_25      ; 0.000        ; 0.144      ; 0.801      ;
; 0.506  ; \process_6:main_count[0]                                                                                        ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; -0.008     ; 0.650      ;
; 0.510  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ; main_frequency_var[7]    ; clk_system   ; clk_25      ; 0.000        ; 0.127      ; 0.789      ;
; 0.526  ; command_count[5]                                                                                                ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ; main_frequency_var[11]   ; clk_system   ; clk_25      ; 0.000        ; 0.123      ; 0.804      ;
; 0.534  ; \process_6:main_count[0]                                                                                        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.677      ;
; 0.534  ; \process_6:main_count[0]                                                                                        ; data_bit_count[1]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.677      ;
; 0.537  ; command_count[3]                                                                                                ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; main_frequency_var[27]                                                                                          ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; -0.007     ; 0.682      ;
; 0.540  ; \process_6:main_count[0]                                                                                        ; data_bit_count[2]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.683      ;
; 0.541  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[63] ; main_frequency_var[31]   ; clk_system   ; clk_25      ; 0.000        ; 0.132      ; 0.825      ;
; 0.542  ; \process_6:main_count[0]                                                                                        ; data_bit_count[3]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.685      ;
; 0.543  ; \process_6:main_count[0]                                                                                        ; data_bit_count[4]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.686      ;
; 0.543  ; \process_6:main_count[0]                                                                                        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; -0.009     ; 0.686      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                                                                                                                                                    ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.199 ; dds_ram_wrclock       ; dds_ram_wrclock                                                                                                                          ; dds_ram_wrclock               ; clk_system  ; 0.000        ; 1.273      ; 0.367      ;
; -0.699 ; dds_ram_wrclock       ; dds_ram_wrclock                                                                                                                          ; dds_ram_wrclock               ; clk_system  ; -0.500       ; 1.273      ; 0.367      ;
; 0.186  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.495      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en                                                                                                                           ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.244  ; write_ram_address[0]  ; dds_ram_wraddress[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; write_ram_address[10] ; write_ram_address[10]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; write_ram_address[10] ; dds_ram_wraddress[10]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.398      ;
; 0.253  ; count_serial[0]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; count_serial[0]       ; count_serial[1]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.405      ;
; 0.257  ; count_serial[0]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.409      ;
; 0.262  ; ram_process_count[3]  ; dds_ram_wren                                                                                                                             ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.414      ;
; 0.294  ; count_serial[3]       ; LED_LE~reg0                                                                                                                              ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.446      ;
; 0.305  ; ram_process_count[0]  ; ram_process_count[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.457      ;
; 0.316  ; count_serial[3]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.468      ;
; 0.320  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.629      ;
; 0.321  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.636      ;
; 0.322  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg2  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.631      ;
; 0.324  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.633      ;
; 0.324  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.633      ;
; 0.327  ; write_ram_address[2]  ; dds_ram_wraddress[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.479      ;
; 0.329  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.171      ; 0.638      ;
; 0.332  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg1 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.651      ;
; 0.333  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.628      ;
; 0.337  ; write_ram_address[7]  ; dds_ram_wraddress[7]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.489      ;
; 0.338  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg1  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.661      ;
; 0.339  ; write_ram_address[3]  ; dds_ram_wraddress[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.491      ;
; 0.339  ; ram_process_count[2]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.491      ;
; 0.358  ; write_ram_address[6]  ; write_ram_address[6]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[4]  ; write_ram_address[4]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; write_ram_address[2]  ; write_ram_address[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; ram_process_count[0]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.511      ;
; 0.363  ; write_ram_address[8]  ; write_ram_address[8]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; write_ram_address[9]  ; write_ram_address[9]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.515      ;
; 0.372  ; write_ram_address[0]  ; write_ram_address[0]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[1]  ; write_ram_address[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; count_serial[2]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; write_ram_address[3]  ; write_ram_address[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; write_ram_address[7]  ; write_ram_address[7]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; write_ram_address[5]  ; write_ram_address[5]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.528      ;
; 0.380  ; count_serial[2]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.532      ;
; 0.428  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.743      ;
; 0.433  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg3 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.752      ;
; 0.438  ; write_ram_address[8]  ; dds_ram_wraddress[8]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.003     ; 0.587      ;
; 0.439  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg4  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.754      ;
; 0.440  ; count_serial[2]       ; LED_SDI[0]~reg0                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.001      ; 0.593      ;
; 0.442  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg0 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.761      ;
; 0.443  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg8  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.758      ;
; 0.444  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg4 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.763      ;
; 0.444  ; write_ram_address[4]  ; dds_ram_wraddress[4]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.003     ; 0.593      ;
; 0.445  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg2 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.770      ;
; 0.446  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.769      ;
; 0.446  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg0  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.741      ;
; 0.448  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.763      ;
; 0.451  ; dds_step_count[0]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg0 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.776      ;
; 0.453  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg8 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.772      ;
; 0.454  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.769      ;
; 0.454  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg4  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.777      ;
; 0.454  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.749      ;
; 0.454  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg6 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.773      ;
; 0.455  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg6  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.778      ;
; 0.455  ; dds_step_count[1]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg1 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.780      ;
; 0.455  ; write_ram_address[5]  ; dds_ram_wraddress[5]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.003     ; 0.604      ;
; 0.456  ; ram_process_count[2]  ; dds_ram_wrclock                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg8 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.782      ;
; 0.457  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~porta_address_reg7 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.181      ; 0.776      ;
; 0.457  ; count_serial[1]       ; count_serial[2]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; dds_step_count[6]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg6 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.783      ;
; 0.460  ; dds_step_count[2]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg2  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.755      ;
; 0.460  ; write_ram_address[1]  ; dds_ram_wraddress[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.003     ; 0.609      ;
; 0.460  ; count_serial[1]       ; count_serial[0]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.612      ;
; 0.461  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.177      ; 0.776      ;
; 0.461  ; count_serial[1]       ; count_serial[3]                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.613      ;
; 0.462  ; dds_step_count[4]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg4 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.787      ;
; 0.464  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.787      ;
; 0.464  ; dds_step_count[8]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg8  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.787      ;
; 0.465  ; dds_step_count[3]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg3  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.788      ;
; 0.465  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg7  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.760      ;
; 0.466  ; count_serial[3]       ; LED_SDI[0]~reg0                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.001      ; 0.619      ;
; 0.467  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.157      ; 0.762      ;
; 0.468  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg5 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.793      ;
; 0.472  ; write_ram_address[9]  ; dds_ram_wraddress[9]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; -0.003     ; 0.621      ;
; 0.474  ; dds_step_count[5]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~porta_address_reg5  ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.185      ; 0.797      ;
; 0.474  ; dds_step_count[7]     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~porta_address_reg7 ; dds_step_to_next_freq_sampled ; clk_system  ; 0.000        ; 0.187      ; 0.799      ;
; 0.483  ; ram_process_count[1]  ; ram_process_count[2]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.635      ;
; 0.483  ; ram_process_count[2]  ; ram_process_count[1]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.635      ;
; 0.488  ; ram_process_count[0]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.640      ;
; 0.491  ; ram_process_count[3]  ; fifo_dds_rd_clk                                                                                                                          ; clk_system                    ; clk_system  ; 0.000        ; 0.001      ; 0.644      ;
; 0.496  ; write_ram_address[6]  ; write_ram_address[7]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; write_ram_address[4]  ; write_ram_address[5]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; ram_process_count[1]  ; ram_process_count[3]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; write_ram_address[9]  ; write_ram_address[10]                                                                                                                    ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; write_ram_address[8]  ; write_ram_address[9]                                                                                                                     ; clk_system                    ; clk_system  ; 0.000        ; 0.000      ; 0.653      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                 ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.209 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.135     ; 0.367      ;
; 0.215 ; main_count[2]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[0]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0               ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; main_phase_var[1]             ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.244 ; main_amplitude_var[10]        ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.293 ; main_amplitude_var[11]        ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.294 ; main_amplitude_var[13]        ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; main_count[1]                 ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.447      ;
; 0.298 ; main_amplitude_var[5]         ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.450      ;
; 0.301 ; main_phase_var[3]             ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.453      ;
; 0.303 ; main_phase_var[2]             ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.455      ;
; 0.324 ; main_phase_var[12]            ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.357 ; main_count[0]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.362 ; main_phase_var[0]             ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; main_amplitude_var[4]         ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; main_amplitude_var[2]         ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; main_amplitude_var[3]         ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; main_phase_var[4]             ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; main_count[1]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; main_count[1]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; main_count[1]                 ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; main_count[1]                 ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; main_count[2]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; main_count[1]                 ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; main_count[1]                 ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; main_count[1]                 ; main_count[0]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; main_count[2]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; main_phase_var[10]            ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; main_count[2]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; main_phase_var[14]            ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; main_count[2]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.434 ; main_phase_var[13]            ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.586      ;
; 0.436 ; main_phase_var[11]            ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.443 ; main_phase_var[9]             ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.595      ;
; 0.447 ; main_phase_var[5]             ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.599      ;
; 0.467 ; main_amplitude_var[0]         ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.619      ;
; 0.472 ; main_count[0]                 ; main_count[1]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; main_count[0]                 ; txen_pin~reg0                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; main_count[0]                 ; dac_wr_pin~reg0               ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.472 ; main_amplitude_var[8]         ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.624      ;
; 0.475 ; main_count[1]                 ; parallel_data[2]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.627      ;
; 0.475 ; main_count[1]                 ; parallel_data[4]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.627      ;
; 0.476 ; main_count[1]                 ; parallel_data[5]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.628      ;
; 0.476 ; main_count[1]                 ; parallel_data[3]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.628      ;
; 0.493 ; main_phase_var[15]            ; parallel_data[15]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; main_amplitude_var[1]         ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.498 ; main_phase_var[6]             ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.535 ; main_count[1]                 ; parallel_data[12]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.544 ; main_amplitude_var[6]         ; parallel_data[6]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; main_phase_var[7]             ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.548 ; main_amplitude_var[7]         ; parallel_data[7]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.700      ;
; 0.554 ; main_amplitude_var[9]         ; parallel_data[9]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.560 ; main_count[1]                 ; parallel_data[14]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; main_phase_var[8]             ; parallel_data[8]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.607 ; main_count[1]                 ; main_count[2]                 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.759      ;
; 0.612 ; \process_1:count[2]           ; \process_1:count[2]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; main_count[1]                 ; parallel_data[11]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.615 ; main_count[1]                 ; parallel_data[13]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.617 ; main_count[1]                 ; parallel_data[10]~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.619 ; main_count[1]                 ; parallel_data[1]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619 ; main_count[1]                 ; parallel_data[0]~reg0         ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.623 ; \process_1:count[6]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; \process_1:count[4]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.649 ; \process_1:count[7]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.650 ; \process_1:count[5]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.685 ; \process_1:count[9]           ; \process_1:count[9]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.837      ;
; 0.709 ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; -0.500       ; -0.135     ; 0.367      ;
; 0.728 ; \process_1:count[9]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.750 ; \process_1:count[5]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.775 ; \process_1:count[5]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.928      ;
; 0.784 ; \process_1:count[2]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.799 ; \process_1:count[4]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.951      ;
; 0.800 ; \process_1:count[6]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.802 ; \process_1:count[4]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.803 ; \process_1:count[0]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.955      ;
; 0.804 ; \process_1:count[0]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.956      ;
; 0.805 ; \process_1:count[0]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.957      ;
; 0.805 ; \process_1:count[3]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.957      ;
; 0.809 ; \process_1:count[0]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.961      ;
; 0.815 ; \process_1:count[8]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.967      ;
; 0.821 ; \process_1:count[7]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.974      ;
; 0.822 ; \process_1:count[5]           ; \process_1:count[7]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.826 ; \process_1:count[1]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.978      ;
; 0.830 ; \process_1:count[3]           ; \process_1:count[4]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.981      ;
; 0.832 ; \process_1:count[9]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.984      ;
; 0.834 ; \process_1:count[9]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.986      ;
; 0.837 ; \process_1:count[1]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.989      ;
; 0.838 ; \process_1:count[1]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.990      ;
; 0.847 ; \process_1:count[1]           ; dds_step_to_next_freq_sampled ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.999      ;
; 0.854 ; \process_1:count[2]           ; \process_1:count[6]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.006      ;
; 0.856 ; \process_1:count[4]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.009      ;
; 0.857 ; \process_1:count[2]           ; \process_1:count[5]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.009      ;
; 0.857 ; \process_1:count[4]           ; \process_1:count[8]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.010      ;
; 0.858 ; \process_1:count[4]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.011      ;
; 0.859 ; \process_1:count[5]           ; \process_1:count[1]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.012      ;
; 0.861 ; \process_1:count[5]           ; \process_1:count[0]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.014      ;
; 0.862 ; \process_1:count[2]           ; \process_1:count[3]           ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.015      ;
+-------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_step_to_next_freq_sampled'                                                                                                       ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.367      ;
; 0.360 ; dds_step_count[7] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.512      ;
; 0.366 ; dds_step_count[2] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; dds_step_count[0] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; dds_step_count[6] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.525      ;
; 0.377 ; dds_step_count[8] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; dds_step_count[3] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; dds_step_count[1] ; dds_step_count[1] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.530      ;
; 0.439 ; dds_step_count[4] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.591      ;
; 0.455 ; dds_step_count[5] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.607      ;
; 0.498 ; dds_step_count[7] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.650      ;
; 0.504 ; dds_step_count[2] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.656      ;
; 0.506 ; dds_step_count[0] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.658      ;
; 0.513 ; dds_step_count[6] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.665      ;
; 0.518 ; dds_step_count[3] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; dds_step_count[1] ; dds_step_count[2] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.670      ;
; 0.539 ; dds_step_count[2] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.691      ;
; 0.541 ; dds_step_count[0] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.693      ;
; 0.548 ; dds_step_count[6] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.700      ;
; 0.553 ; dds_step_count[3] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.705      ;
; 0.553 ; dds_step_count[1] ; dds_step_count[3] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.705      ;
; 0.574 ; dds_step_count[2] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.726      ;
; 0.576 ; dds_step_count[0] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.728      ;
; 0.577 ; dds_step_count[4] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.729      ;
; 0.588 ; dds_step_count[1] ; dds_step_count[4] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.740      ;
; 0.611 ; dds_step_count[0] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.763      ;
; 0.623 ; dds_step_count[1] ; dds_step_count[5] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.775      ;
; 0.647 ; dds_step_count[3] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.799      ;
; 0.649 ; dds_step_count[5] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.801      ;
; 0.668 ; dds_step_count[2] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.820      ;
; 0.671 ; dds_step_count[4] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.823      ;
; 0.682 ; dds_step_count[3] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.834      ;
; 0.684 ; dds_step_count[5] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.836      ;
; 0.703 ; dds_step_count[2] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.855      ;
; 0.705 ; dds_step_count[0] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.857      ;
; 0.706 ; dds_step_count[4] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.858      ;
; 0.717 ; dds_step_count[3] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.869      ;
; 0.717 ; dds_step_count[1] ; dds_step_count[6] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.869      ;
; 0.719 ; dds_step_count[5] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.871      ;
; 0.738 ; dds_step_count[2] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.890      ;
; 0.740 ; dds_step_count[0] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.892      ;
; 0.741 ; dds_step_count[4] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.893      ;
; 0.752 ; dds_step_count[1] ; dds_step_count[7] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.904      ;
; 0.775 ; dds_step_count[0] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.927      ;
; 0.787 ; dds_step_count[1] ; dds_step_count[8] ; dds_step_to_next_freq_sampled ; dds_step_to_next_freq_sampled ; 0.000        ; 0.000      ; 0.939      ;
+-------+-------------------+-------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.646 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.170      ; 0.454      ;
; 0.650 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.170      ; 0.458      ;
; 0.650 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.170      ; 0.458      ;
; 0.681 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.491      ;
; 0.775 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.170      ; 0.583      ;
; 0.776 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.178      ; 0.592      ;
; 0.778 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.178      ; 0.594      ;
; 0.780 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.582      ;
; 0.781 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.595      ;
; 0.782 ; dds_ram_data_in[11]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.596      ;
; 0.784 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.586      ;
; 0.803 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.617      ;
; 0.804 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.611      ;
; 0.809 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.619      ;
; 0.810 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.150      ; 0.598      ;
; 0.814 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.621      ;
; 0.814 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.624      ;
; 0.814 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.621      ;
; 0.814 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.625      ;
; 0.815 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.150      ; 0.603      ;
; 0.819 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.626      ;
; 0.819 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.629      ;
; 0.823 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.177      ; 0.638      ;
; 0.826 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.633      ;
; 0.829 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.646      ;
; 0.830 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.631      ;
; 0.840 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.650      ;
; 0.853 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.149      ; 0.640      ;
; 0.882 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.169      ; 0.689      ;
; 0.928 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.748      ;
; 0.932 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.750      ;
; 0.932 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.743      ;
; 0.933 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.753      ;
; 0.936 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.754      ;
; 0.938 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.177      ; 0.753      ;
; 0.940 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.741      ;
; 0.940 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.754      ;
; 0.941 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.745      ;
; 0.944 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.745      ;
; 0.944 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.758      ;
; 0.945 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.177      ; 0.760      ;
; 0.948 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.766      ;
; 0.948 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.765      ;
; 0.949 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.753      ;
; 0.950 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.754      ;
; 0.952 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.769      ;
; 0.952 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.769      ;
; 0.953 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.764      ;
; 0.955 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.773      ;
; 0.956 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.760      ;
; 0.956 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.770      ;
; 0.957 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.177      ; 0.772      ;
; 0.959 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.763      ;
; 0.960 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.761      ;
; 0.960 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.750      ;
; 0.961 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.781      ;
; 0.964 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.784      ;
; 0.966 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.756      ;
; 0.966 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.786      ;
; 0.970 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.149      ; 0.757      ;
; 0.970 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.149      ; 0.757      ;
; 0.970 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.784      ;
; 0.973 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.784      ;
; 0.980 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.798      ;
; 0.982 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.772      ;
; 0.983 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.166      ; 0.787      ;
; 0.984 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.774      ;
; 0.987 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.182      ; 0.807      ;
; 0.998 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.162      ; 0.798      ;
; 1.006 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.817      ;
; 1.009 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.162      ; 0.809      ;
; 1.011 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_datain_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.162      ; 0.811      ;
; 1.011 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.162      ; 0.811      ;
; 1.014 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.804      ;
; 1.018 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.175      ; 0.831      ;
; 1.033 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.835      ;
; 1.035 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.159      ; 0.832      ;
; 1.047 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.849      ;
; 1.048 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.850      ;
; 1.050 ; dds_ram_wraddress[6]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.168      ; 0.856      ;
; 1.051 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.173      ; 0.862      ;
; 1.062 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.865      ;
; 1.064 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.163      ; 0.865      ;
; 1.067 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.176      ; 0.881      ;
; 1.072 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.180      ; 0.890      ;
; 1.072 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.145      ; 0.855      ;
; 1.075 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.179      ; 0.892      ;
; 1.086 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.172      ; 0.896      ;
; 1.088 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.177      ; 0.903      ;
; 1.092 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.149      ; 0.879      ;
; 1.099 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.149      ; 0.886      ;
; 1.125 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a2~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.152      ; 0.915      ;
; 1.136 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.938      ;
; 1.136 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.164      ; 0.938      ;
; 1.142 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.168      ; 0.948      ;
; 1.150 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.165      ; 0.953      ;
; 1.161 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.161      ; 0.960      ;
; 1.163 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.161      ; 0.962      ;
; 1.165 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.168      ; 0.971      ;
; 1.166 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.161      ; 0.965      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[0]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[10] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[11] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[12] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[13] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[14] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[15] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[18] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[19] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[1]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[20] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[21] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[22] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[23] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[24] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[25] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[26] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[27] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[28] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[29] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[2]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[30] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[31] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[32] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[33] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[34] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[35] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[36] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[37] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[38] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[39] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[3]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[40] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[41] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[42] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[43] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[44] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[45] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[46] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[47] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[48] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[49] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[4]  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[50] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[51] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[52] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[53] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[54] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[55] ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a12~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a13~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_ras1:altsyncram1|ram_block2a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_step_to_next_freq_sampled'                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[4]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[5]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[6]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[7]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_count[8]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dds_step_to_next_freq_sampled ; Rise       ; dds_step_to_next_freq_sampled~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[0]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[1]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[2]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[3]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[4]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[5]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[6]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[7]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[8]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]           ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; \process_1:count[9]           ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0               ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0               ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; dds_step_to_next_freq_sampled ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13]        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13]        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]                 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0         ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; \process_6:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; \process_6:main_count[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; clk_system               ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[3]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[4]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[5]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; command_count[6]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[2]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[3]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Rise       ; count[4]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_bit_count[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[0]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[10]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[11]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[12]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[13]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[14]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[15]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[16]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[17]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[18]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[19]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[1]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[20]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[21]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[22]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[23]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[24]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[25]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[26]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[27]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[28]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[29]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[2]         ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[30]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[31]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; clk_25 ; Fall       ; data_to_write[3]         ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; clk_25 ; Fall       ; data_to_write[3]         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 4.649 ; 4.649 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; 3.635 ; 3.635 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; 3.730 ; 3.730 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 3.679 ; 3.679 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 3.730 ; 3.730 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 3.616 ; 3.616 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 2.470 ; 2.470 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 2.316 ; 2.316 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 2.280 ; 2.280 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 2.205 ; 2.205 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 2.289 ; 2.289 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 2.191 ; 2.191 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 2.338 ; 2.338 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 2.303 ; 2.303 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 2.392 ; 2.392 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 2.312 ; 2.312 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 2.470 ; 2.470 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 2.257 ; 2.257 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 2.349 ; 2.349 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 2.254 ; 2.254 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 2.197 ; 2.197 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 2.206 ; 2.206 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 2.244 ; 2.244 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 3.651 ; 3.651 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 3.241 ; 3.241 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 3.732 ; 3.732 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 3.732 ; 3.732 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 3.715 ; 3.715 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 3.569 ; 3.569 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 3.713 ; 3.713 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 3.139 ; 3.139 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 3.713 ; 3.713 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 3.279 ; 3.279 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 3.376 ; 3.376 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -4.009 ; -4.009 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; -2.379 ; -2.379 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; -3.425 ; -3.425 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.488 ; -3.488 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.539 ; -3.539 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.425 ; -3.425 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -2.071 ; -2.071 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -2.196 ; -2.196 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -2.160 ; -2.160 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -2.085 ; -2.085 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -2.169 ; -2.169 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -2.071 ; -2.071 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -2.218 ; -2.218 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -2.183 ; -2.183 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -2.272 ; -2.272 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -2.350 ; -2.350 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -2.137 ; -2.137 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -2.229 ; -2.229 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -2.134 ; -2.134 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -2.077 ; -2.077 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -2.086 ; -2.086 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -2.124 ; -2.124 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.546 ; -2.546 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -2.470 ; -2.470 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -3.378 ; -3.378 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -3.541 ; -3.541 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -3.524 ; -3.524 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -3.378 ; -3.378 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -3.019 ; -3.019 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.019 ; -3.019 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.593 ; -3.593 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.159 ; -3.159 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -3.256 ; -3.256 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.983 ; 1.983 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.654 ; 2.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.654 ; 2.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.637 ; 2.637 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.602 ; 2.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.591 ; 2.591 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.526 ; 2.526 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.398 ; 2.398 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.409 ; 2.409 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.293 ; 2.293 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.197 ; 2.197 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.201 ; 2.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.061 ; 2.061 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.074 ; 2.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.118 ; 2.118 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.446 ; 2.446 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.850 ; 3.850 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.865 ; 3.865 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.216 ; 4.216 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 4.089 ; 4.089 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.001 ; 4.001 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.757 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.791 ; 3.791 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.435 ; 3.435 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.757 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.418 ; 3.418 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.983 ; 1.983 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.061 ; 2.061 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.654 ; 2.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.637 ; 2.637 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.602 ; 2.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.591 ; 2.591 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.526 ; 2.526 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.398 ; 2.398 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.409 ; 2.409 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.293 ; 2.293 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.197 ; 2.197 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.201 ; 2.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.061 ; 2.061 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.074 ; 2.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.118 ; 2.118 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.446 ; 2.446 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.850 ; 3.850 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.865 ; 3.865 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.216 ; 4.216 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 4.089 ; 4.089 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.001 ; 4.001 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.757 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.791 ; 3.791 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.435 ; 3.435 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.757 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.418 ; 3.418 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.926 ; 5.926 ; 5.926 ; 5.926 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.813 ; 5.813 ; 5.813 ; 5.813 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.911 ; 5.911 ; 5.911 ; 5.911 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.523 ; 5.523 ; 5.523 ; 5.523 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.926 ; 5.926 ; 5.926 ; 5.926 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.813 ; 5.813 ; 5.813 ; 5.813 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.911 ; 5.911 ; 5.911 ; 5.911 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.523 ; 5.523 ; 5.523 ; 5.523 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -6.029   ; -2.208 ; N/A      ; N/A     ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -6.029   ; 0.057  ; N/A      ; N/A     ; 4.000               ;
;  clk_25                          ; -4.285   ; -2.208 ; N/A      ; N/A     ; 19.000              ;
;  clk_system                      ; -2.164   ; -2.012 ; N/A      ; N/A     ; -1.880              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.646  ; N/A      ; N/A     ; -1.880              ;
;  dds_step_to_next_freq_sampled   ; -0.983   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                  ; -718.021 ; -4.22  ; 0.0      ; 0.0     ; -1046.12            ;
;  PLL|altpll_component|pll|clk[0] ; -196.506 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_25                          ; -172.930 ; -2.208 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -220.583 ; -2.012 ; N/A      ; N/A     ; -555.840            ;
;  dds_ram_wrclock                 ; -122.882 ; 0.000  ; N/A      ; N/A     ; -481.280            ;
;  dds_step_to_next_freq_sampled   ; -5.120   ; 0.000  ; N/A      ; N/A     ; -9.000              ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+-------+-------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; 8.207 ; 8.207 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; 7.086 ; 7.086 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; 7.338 ; 7.338 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 7.210 ; 7.210 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.338 ; 7.338 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 7.048 ; 7.048 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; 4.412 ; 4.412 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; 4.065 ; 4.065 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; 3.991 ; 3.991 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; 3.862 ; 3.862 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; 4.027 ; 4.027 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; 3.846 ; 3.846 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; 4.093 ; 4.093 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; 4.042 ; 4.042 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; 4.183 ; 4.183 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; 4.052 ; 4.052 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; 4.412 ; 4.412 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; 3.999 ; 3.999 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; 4.211 ; 4.211 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; 3.992 ; 3.992 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; 3.844 ; 3.844 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; 3.851 ; 3.851 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; 3.982 ; 3.982 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 7.106 ; 7.106 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; 5.925 ; 5.925 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; 7.223 ; 7.223 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; 7.250 ; 7.250 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; 6.849 ; 6.849 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; 7.073 ; 7.073 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; 5.893 ; 5.893 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; 7.073 ; 7.073 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; 6.158 ; 6.158 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; 6.412 ; 6.412 ; Fall       ; clk_system                      ;
+---------------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; Data Port                 ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+---------------------------+------------+--------+--------+------------+---------------------------------+
; bus_in_step_to_next_value ; clk_25     ; -4.009 ; -4.009 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; bus_in_reset_dds_chip     ; clk_25     ; -2.379 ; -2.379 ; Fall       ; clk_25                          ;
; bus_in_address[*]         ; clk_system ; -3.425 ; -3.425 ; Rise       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.488 ; -3.488 ; Rise       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.539 ; -3.539 ; Rise       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.425 ; -3.425 ; Rise       ; clk_system                      ;
; bus_in_data[*]            ; clk_system ; -2.071 ; -2.071 ; Rise       ; clk_system                      ;
;  bus_in_data[0]           ; clk_system ; -2.196 ; -2.196 ; Rise       ; clk_system                      ;
;  bus_in_data[1]           ; clk_system ; -2.160 ; -2.160 ; Rise       ; clk_system                      ;
;  bus_in_data[2]           ; clk_system ; -2.085 ; -2.085 ; Rise       ; clk_system                      ;
;  bus_in_data[3]           ; clk_system ; -2.169 ; -2.169 ; Rise       ; clk_system                      ;
;  bus_in_data[4]           ; clk_system ; -2.071 ; -2.071 ; Rise       ; clk_system                      ;
;  bus_in_data[5]           ; clk_system ; -2.218 ; -2.218 ; Rise       ; clk_system                      ;
;  bus_in_data[6]           ; clk_system ; -2.183 ; -2.183 ; Rise       ; clk_system                      ;
;  bus_in_data[7]           ; clk_system ; -2.272 ; -2.272 ; Rise       ; clk_system                      ;
;  bus_in_data[8]           ; clk_system ; -2.192 ; -2.192 ; Rise       ; clk_system                      ;
;  bus_in_data[9]           ; clk_system ; -2.350 ; -2.350 ; Rise       ; clk_system                      ;
;  bus_in_data[10]          ; clk_system ; -2.137 ; -2.137 ; Rise       ; clk_system                      ;
;  bus_in_data[11]          ; clk_system ; -2.229 ; -2.229 ; Rise       ; clk_system                      ;
;  bus_in_data[12]          ; clk_system ; -2.134 ; -2.134 ; Rise       ; clk_system                      ;
;  bus_in_data[13]          ; clk_system ; -2.077 ; -2.077 ; Rise       ; clk_system                      ;
;  bus_in_data[14]          ; clk_system ; -2.086 ; -2.086 ; Rise       ; clk_system                      ;
;  bus_in_data[15]          ; clk_system ; -2.124 ; -2.124 ; Rise       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -2.546 ; -2.546 ; Rise       ; clk_system                      ;
; bus_in_ram_reset          ; clk_system ; -2.470 ; -2.470 ; Rise       ; clk_system                      ;
; dip_in[*]                 ; clk_system ; -3.378 ; -3.378 ; Rise       ; clk_system                      ;
;  dip_in[0]                ; clk_system ; -3.541 ; -3.541 ; Rise       ; clk_system                      ;
;  dip_in[1]                ; clk_system ; -3.524 ; -3.524 ; Rise       ; clk_system                      ;
;  dip_in[2]                ; clk_system ; -3.378 ; -3.378 ; Rise       ; clk_system                      ;
; bus_in_address[*]         ; clk_system ; -3.019 ; -3.019 ; Fall       ; clk_system                      ;
;  bus_in_address[0]        ; clk_system ; -3.019 ; -3.019 ; Fall       ; clk_system                      ;
;  bus_in_address[1]        ; clk_system ; -3.593 ; -3.593 ; Fall       ; clk_system                      ;
;  bus_in_address[2]        ; clk_system ; -3.159 ; -3.159 ; Fall       ; clk_system                      ;
; bus_in_fifo_empty         ; clk_system ; -3.256 ; -3.256 ; Fall       ; clk_system                      ;
+---------------------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.087 ; 4.087 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.385 ; 5.385 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.359 ; 5.359 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 5.385 ; 5.385 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 5.263 ; 5.263 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 5.244 ; 5.244 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 5.092 ; 5.092 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 5.073 ; 5.073 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.882 ; 4.882 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.900 ; 4.900 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 4.653 ; 4.653 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.442 ; 4.442 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.448 ; 4.448 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.170 ; 4.170 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.189 ; 4.189 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.201 ; 4.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.251 ; 4.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.200 ; 4.200 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.911 ; 4.911 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.034 ; 7.034 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 7.050 ; 7.050 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.711 ; 7.711 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.545 ; 7.545 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 7.344 ; 7.344 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.330 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.926 ; 6.926 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 6.170 ; 6.170 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 3.330 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.275 ; 6.275 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.300 ; 6.300 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 1.983 ; 1.983 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.061 ; 2.061 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.654 ; 2.654 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.637 ; 2.637 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.602 ; 2.602 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.591 ; 2.591 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.535 ; 2.535 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.526 ; 2.526 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.398 ; 2.398 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.409 ; 2.409 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 2.293 ; 2.293 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.197 ; 2.197 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.201 ; 2.201 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.061 ; 2.061 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.074 ; 2.074 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.118 ; 2.118 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.084 ; 2.084 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.446 ; 2.446 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.850 ; 3.850 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.865 ; 3.865 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.216 ; 4.216 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 4.089 ; 4.089 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 4.001 ; 4.001 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 1.757 ;       ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.791 ; 3.791 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.435 ; 3.435 ; Rise       ; clk_system                      ;
; LED_CLK            ; clk_system ;       ; 1.757 ; Fall       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.418 ; 3.418 ; Fall       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.433 ; 3.433 ; Fall       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 10.260 ; 10.260 ; 10.260 ; 10.260 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 10.770 ; 10.770 ; 10.770 ; 10.770 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 10.388 ; 10.388 ; 10.388 ; 10.388 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 10.898 ; 10.898 ; 10.898 ; 10.898 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 10.104 ; 10.104 ; 10.104 ; 10.104 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 10.614 ; 10.614 ; 10.614 ; 10.614 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 10.273 ; 10.273 ; 10.273 ; 10.273 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 10.783 ; 10.783 ; 10.783 ; 10.783 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 10.300 ; 10.300 ; 10.300 ; 10.300 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 10.810 ; 10.810 ; 10.810 ; 10.810 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 9.907  ; 9.907  ; 9.907  ; 9.907  ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 10.417 ; 10.417 ; 10.417 ; 10.417 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk ; 5.632 ; 5.632 ; 5.632 ; 5.632 ;
; bus_in_address[0] ; bus_in_fifo_rd_en  ; 5.875 ; 5.875 ; 5.875 ; 5.875 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk ; 5.683 ; 5.683 ; 5.683 ; 5.683 ;
; bus_in_address[1] ; bus_in_fifo_rd_en  ; 5.926 ; 5.926 ; 5.926 ; 5.926 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; bus_in_address[2] ; bus_in_fifo_rd_en  ; 5.813 ; 5.813 ; 5.813 ; 5.813 ;
; dip_in[0]         ; bus_in_fifo_rd_clk ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; dip_in[0]         ; bus_in_fifo_rd_en  ; 5.928 ; 5.928 ; 5.928 ; 5.928 ;
; dip_in[1]         ; bus_in_fifo_rd_clk ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; dip_in[1]         ; bus_in_fifo_rd_en  ; 5.911 ; 5.911 ; 5.911 ; 5.911 ;
; dip_in[2]         ; bus_in_fifo_rd_clk ; 5.523 ; 5.523 ; 5.523 ; 5.523 ;
; dip_in[2]         ; bus_in_fifo_rd_en  ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
+-------------------+--------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_25                          ; clk_25                          ; 71       ; 0        ; 0        ; 3386     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 1440     ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 0        ; 32       ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled   ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; dds_step_to_next_freq_sampled   ; dds_step_to_next_freq_sampled   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 353      ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_25                          ; clk_25                          ; 71       ; 0        ; 0        ; 3386     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 1440     ; 0        ;
; clk_system                      ; clk_system                      ; 781      ; 0        ; 0        ; 32       ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; dds_step_to_next_freq_sampled   ; clk_system                      ; 72       ; 0        ; 4        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 112      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; dds_step_to_next_freq_sampled   ; dds_step_to_next_freq_sampled   ; 45       ; 0        ; 0        ; 0        ;
; clk_system                      ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1020     ; 0        ;
; dds_step_to_next_freq_sampled   ; PLL|altpll_component|pll|clk[0] ; 2        ; 2        ; 0        ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 353      ; 0        ; 0        ; 1162     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 205   ; 205  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Aug 02 13:58:36 2012
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dds_step_to_next_freq_sampled dds_step_to_next_freq_sampled
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.029
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.029      -196.506 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -4.285      -172.930 clk_25 
    Info (332119):    -2.164      -220.583 clk_system 
    Info (332119):    -1.915      -122.882 dds_ram_wrclock 
    Info (332119):    -0.983        -5.120 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -2.208
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.208        -2.208 clk_25 
    Info (332119):    -2.012        -2.012 clk_system 
    Info (332119):     0.057         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.892         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -555.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -0.500        -9.000 dds_step_to_next_freq_sampled 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drover_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drctl_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "drhold_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "osk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_clk" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "bus_in_fifo_rd_en" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_SDI[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_LE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdio_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sclk_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioreset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dds_reset_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ioup_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pargain_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "profile_pin[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "txen_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "cs_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "parallel_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "dac_wr_pin" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.745
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.745       -89.055 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -1.457       -38.159 dds_ram_wrclock 
    Info (332119):    -1.434       -54.725 clk_25 
    Info (332119):    -0.979       -65.198 clk_system 
    Info (332119):     0.093         0.000 dds_step_to_next_freq_sampled 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.199        -1.199 clk_system 
    Info (332119):     0.209         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 dds_step_to_next_freq_sampled 
    Info (332119):     0.646         0.000 dds_ram_wrclock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -555.840 clk_system 
    Info (332119):    -1.880      -481.280 dds_ram_wrclock 
    Info (332119):    -0.500        -9.000 dds_step_to_next_freq_sampled 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    19.000         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Thu Aug 02 13:58:39 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


