INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/adder/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/adder/adder_full_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_full_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/adder/adder_full_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_full_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/arbitration_rr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arbitration_rr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/arbitration.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'arbitration'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/tcc_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/flow_in_hs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flow_in_hs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/flow_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flow_in'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/buffering_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buffering_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/buffering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buffering'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/routing_xy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing_xy'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/routing.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'routing'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/switch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'switch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/channel_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_in'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/flow_out_hs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flow_out_hs'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/flow_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flow_out'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/channel_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel_out'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/crossbar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'crossbar'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/router.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'router'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/xina.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xina'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_routing_table.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_routing_table'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_packetizer_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_packetizer_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/basic/mux6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux6'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_packetizer_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_send.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'integrity_control_send'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_send_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'integrity_control_send_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buffer_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_enc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hamming_enc'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_dec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hamming_dec'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo_ham.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buffer_fifo_ham'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/send_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'send_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/send_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'send_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_injection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_injection'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_depacketizer_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_depacketizer_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_receive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'integrity_control_receive'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_receive_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'integrity_control_receive_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receive_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receive_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_reception.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master_reception'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/backend/backend_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_master'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/injection/backend_slave_packetizer_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_packetizer_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/injection/backend_slave_packetizer_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_packetizer_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/basic/mux5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux5'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/injection/backend_slave_packetizer_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_packetizer_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/injection/backend_slave_injection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_injection'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/reception/backend_slave_depacketizer_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_depacketizer_control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/reception/backend_slave_depacketizer_control_tmr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_depacketizer_control_tmr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/reception/backend_slave_reception.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave_reception'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/backend/backend_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'backend_slave'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/frontend/frontend_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frontend_master'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/frontend/frontend_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frontend_slave'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/master/tcc_top_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tcc_top_master'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/slave/tcc_top_slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tcc_top_slave'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/haas/Documents/Github/XINA-IF/hdl/test/tb_integration_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_integration_adder'
