// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VTOP_H_
#define _VTOP_H_  // guard

#include "verilated.h"
#include "Vtop__Dpi.h"

//==========

class Vtop__Syms;
class Vtop_VerilatedFst;
class Vtop_ifdsp;
class Vtop_ifelement__E8_EB200_F9_FB200;
class Vtop_ifelement__Ec_EB20_F9_FB200;
class Vtop_ifelement__Ec_EB20_F9_FB80;
class Vtop_fproc_iface;
class Vtop_ifxma__N4_D100;
class Vtop_panzoomtrigif__Na_Ac_D40;
class Vtop_panzoomtrigif__N4_A9_D100;
class Vtop_elementconn__pi3;
class Vtop_cmd_mem_iface__C10_M80_MB1;
class Vtop_sync_iface;
class Vtop_pulse_iface;
class Vtop_ammod__N10;


//----------

VL_MODULE(Vtop) {
  public:
    // CELLS
    // Public to allow access to /*verilator_public*/ items;
    // otherwise the application code can consider these internals.
    Vtop_ifdsp* __PVT__dsp_sim_toplevel__DOT__dspif;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__;
    Vtop_ifelement__Ec_EB20_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__2__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__1__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__0__KET__;
    Vtop_ifxma__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif;
    Vtop_panzoomtrigif__Na_Ac_D40* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__Na_Ac_D40* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__N4_A9_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET__;
    Vtop_panzoomtrigif__N4_A9_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET__;
    Vtop_panzoomtrigif__N4_A9_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET__;
    Vtop_panzoomtrigif__N4_A9_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_A9_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET__;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn;
    Vtop_cmd_mem_iface__C10_M80_MB1* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__memif;
    Vtop_sync_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__sync;
    Vtop_pulse_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__pulseout;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_cmd_mem_iface__C10_M80_MB1* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__memif;
    Vtop_sync_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__sync;
    Vtop_pulse_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__pulseout;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_cmd_mem_iface__C10_M80_MB1* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__memif;
    Vtop_sync_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__sync;
    Vtop_pulse_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__pulseout;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod;
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk,0,0);
    VL_IN8(reset,0,0);
    VL_IN8(stb_start,0,0);
    VL_IN8(proc_write_sel,2,0);
    VL_IN8(mem_write_sel,2,0);
    VL_IN8(mem_write_en,0,0);
    VL_IN16(mem_write_addr,15,0);
    VL_IN16(buf_read_addr,12,0);
    VL_IN(nshot,31,0);
    VL_IN(mem_write_data,31,0);
    VL_IN64(adc[2],63,0);
    VL_OUTW(dac[4],255,0,8);
    VL_OUT64(acc_read_data[3],63,0);
    VL_OUT64(acq_read_data[2],63,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__stb_start;
        CData/*2:0*/ dsp_sim_toplevel__DOT__proc_write_sel;
        CData/*2:0*/ dsp_sim_toplevel__DOT__mem_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__mem_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procreset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procreset_d;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__done;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__stbprocend;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procdone_r;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nobusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nobusy_r;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__proccorereset;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc_meas_input;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc_meas_valid;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__resetacc;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__shotadd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__acqpztifwire__BRA__0__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__acqpztifwire__BRA__1__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__0__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__1__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__2__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__3__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gin;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__clk;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout;
    };
    struct {
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gin;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__reset;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas_valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__reset;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__state_dbg;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__nextstate_dbg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__stbend;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__procdone_mon;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__nobusy_mon;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__procdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__noop;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__nobusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__env_write_sel;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_en_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__cstrobe;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__write_pulse_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset_ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in1;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_addr;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reset_sr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__dummy_resetsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__clk;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_1;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__cstrobe_in;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__write_pulse_en;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__pulse_reset;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__state;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__next_state;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_cycles;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__clk;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__eq;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__le;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ge;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub_oflow;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_i_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_in;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_sel;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__reset;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__state_dbg;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__nextstate_dbg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__stbend;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__procdone_mon;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__nobusy_mon;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__procdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__noop;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__nobusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en_cmd;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__env_write_sel;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_en_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__cstrobe;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__write_pulse_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset_ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in1;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_addr;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reset_sr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__dummy_resetsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__clk;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_1;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__cstrobe_in;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__write_pulse_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__pulse_reset;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__state;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__next_state;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_cycles;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__clk;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__eq;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__le;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ge;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub_oflow;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_i_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_in;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_sel;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__reset;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__state_dbg;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__nextstate_dbg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__stbend;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__procdone_mon;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__nobusy_mon;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__procdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__noop;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__nobusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__env_write_en_cmd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__env_write_sel;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_opcode;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_en_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__cstrobe;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__write_pulse_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__qclk_reset_ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__inst_ptr_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_addr_in1;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_write_addr;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reset_sr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__dummy_resetsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__clk;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_0;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__read_addr_1;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_enable;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_ready;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__cstrobe_in;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_opcode;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__c_strobe_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__done_gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in0_sel;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__alu_in1_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__reg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_en;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_ptr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__instr_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_load_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__qclk_reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__sync_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__fproc_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__write_pulse_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__pulse_reset;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__state;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__next_state;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_cycles;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__ctu__DOT__mem_wait_rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__clk;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ctrl;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__eq;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__le;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__ge;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub_oflow;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__rst;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__load_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_write_en;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cstrobe;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_i_in;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_in;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__cfg_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_write_sel;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__valid;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__shift;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gateout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__stbout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesrdummy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__newacc;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexj;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__clk;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__clk;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__shift;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gateout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__stbout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesrdummy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__newacc;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexj;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__clk;
        CData/*4:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__shift;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gateout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__stbout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesrdummy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__newacc;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__0__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__1__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__2__KET____DOT__indexj;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexi;
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__genblk1__BRA__3__KET____DOT__indexj;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__read_addr;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__read_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__read_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_enable;
        SData/*15:0*/ dsp_sim_toplevel__DOT__mem_write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__buf_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__youtslice;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__youtslice;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__cmd_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__addr_command;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr_ptr_load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__ptr_out;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val_inc;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__cur_val;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_i_in;
    };
    struct {
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_i_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_in;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__cmd_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__addr_command;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr_ptr_load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__ptr_out;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val_inc;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__cur_val;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_i_in;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_i_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_in;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__cmd_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__addr_command;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr_ptr_load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__load_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__ptr_out;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val_inc;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__prev_val;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__instr__DOT__cur_val;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_i_in;
    };
    struct {
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__freq_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_i_in;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__amp_in;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr1;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr4;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__gatesr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__adcyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloxi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__dloyi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi1;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__yr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xi4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__xr4;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yi3;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr1;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr2;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__yr3;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_addr;
    };
    struct {
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__read_addr;
        IData/*31:0*/ dsp_sim_toplevel__DOT__nshot;
        IData/*31:0*/ dsp_sim_toplevel__DOT__mem_write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nshot;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__shotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nextshotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__currentshotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__state;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nextstate;
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xout[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yout[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__xout[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__yout[8];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__command[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__command_d[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__command_d2[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_out[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__qclk_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__qclk_in;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_i[3];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__local_cmd[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__alu_cmd_data_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_time;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_0_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_1_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__add;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__local_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__in_val;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__value;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_cmd_in[3];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__reg_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_word;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_i_in;
    };
    struct {
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_i_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_in;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r2[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r2[16];
        WData/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[8];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r2[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r3[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r2[16];
        WData/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[12];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__command[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__command_d[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__command_d2[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_out[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__qclk_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__qclk_in;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_i[3];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__local_cmd[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__alu_cmd_data_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_time;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_0_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_1_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__add;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__local_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__in_val;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__value;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_cmd_in[3];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__reg_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_word;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_i_in;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_i_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_in;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r2[16];
    };
    struct {
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r2[16];
        WData/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[8];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r2[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r3[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r2[16];
        WData/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[12];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__command[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__command_d[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__command_d2[4];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__cmd_buf_out[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__reg_file_out1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__qclk_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__qclk_in;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_i[3];
        WData/*127:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__local_cmd[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__alu_cmd_data_in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulse_cmd_time;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_0_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__reg_1_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id0;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__id1;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__add;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__sub;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in0_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__in1_reg;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myalu__DOT__local_out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__in_val;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__out;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__myclk__DOT__value;
        WData/*78:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__pulse_cmd_in[3];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__reg_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_word;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_i_in;
        IData/*23:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__env_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_i_in;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__pulsereg__DOT__phase_in;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r2[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r2[16];
        WData/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[8];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata[16];
    };
    struct {
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r2[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r3[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r;
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r3[16];
        WData/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r2[16];
        WData/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter[12];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix[8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy[8];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx_r;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy_r;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addi;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx_r;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy_r;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addi;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accx_r;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accy_r;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__addi;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addcommon;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addr;
        IData/*16:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__addi;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__read_data[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_data;
    };
    struct {
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__read_data[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__read_data[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__read_data[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__read_data[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_data;
        WData/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__read_data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_data;
        WData/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__read_data[4];
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__mixbb1;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__mixbb2;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx_r;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy_r;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumx;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumy;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_w;
    };
    struct {
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr2;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx_r;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy_r;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumx;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumy;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_w;
    };
    struct {
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr2;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcx_r;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__adcy_r;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslicelast;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumx;
        QData/*49:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__accsumy;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_w;
    };
    struct {
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_w;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multixi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__multiyi_r;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__0__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__1__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__2__KET____DOT__mult1__DOT__commonr2;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__mult0;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multr;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__multi;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zr_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__zi_int;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__common;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr1;
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__genblk1__BRA__3__KET____DOT__mult1__DOT__commonr2;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__adc[2];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dac[4][8];
        QData/*63:0*/ dsp_sim_toplevel__DOT__acc_read_data[3];
        QData/*63:0*/ dsp_sim_toplevel__DOT__acq_read_data[2];
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__state_dbg[3];
        CData/*3:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nextstate_dbg[3];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1[3][8];
    };
    struct {
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1[3][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin2[2][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin2[2][8];
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__adc[2];
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample[4];
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf[3];
        SData/*9:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf[3];
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__locklast_accbuf[3];
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf[3];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dac[4][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin[3][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin[3][8];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vtemp[2][2];
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[4];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w[2];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__xin[2][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__yin[2][8];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__xinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__yinslice[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vtemp[2][2];
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin[2];
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vtemp[2][2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin[2];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w[1];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vtemp[2][2];
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__core_state[3];
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__core_next_state[3];
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas_addr[3];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__data[16];
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__DOT__dproc__DOT__regs__DOT__data[16];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multixi[4][4];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multiyi[4][4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslice[4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslice[4];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multixi[4][4];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multiyi[4][4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslice[4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslice[4];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multixi[4][4];
        QData/*32:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__multiyi[4][4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumxslice[4];
        QData/*33:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1__DOT__sumyslice[4];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__data[8192];
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__data[4096];
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__data[2048];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr[2];
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__data[1024];
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__cur_read_addr[1];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__data[8192];
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__data[4096];
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__data[2048];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr[2];
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__data[1024];
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__cur_read_addr[1];
    };
    struct {
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__data[8192];
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__data[4096];
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__data[8192];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__cur_read_addr[2];
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__data[2048];
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr[2];
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__data[1024];
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__cur_read_addr[1];
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__cur_read_addr[1];
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__data[4096];
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__cur_read_addr[1];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__adc__v0;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__adc__v1;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v0;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v0;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v1;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v1;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v2;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v2;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v3;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v3;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v4;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v4;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v5;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v5;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v6;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v6;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v7;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v7;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v8;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v8;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v9;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v9;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v10;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v10;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v11;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v11;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v12;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v12;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v13;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v13;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v14;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v14;
        CData/*5:0*/ __Vdlyvlsb__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v15;
        CData/*0:0*/ __Vdlyvset__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v15;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspif__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET____clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod__clk;
        CData/*0:0*/ __Vclklast__TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod__clk;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v0;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v1;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v2;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v3;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v4;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v5;
    };
    struct {
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v6;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v7;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v8;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v9;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v10;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v11;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v12;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v13;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v14;
        SData/*15:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample__v15;
        QData/*63:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__adc__v0;
        QData/*63:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__adc__v1;
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin[3][8];
        WData/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin[3][8];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin[3];
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin[3];
        CData/*0:0*/ __Vm_traceActivity[1];
    };
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vtop__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vtop);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    Vtop(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~Vtop();
    /// Trace signals in the model; called by application code
    void trace(VerilatedFstC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval() { eval_step(); }
    /// Evaluate when calling multiple units/models per time step.
    void eval_step();
    /// Evaluate at end of a timestep for tracing, when using eval_step().
    /// Application must call after all eval() and before time changes.
    void eval_end_step() {}
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
    static void _eval_initial_loop(Vtop__Syms* __restrict vlSymsp);
    void __Vconfigure(Vtop__Syms* symsp, bool first);
  private:
    static QData _change_request(Vtop__Syms* __restrict vlSymsp);
    static QData _change_request_1(Vtop__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__4(Vtop__Syms* __restrict vlSymsp);
    static void _combo__TOP__41(Vtop__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vtop__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__45(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__46(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__47(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__48(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__52(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__56(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__57(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__58(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__59(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__60(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__61(Vtop__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__62(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__16(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__17(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__18(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__19(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__20(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__21(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__22(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__23(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__24(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__25(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__26(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__27(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__28(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__29(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__30(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__31(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__32(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__33(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__34(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__35(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__36(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__37(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__38(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__39(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__40(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__42(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__43(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__44(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__49(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__50(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__51(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__53(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__54(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__55(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(Vtop__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vtop__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _settle__TOP__3(Vtop__Syms* __restrict vlSymsp) VL_ATTR_COLD;
  private:
    static void traceChgSub0(void* userp, VerilatedFst* tracep);
    static void traceChgSub1(void* userp, VerilatedFst* tracep);
    static void traceChgTop0(void* userp, VerilatedFst* tracep);
    static void traceCleanup(void* userp, VerilatedFst* /*unused*/);
    static void traceFullSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullSub1(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceFullTop0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub0(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub1(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub10(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInitSub11(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub12(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub13(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub14(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub15(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub16(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub17(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub18(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub19(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub2(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub20(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub21(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub22(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub23(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub24(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub25(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub26(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub27(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub28(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub29(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub3(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub30(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub31(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub4(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub5(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub6(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub7(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub8(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitSub9(void* userp, VerilatedFst* tracep, const char* scopep) VL_ATTR_COLD;
    static void traceInitTop(void* userp, VerilatedFst* tracep) VL_ATTR_COLD;
    void traceRegister(VerilatedFst* tracep) VL_ATTR_COLD;
    static void traceInit(void* userp, VerilatedFst* tracep, uint32_t code) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
