// Seed: 3047019570
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_10(
      id_4 == 1, 1, id_4
  );
  logic id_8;
  logic id_9;
  assign id_8 = id_3;
endmodule
