 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct  9 06:03:51 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          818
Number of nets:                          2911
Number of cells:                         2048
Number of combinational cells:           1579
Number of sequential cells:               430
Number of macros/black boxes:               0
Number of buf/inv:                        304
Number of references:                      16

Combinational area:              15864.269701
Buf/Inv area:                     1189.643726
Noncombinational area:           10760.921371
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26625.191073
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------
SYS_TOP                           26625.1911    100.0     23.5340      0.0000  0.0000  SYS_TOP
RX_TOP                             2050.9881      7.7      7.0602      0.0000  0.0000  RX_TOP
RX_TOP/FSM_RX1                      484.8004      1.8    355.3634    129.4370  0.0000  FSM_RX
RX_TOP/data_sampling_RX1            335.3595      1.3    257.6973     77.6622  0.0000  data_sampling_RX
RX_TOP/deserializer_RX1             298.8818      1.1     91.7826    207.0992  0.0000  deserializer_RX
RX_TOP/edge_bit_counter_RX1         724.8472      2.7    414.1984    310.6488  0.0000  edge_bit_counter_RX
RX_TOP/parity_check_RX1             136.4972      0.5    110.6098     25.8874  0.0000  parity_check_RX
RX_TOP/stop_check_RX1                31.7709      0.1      5.8835     25.8874  0.0000  stop_check_RX
RX_TOP/strt_check_RX1                31.7709      0.1      5.8835     25.8874  0.0000  strt_check_RX
TOP_TX                             1186.1136      4.5      0.0000      0.0000  0.0000  TOP_TX_DATA_LENGTH8
TOP_TX/FSM1                         191.8021      0.7     88.2525    103.5496  0.0000  FSM_TX
TOP_TX/PAR                          431.8489      1.6    198.8623    232.9866  0.0000  parity_calc_DATA_LENGTH8
TOP_TX/SER                          509.5111      1.9    198.8623    310.6488  0.0000  SERIALIZER_DATA_LENGTH8
TOP_TX/mux                           52.9515      0.2     27.0641     25.8874  0.0000  MUX4x1
U0_ALU                             6930.7631     26.0   1169.6398    440.0858  0.0000  ALU
U0_ALU/add_26                       244.7536      0.9    244.7536      0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_29                      2687.5828     10.1   2687.5828      0.0000  0.0000  ALU_DW_div_uns_1
U0_ALU/mult_28                     2120.4134      8.0   1914.4909      0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_28/FS_1                 205.9225      0.8    205.9225      0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_27                       268.2876      1.0    268.2876      0.0000  0.0000  ALU_DW01_sub_0
U0_ASYNC_FIFO                      7039.0194     26.4      0.0000      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2
U0_ASYNC_FIFO/bit_sync_raddr        258.8740      1.0      0.0000    258.8740  0.0000  DF_SYNC_ADDR_WIDTH4_1
U0_ASYNC_FIFO/bit_sync_waddr        258.8740      1.0      0.0000    258.8740  0.0000  DF_SYNC_ADDR_WIDTH4_0
U0_ASYNC_FIFO/fifo_mem_cntrl       5769.3601     21.7   2455.7730   3313.5872  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4
U0_ASYNC_FIFO/fifo_rd               380.0741      1.4    250.6371    129.4370  0.0000  FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4
U0_ASYNC_FIFO/fifo_wr               371.8372      1.4    241.2235    130.6137  0.0000  FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4
U0_CLK_gating                        15.2971      0.1      0.0000     15.2971  0.0000  CLK_gating
U0_DATA_SYNC                        395.3712      1.5     84.7224    310.6488  0.0000  DATA_SYNC
U0_MUX_prescale                     204.7458      0.8    204.7458      0.0000  0.0000  MUX_prescale
U0_PULSE_GEN                         31.7709      0.1      5.8835     25.8874  0.0000  PULSE_GEN
U0_RST_SYN                           51.7748      0.2      0.0000     51.7748  0.0000  RST_SYN_0
U0_Register_File                   6180.0284     23.2   2591.0935   3588.9350  0.0000  Register_File
U0_SYS_CTRL                         831.9269      3.1    598.9403    232.9866  0.0000  SYS_CTRL
U0_clock_divider                    807.2162      3.0    364.7770    243.5769  0.0000  clock_divider_0
U0_clock_divider/add_18             107.0797      0.4    107.0797      0.0000  0.0000  clock_divider_0_DW01_inc_1
U0_clock_divider/add_39              91.7826      0.3     91.7826      0.0000  0.0000  clock_divider_0_DW01_inc_0
U1_RST_SYN                           51.7748      0.2      0.0000     51.7748  0.0000  RST_SYN_1
U1_clock_divider                    824.8667      3.1    393.0178    232.9866  0.0000  clock_divider_1
U1_clock_divider/add_18             107.0797      0.4    107.0797      0.0000  0.0000  clock_divider_1_DW01_inc_1
U1_clock_divider/add_39              91.7826      0.3     91.7826      0.0000  0.0000  clock_divider_1_DW01_inc_0
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------------------------------
Total                                                  15864.2697  10760.9214  0.0000

1
