Library IEEE;
use IEEE.std_logic_1164.all;

entity bin2dec is
	port (
		SW: in std_logic_vector(3 downto 0);
		HEX0: out std_logic_vector(6 downto 0)
	);
end bin2dec;

architecture Behavior of bcd_7segment is
 
begin
 
process(SW)
begin
 
case SW is
	when "0000" => HEX0 <= "0000001"; ---0
	when "0001" => HEX0 <= "1001111"; ---1
	when "0010" => HEX0 <= "0010010"; ---2
	when "0011" => HEX0 <= "0000110"; ---3
	when "0100" => HEX0 <= "1001100"; ---4
	when "0101" => HEX0 <= "0100100"; ---5
	when "0110" => HEX0 <= "0100000"; ---6
	when "0111" => HEX0 <= "0001111"; ---7
	when "1000" => HEX0 <= "0000000"; ---8
	when "1001" => HEX0 <= "0000100"; ---9
	when others => HEX0 <= "1111111"; ---null
end case;
 
end process;
 
end Behavior;