INFO: [VRFC 10-2263] Analyzing Verilog file "E:/STUDIA/PUF/hdmi1/hdmi1.sim/sim_1/synth/func/top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
