/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PU_I3C_H_
#define _PU_I3C_H_


/* ####################################################################### */
/*        ENUMERATION MACROS                                               */
/* ####################################################################### */

/* Enumeration: i3c::DEVICE_ADDR::DYNAMIC_ADDR_VALID::DYNAMIC_ADDR_VALID   */
/* Source filename: pu_i3c.csr, line: 256                                  */
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_DYNAMIC_ADDR_VALID_INVALID 0x0u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_DYNAMIC_ADDR_VALID_VALID 0x1u

/* Enumeration: i3c::DEVICE_CTRL::HOT_JOIN_CTRL::HOT_JOIN_CTRL             */
/* Source filename: pu_i3c.csr, line: 120                                  */
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_HOT_JOIN_CTRL_DISABLED 0x0u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_HOT_JOIN_CTRL_ENABLED 0x1u

/* Enumeration: i3c::DEVICE_CTRL::I2C_SLAVE_PRESENT::I2C_SLAVE_PRESENT     */
/* Source filename: pu_i3c.csr, line: 89                                   */
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_I2C_SLAVE_PRESENT_DISABLED 0x0u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_I2C_SLAVE_PRESENT_ENABLED 0x1u

/* Enumeration: i3c::DEVICE_CTRL::IBA_INCLUDE::IBA_INCLUDE                 */
/* Source filename: pu_i3c.csr, line: 53                                   */
#define I3C_DEVICE_CTRL_IBA_INCLUDE_IBA_INCLUDE_INCLUDED 0x1u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_IBA_INCLUDE_NOT_INCLUDED 0x0u

/* Enumeration: i3c::DEVICE_CTRL_EXTENDED::DEV_OPERATION_MODE::DEV_OPERATION_MODE */
/* Source filename: pu_i3c.csr, line: 1853                                 */
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_DEV_OPERATION_MODE_MASTER 0x0u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_DEV_OPERATION_MODE_SLAVE 0x1u

/* Enumeration: i3c::IBI_QUEUE_CTRL::NOTIFY_HJ_REJECTED::NOTIFY_HJ_REJECTED */
/* Source filename: pu_i3c.csr, line: 787                                  */
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_NOTIFY_HJ_REJECTED_DISABLED 0x0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_NOTIFY_HJ_REJECTED_ENABLED 0x1u

/* Enumeration: i3c::IBI_QUEUE_CTRL::NOTIFY_SIR_REJECTED::NOTIFY_SIR_REJECTED */
/* Source filename: pu_i3c.csr, line: 819                                  */
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_NOTIFY_SIR_REJECTED_DISABLED 0x0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_NOTIFY_SIR_REJECTED_ENABLED 0x1u

/* Enumeration: i3c::PRESENT_STATE::CURRENT_MASTER::CURRENT_MASTER         */
/* Source filename: pu_i3c.csr, line: 1583                                 */
#define I3C_PRESENT_STATE_CURRENT_MASTER_CURRENT_MASTER_BUS_OWNER 0x1u
#define I3C_PRESENT_STATE_CURRENT_MASTER_CURRENT_MASTER_NOT_BUS_OWNER 0x0u

/* Enumeration: i3c::PRESENT_STATE::MASTER_IDLE::MASTER_IDLE               */
/* Source filename: pu_i3c.csr, line: 1694                                 */
#define I3C_PRESENT_STATE_MASTER_IDLE_MASTER_IDLE_MST_IDLE 0x1u
#define I3C_PRESENT_STATE_MASTER_IDLE_MASTER_IDLE_MST_NOT_IDLE 0x0u


/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: i3c                                       */
/* Source filename: pu_i3c.csr, line: 2613                                 */
/* Register: i3c.DEVICE_CTRL                                               */
#define I3C_DEVICE_CTRL_ADDRESS 0x0u
#define I3C_DEVICE_CTRL_BYTE_ADDRESS 0x0u
/* Register: i3c.DEVICE_ADDR                                               */
#define I3C_DEVICE_ADDR_ADDRESS 0x4u
#define I3C_DEVICE_ADDR_BYTE_ADDRESS 0x4u
/* Register: i3c.HW_CAPABILITY                                             */
#define I3C_HW_CAPABILITY_ADDRESS 0x8u
#define I3C_HW_CAPABILITY_BYTE_ADDRESS 0x8u
/* Register: i3c.COMMAND_QUEUE_PORT                                        */
#define I3C_COMMAND_QUEUE_PORT_ADDRESS 0xcu
#define I3C_COMMAND_QUEUE_PORT_BYTE_ADDRESS 0xcu
/* Register: i3c.RESPONSE_QUEUE_PORT                                       */
#define I3C_RESPONSE_QUEUE_PORT_ADDRESS 0x10u
#define I3C_RESPONSE_QUEUE_PORT_BYTE_ADDRESS 0x10u
/* Union: i3c.TX_DATA_PORT                                                 */
#define I3C_TX_DATA_PORT_ADDRESS 0x14u
#define I3C_TX_DATA_PORT_BYTE_ADDRESS 0x14u
/* Register: i3c.TX_DATA_PORT.TX_DATA_PORT                                 */
#define I3C_TX_DATA_PORT_TX_DATA_PORT_ADDRESS 0x14u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_BYTE_ADDRESS 0x14u
/* Register: i3c.TX_DATA_PORT.RX_DATA_PORT                                 */
#define I3C_TX_DATA_PORT_RX_DATA_PORT_ADDRESS 0x14u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_BYTE_ADDRESS 0x14u
/* Union: i3c.IBI_QUEUE_STATUS                                             */
#define I3C_IBI_QUEUE_STATUS_ADDRESS 0x18u
#define I3C_IBI_QUEUE_STATUS_BYTE_ADDRESS 0x18u
/* Register: i3c.IBI_QUEUE_STATUS.IBI_QUEUE_STATUS                         */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_ADDRESS 0x18u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_BYTE_ADDRESS 0x18u
/* Register: i3c.IBI_QUEUE_STATUS.IBI_QUEUE_DATA                           */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_ADDRESS 0x18u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_BYTE_ADDRESS 0x18u
/* Register: i3c.QUEUE_THLD_CTRL                                           */
#define I3C_QUEUE_THLD_CTRL_ADDRESS 0x1cu
#define I3C_QUEUE_THLD_CTRL_BYTE_ADDRESS 0x1cu
/* Register: i3c.DATA_BUFFER_THLD_CTRL                                     */
#define I3C_DATA_BUFFER_THLD_CTRL_ADDRESS 0x20u
#define I3C_DATA_BUFFER_THLD_CTRL_BYTE_ADDRESS 0x20u
/* Register: i3c.IBI_QUEUE_CTRL                                            */
#define I3C_IBI_QUEUE_CTRL_ADDRESS 0x24u
#define I3C_IBI_QUEUE_CTRL_BYTE_ADDRESS 0x24u
/* Register: i3c.IBI_SIR_REQ_REJECT                                        */
#define I3C_IBI_SIR_REQ_REJECT_ADDRESS 0x30u
#define I3C_IBI_SIR_REQ_REJECT_BYTE_ADDRESS 0x30u
/* Register: i3c.RESET_CTRL                                                */
#define I3C_RESET_CTRL_ADDRESS 0x34u
#define I3C_RESET_CTRL_BYTE_ADDRESS 0x34u
/* Register: i3c.SLV_EVENT_CTRL                                            */
#define I3C_SLV_EVENT_CTRL_ADDRESS 0x38u
#define I3C_SLV_EVENT_CTRL_BYTE_ADDRESS 0x38u
/* Register: i3c.INTR_STATUS                                               */
#define I3C_INTR_STATUS_ADDRESS 0x3cu
#define I3C_INTR_STATUS_BYTE_ADDRESS 0x3cu
/* Register: i3c.INTR_STATUS_EN                                            */
#define I3C_INTR_STATUS_EN_ADDRESS 0x40u
#define I3C_INTR_STATUS_EN_BYTE_ADDRESS 0x40u
/* Register: i3c.INTR_SIGNAL_EN                                            */
#define I3C_INTR_SIGNAL_EN_ADDRESS 0x44u
#define I3C_INTR_SIGNAL_EN_BYTE_ADDRESS 0x44u
/* Register: i3c.INTR_FORCE                                                */
#define I3C_INTR_FORCE_ADDRESS 0x48u
#define I3C_INTR_FORCE_BYTE_ADDRESS 0x48u
/* Register: i3c.QUEUE_STATUS_LEVEL                                        */
#define I3C_QUEUE_STATUS_LEVEL_ADDRESS 0x4cu
#define I3C_QUEUE_STATUS_LEVEL_BYTE_ADDRESS 0x4cu
/* Register: i3c.DATA_BUFFER_STATUS_LEVEL                                  */
#define I3C_DATA_BUFFER_STATUS_LEVEL_ADDRESS 0x50u
#define I3C_DATA_BUFFER_STATUS_LEVEL_BYTE_ADDRESS 0x50u
/* Register: i3c.PRESENT_STATE                                             */
#define I3C_PRESENT_STATE_ADDRESS 0x54u
#define I3C_PRESENT_STATE_BYTE_ADDRESS 0x54u
/* Register: i3c.DEVICE_ADDR_TABLE_POINTER                                 */
#define I3C_DEVICE_ADDR_TABLE_POINTER_ADDRESS 0x5cu
#define I3C_DEVICE_ADDR_TABLE_POINTER_BYTE_ADDRESS 0x5cu
/* Register: i3c.DEV_CHAR_TABLE_POINTER                                    */
#define I3C_DEV_CHAR_TABLE_POINTER_ADDRESS 0x60u
#define I3C_DEV_CHAR_TABLE_POINTER_BYTE_ADDRESS 0x60u
/* Register: i3c.VENDOR_SPECIFIC_REG_POINTER                               */
#define I3C_VENDOR_SPECIFIC_REG_POINTER_ADDRESS 0x6cu
#define I3C_VENDOR_SPECIFIC_REG_POINTER_BYTE_ADDRESS 0x6cu
/* Register: i3c.DEVICE_CTRL_EXTENDED                                      */
#define I3C_DEVICE_CTRL_EXTENDED_ADDRESS 0xb0u
#define I3C_DEVICE_CTRL_EXTENDED_BYTE_ADDRESS 0xb0u
/* Register: i3c.SCL_I3C_OD_TIMING                                         */
#define I3C_SCL_I3C_OD_TIMING_ADDRESS 0xb4u
#define I3C_SCL_I3C_OD_TIMING_BYTE_ADDRESS 0xb4u
/* Register: i3c.SCL_I3C_PP_TIMING                                         */
#define I3C_SCL_I3C_PP_TIMING_ADDRESS 0xb8u
#define I3C_SCL_I3C_PP_TIMING_BYTE_ADDRESS 0xb8u
/* Register: i3c.SCL_I2C_FM_TIMING                                         */
#define I3C_SCL_I2C_FM_TIMING_ADDRESS 0xbcu
#define I3C_SCL_I2C_FM_TIMING_BYTE_ADDRESS 0xbcu
/* Register: i3c.SCL_I2C_FMP_TIMING                                        */
#define I3C_SCL_I2C_FMP_TIMING_ADDRESS 0xc0u
#define I3C_SCL_I2C_FMP_TIMING_BYTE_ADDRESS 0xc0u
/* Register: i3c.SCL_EXT_LCNT_TIMING                                       */
#define I3C_SCL_EXT_LCNT_TIMING_ADDRESS 0xc8u
#define I3C_SCL_EXT_LCNT_TIMING_BYTE_ADDRESS 0xc8u
/* Register: i3c.SCL_EXT_TERMN_LCNT_TIMING                                 */
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_ADDRESS 0xccu
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_BYTE_ADDRESS 0xccu
/* Register: i3c.BUS_FREE_TIMING                                           */
#define I3C_BUS_FREE_TIMING_ADDRESS 0xd4u
#define I3C_BUS_FREE_TIMING_BYTE_ADDRESS 0xd4u
/* Register: i3c.I3C_VER_ID                                                */
#define I3C_I3C_VER_ID_ADDRESS 0xe0u
#define I3C_I3C_VER_ID_BYTE_ADDRESS 0xe0u
/* Register: i3c.I3C_VER_TYPE                                              */
#define I3C_I3C_VER_TYPE_ADDRESS 0xe4u
#define I3C_I3C_VER_TYPE_BYTE_ADDRESS 0xe4u
/* Register: i3c.EXTENDED_CAPABILITY                                       */
#define I3C_EXTENDED_CAPABILITY_ADDRESS 0xe8u
#define I3C_EXTENDED_CAPABILITY_BYTE_ADDRESS 0xe8u
/* Register: i3c.DEV_CHAR_TABLE1_LOC1                                      */
#define I3C_DEV_CHAR_TABLE1_LOC1_ADDRESS 0x200u
#define I3C_DEV_CHAR_TABLE1_LOC1_BYTE_ADDRESS 0x200u
/* Register: i3c.DEV_CHAR_TABLE1_LOC2                                      */
#define I3C_DEV_CHAR_TABLE1_LOC2_ADDRESS 0x204u
#define I3C_DEV_CHAR_TABLE1_LOC2_BYTE_ADDRESS 0x204u
/* Register: i3c.DEV_CHAR_TABLE1_LOC3                                      */
#define I3C_DEV_CHAR_TABLE1_LOC3_ADDRESS 0x208u
#define I3C_DEV_CHAR_TABLE1_LOC3_BYTE_ADDRESS 0x208u
/* Register: i3c.DEV_CHAR_TABLE1_LOC4                                      */
#define I3C_DEV_CHAR_TABLE1_LOC4_ADDRESS 0x20cu
#define I3C_DEV_CHAR_TABLE1_LOC4_BYTE_ADDRESS 0x20cu
/* Register: i3c.DEV_CHAR_TABLE2_LOC1                                      */
#define I3C_DEV_CHAR_TABLE2_LOC1_ADDRESS 0x210u
#define I3C_DEV_CHAR_TABLE2_LOC1_BYTE_ADDRESS 0x210u
/* Register: i3c.DEV_CHAR_TABLE2_LOC2                                      */
#define I3C_DEV_CHAR_TABLE2_LOC2_ADDRESS 0x214u
#define I3C_DEV_CHAR_TABLE2_LOC2_BYTE_ADDRESS 0x214u
/* Register: i3c.DEV_CHAR_TABLE2_LOC3                                      */
#define I3C_DEV_CHAR_TABLE2_LOC3_ADDRESS 0x218u
#define I3C_DEV_CHAR_TABLE2_LOC3_BYTE_ADDRESS 0x218u
/* Register: i3c.DEV_CHAR_TABLE2_LOC4                                      */
#define I3C_DEV_CHAR_TABLE2_LOC4_ADDRESS 0x21cu
#define I3C_DEV_CHAR_TABLE2_LOC4_BYTE_ADDRESS 0x21cu
/* Register: i3c.DEV_ADDR_TABLE_LOC1                                       */
#define I3C_DEV_ADDR_TABLE_LOC1_ADDRESS 0x220u
#define I3C_DEV_ADDR_TABLE_LOC1_BYTE_ADDRESS 0x220u
/* Register: i3c.DEV_ADDR_TABLE_LOC2                                       */
#define I3C_DEV_ADDR_TABLE_LOC2_ADDRESS 0x224u
#define I3C_DEV_ADDR_TABLE_LOC2_BYTE_ADDRESS 0x224u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: i3c                                                    */
/* Addressmap template: i3c                                                */
/* Source filename: pu_i3c.csr, line: 19                                   */
#define I3C_SIZE 0x228u
#define I3C_BYTE_SIZE 0x228u
/* Register member: i3c.DEVICE_CTRL                                        */
/* Register type referenced: i3c::DEVICE_CTRL                              */
/* Register template referenced: i3c::DEVICE_CTRL                          */
#define I3C_DEVICE_CTRL_OFFSET 0x0u
#define I3C_DEVICE_CTRL_BYTE_OFFSET 0x0u
#define I3C_DEVICE_CTRL_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_RESET_VALUE 0x00000000ul
#define I3C_DEVICE_CTRL_RESET_MASK 0xfffffffful
#define I3C_DEVICE_CTRL_READ_MASK 0xfffffffful
#define I3C_DEVICE_CTRL_WRITE_MASK 0xe0000181ul
/* Register member: i3c.DEVICE_ADDR                                        */
/* Register type referenced: i3c::DEVICE_ADDR                              */
/* Register template referenced: i3c::DEVICE_ADDR                          */
#define I3C_DEVICE_ADDR_OFFSET 0x4u
#define I3C_DEVICE_ADDR_BYTE_OFFSET 0x4u
#define I3C_DEVICE_ADDR_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_WRITE_ACCESS 1u
#define I3C_DEVICE_ADDR_RESET_VALUE 0x80000000ul
#define I3C_DEVICE_ADDR_RESET_MASK 0xfffffffful
#define I3C_DEVICE_ADDR_READ_MASK 0xfffffffful
#define I3C_DEVICE_ADDR_WRITE_MASK 0x807f0000ul
/* Register member: i3c.HW_CAPABILITY                                      */
/* Register type referenced: i3c::HW_CAPABILITY                            */
/* Register template referenced: i3c::HW_CAPABILITY                        */
#define I3C_HW_CAPABILITY_OFFSET 0x8u
#define I3C_HW_CAPABILITY_BYTE_OFFSET 0x8u
#define I3C_HW_CAPABILITY_READ_ACCESS 1u
#define I3C_HW_CAPABILITY_WRITE_ACCESS 0u
#define I3C_HW_CAPABILITY_RESET_VALUE 0x00000001ul
#define I3C_HW_CAPABILITY_RESET_MASK 0xfffffffful
#define I3C_HW_CAPABILITY_READ_MASK 0xfffffffful
#define I3C_HW_CAPABILITY_WRITE_MASK 0x00000000ul
/* Register member: i3c.COMMAND_QUEUE_PORT                                 */
/* Register type referenced: i3c::COMMAND_QUEUE_PORT                       */
/* Register template referenced: i3c::COMMAND_QUEUE_PORT                   */
#define I3C_COMMAND_QUEUE_PORT_OFFSET 0xcu
#define I3C_COMMAND_QUEUE_PORT_BYTE_OFFSET 0xcu
#define I3C_COMMAND_QUEUE_PORT_READ_ACCESS 0u
#define I3C_COMMAND_QUEUE_PORT_WRITE_ACCESS 1u
#define I3C_COMMAND_QUEUE_PORT_RESET_VALUE 0x00000000ul
#define I3C_COMMAND_QUEUE_PORT_RESET_MASK 0xfffffffful
#define I3C_COMMAND_QUEUE_PORT_READ_MASK 0x00000000ul
#define I3C_COMMAND_QUEUE_PORT_WRITE_MASK 0xfffffffful
/* Register member: i3c.RESPONSE_QUEUE_PORT                                */
/* Register type referenced: i3c::RESPONSE_QUEUE_PORT                      */
/* Register template referenced: i3c::RESPONSE_QUEUE_PORT                  */
#define I3C_RESPONSE_QUEUE_PORT_OFFSET 0x10u
#define I3C_RESPONSE_QUEUE_PORT_BYTE_OFFSET 0x10u
#define I3C_RESPONSE_QUEUE_PORT_READ_ACCESS 1u
#define I3C_RESPONSE_QUEUE_PORT_WRITE_ACCESS 0u
#define I3C_RESPONSE_QUEUE_PORT_RESET_VALUE 0x00000000ul
#define I3C_RESPONSE_QUEUE_PORT_RESET_MASK 0xfffffffful
#define I3C_RESPONSE_QUEUE_PORT_READ_MASK 0xfffffffful
#define I3C_RESPONSE_QUEUE_PORT_WRITE_MASK 0x00000000ul
/* Union member: i3c.TX_DATA_PORT                                          */
/* Union type referenced: i3c::TX_DATA_PORT                                */
/* Union template referenced: i3c::TX_DATA_PORT                            */
#define I3C_TX_DATA_PORT_OFFSET 0x14u
#define I3C_TX_DATA_PORT_BYTE_OFFSET 0x14u
#define I3C_TX_DATA_PORT_READ_ACCESS 1u
#define I3C_TX_DATA_PORT_WRITE_ACCESS 1u
/* Union member: i3c.IBI_QUEUE_STATUS                                      */
/* Union type referenced: i3c::IBI_QUEUE_STATUS                            */
/* Union template referenced: i3c::IBI_QUEUE_STATUS                        */
#define I3C_IBI_QUEUE_STATUS_OFFSET 0x18u
#define I3C_IBI_QUEUE_STATUS_BYTE_OFFSET 0x18u
#define I3C_IBI_QUEUE_STATUS_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_WRITE_ACCESS 0u
/* Register member: i3c.QUEUE_THLD_CTRL                                    */
/* Register type referenced: i3c::QUEUE_THLD_CTRL                          */
/* Register template referenced: i3c::QUEUE_THLD_CTRL                      */
#define I3C_QUEUE_THLD_CTRL_OFFSET 0x1cu
#define I3C_QUEUE_THLD_CTRL_BYTE_OFFSET 0x1cu
#define I3C_QUEUE_THLD_CTRL_READ_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_WRITE_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_RESET_VALUE 0x01000101ul
#define I3C_QUEUE_THLD_CTRL_RESET_MASK 0xfffffffful
#define I3C_QUEUE_THLD_CTRL_READ_MASK 0xfffffffful
#define I3C_QUEUE_THLD_CTRL_WRITE_MASK 0xff00fffful
/* Register member: i3c.DATA_BUFFER_THLD_CTRL                              */
/* Register type referenced: i3c::DATA_BUFFER_THLD_CTRL                    */
/* Register template referenced: i3c::DATA_BUFFER_THLD_CTRL                */
#define I3C_DATA_BUFFER_THLD_CTRL_OFFSET 0x20u
#define I3C_DATA_BUFFER_THLD_CTRL_BYTE_OFFSET 0x20u
#define I3C_DATA_BUFFER_THLD_CTRL_READ_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_WRITE_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_RESET_VALUE 0x01010101ul
#define I3C_DATA_BUFFER_THLD_CTRL_RESET_MASK 0xfffffffful
#define I3C_DATA_BUFFER_THLD_CTRL_READ_MASK 0xfffffffful
#define I3C_DATA_BUFFER_THLD_CTRL_WRITE_MASK 0x07070707ul
/* Register member: i3c.IBI_QUEUE_CTRL                                     */
/* Register type referenced: i3c::IBI_QUEUE_CTRL                           */
/* Register template referenced: i3c::IBI_QUEUE_CTRL                       */
#define I3C_IBI_QUEUE_CTRL_OFFSET 0x24u
#define I3C_IBI_QUEUE_CTRL_BYTE_OFFSET 0x24u
#define I3C_IBI_QUEUE_CTRL_READ_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_WRITE_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_RESET_VALUE 0x00000000ul
#define I3C_IBI_QUEUE_CTRL_RESET_MASK 0xfffffffful
#define I3C_IBI_QUEUE_CTRL_READ_MASK 0xfffffffful
#define I3C_IBI_QUEUE_CTRL_WRITE_MASK 0x00000009ul
/* Register member: i3c.IBI_SIR_REQ_REJECT                                 */
/* Register type referenced: i3c::IBI_SIR_REQ_REJECT                       */
/* Register template referenced: i3c::IBI_SIR_REQ_REJECT                   */
#define I3C_IBI_SIR_REQ_REJECT_OFFSET 0x30u
#define I3C_IBI_SIR_REQ_REJECT_BYTE_OFFSET 0x30u
#define I3C_IBI_SIR_REQ_REJECT_READ_ACCESS 1u
#define I3C_IBI_SIR_REQ_REJECT_WRITE_ACCESS 1u
#define I3C_IBI_SIR_REQ_REJECT_RESET_VALUE 0x00000000ul
#define I3C_IBI_SIR_REQ_REJECT_RESET_MASK 0xfffffffful
#define I3C_IBI_SIR_REQ_REJECT_READ_MASK 0xfffffffful
#define I3C_IBI_SIR_REQ_REJECT_WRITE_MASK 0xfffffffful
/* Register member: i3c.RESET_CTRL                                         */
/* Register type referenced: i3c::RESET_CTRL                               */
/* Register template referenced: i3c::RESET_CTRL                           */
#define I3C_RESET_CTRL_OFFSET 0x34u
#define I3C_RESET_CTRL_BYTE_OFFSET 0x34u
#define I3C_RESET_CTRL_READ_ACCESS 1u
#define I3C_RESET_CTRL_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_RESET_VALUE 0x00000000ul
#define I3C_RESET_CTRL_RESET_MASK 0xfffffffful
#define I3C_RESET_CTRL_READ_MASK 0xfffffffful
#define I3C_RESET_CTRL_WRITE_MASK 0x0000003ful
/* Register member: i3c.SLV_EVENT_CTRL                                     */
/* Register type referenced: i3c::SLV_EVENT_CTRL                           */
/* Register template referenced: i3c::SLV_EVENT_CTRL                       */
#define I3C_SLV_EVENT_CTRL_OFFSET 0x38u
#define I3C_SLV_EVENT_CTRL_BYTE_OFFSET 0x38u
#define I3C_SLV_EVENT_CTRL_READ_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_WRITE_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_RESET_VALUE 0x00000000ul
#define I3C_SLV_EVENT_CTRL_RESET_MASK 0xfffffffful
#define I3C_SLV_EVENT_CTRL_READ_MASK 0xfffffffful
#define I3C_SLV_EVENT_CTRL_WRITE_MASK 0x000000c0ul
/* Register member: i3c.INTR_STATUS                                        */
/* Register type referenced: i3c::INTR_STATUS                              */
/* Register template referenced: i3c::INTR_STATUS                          */
#define I3C_INTR_STATUS_OFFSET 0x3cu
#define I3C_INTR_STATUS_BYTE_OFFSET 0x3cu
#define I3C_INTR_STATUS_READ_ACCESS 1u
#define I3C_INTR_STATUS_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_RESET_VALUE 0x00000000ul
#define I3C_INTR_STATUS_RESET_MASK 0xfffffffful
#define I3C_INTR_STATUS_READ_MASK 0xfffffffful
#define I3C_INTR_STATUS_WRITE_MASK 0x0000023ful
/* Register member: i3c.INTR_STATUS_EN                                     */
/* Register type referenced: i3c::INTR_STATUS_EN                           */
/* Register template referenced: i3c::INTR_STATUS_EN                       */
#define I3C_INTR_STATUS_EN_OFFSET 0x40u
#define I3C_INTR_STATUS_EN_BYTE_OFFSET 0x40u
#define I3C_INTR_STATUS_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_RESET_VALUE 0x00000000ul
#define I3C_INTR_STATUS_EN_RESET_MASK 0xfffffffful
#define I3C_INTR_STATUS_EN_READ_MASK 0xfffffffful
#define I3C_INTR_STATUS_EN_WRITE_MASK 0x0000023ful
/* Register member: i3c.INTR_SIGNAL_EN                                     */
/* Register type referenced: i3c::INTR_SIGNAL_EN                           */
/* Register template referenced: i3c::INTR_SIGNAL_EN                       */
#define I3C_INTR_SIGNAL_EN_OFFSET 0x44u
#define I3C_INTR_SIGNAL_EN_BYTE_OFFSET 0x44u
#define I3C_INTR_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_RESET_VALUE 0x00000000ul
#define I3C_INTR_SIGNAL_EN_RESET_MASK 0xfffffffful
#define I3C_INTR_SIGNAL_EN_READ_MASK 0xfffffffful
#define I3C_INTR_SIGNAL_EN_WRITE_MASK 0x0000023ful
/* Register member: i3c.INTR_FORCE                                         */
/* Register type referenced: i3c::INTR_FORCE                               */
/* Register template referenced: i3c::INTR_FORCE                           */
#define I3C_INTR_FORCE_OFFSET 0x48u
#define I3C_INTR_FORCE_BYTE_OFFSET 0x48u
#define I3C_INTR_FORCE_READ_ACCESS 0u
#define I3C_INTR_FORCE_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_RESET_VALUE 0x00000000ul
#define I3C_INTR_FORCE_RESET_MASK 0xfffffffful
#define I3C_INTR_FORCE_READ_MASK 0x00000000ul
#define I3C_INTR_FORCE_WRITE_MASK 0x0000023ful
/* Register member: i3c.QUEUE_STATUS_LEVEL                                 */
/* Register type referenced: i3c::QUEUE_STATUS_LEVEL                       */
/* Register template referenced: i3c::QUEUE_STATUS_LEVEL                   */
#define I3C_QUEUE_STATUS_LEVEL_OFFSET 0x4cu
#define I3C_QUEUE_STATUS_LEVEL_BYTE_OFFSET 0x4cu
#define I3C_QUEUE_STATUS_LEVEL_READ_ACCESS 1u
#define I3C_QUEUE_STATUS_LEVEL_WRITE_ACCESS 0u
#define I3C_QUEUE_STATUS_LEVEL_RESET_VALUE 0x00000002ul
#define I3C_QUEUE_STATUS_LEVEL_RESET_MASK 0xfffffffful
#define I3C_QUEUE_STATUS_LEVEL_READ_MASK 0xfffffffful
#define I3C_QUEUE_STATUS_LEVEL_WRITE_MASK 0x00000000ul
/* Register member: i3c.DATA_BUFFER_STATUS_LEVEL                           */
/* Register type referenced: i3c::DATA_BUFFER_STATUS_LEVEL                 */
/* Register template referenced: i3c::DATA_BUFFER_STATUS_LEVEL             */
#define I3C_DATA_BUFFER_STATUS_LEVEL_OFFSET 0x50u
#define I3C_DATA_BUFFER_STATUS_LEVEL_BYTE_OFFSET 0x50u
#define I3C_DATA_BUFFER_STATUS_LEVEL_READ_ACCESS 1u
#define I3C_DATA_BUFFER_STATUS_LEVEL_WRITE_ACCESS 0u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RESET_VALUE 0x00000010ul
#define I3C_DATA_BUFFER_STATUS_LEVEL_RESET_MASK 0xfffffffful
#define I3C_DATA_BUFFER_STATUS_LEVEL_READ_MASK 0xfffffffful
#define I3C_DATA_BUFFER_STATUS_LEVEL_WRITE_MASK 0x00000000ul
/* Register member: i3c.PRESENT_STATE                                      */
/* Register type referenced: i3c::PRESENT_STATE                            */
/* Register template referenced: i3c::PRESENT_STATE                        */
#define I3C_PRESENT_STATE_OFFSET 0x54u
#define I3C_PRESENT_STATE_BYTE_OFFSET 0x54u
#define I3C_PRESENT_STATE_READ_ACCESS 1u
#define I3C_PRESENT_STATE_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_RESET_VALUE 0x10000003ul
#define I3C_PRESENT_STATE_RESET_MASK 0xfffffffful
#define I3C_PRESENT_STATE_READ_MASK 0xfffffffful
#define I3C_PRESENT_STATE_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEVICE_ADDR_TABLE_POINTER                          */
/* Register type referenced: i3c::DEVICE_ADDR_TABLE_POINTER                */
/* Register template referenced: i3c::DEVICE_ADDR_TABLE_POINTER            */
#define I3C_DEVICE_ADDR_TABLE_POINTER_OFFSET 0x5cu
#define I3C_DEVICE_ADDR_TABLE_POINTER_BYTE_OFFSET 0x5cu
#define I3C_DEVICE_ADDR_TABLE_POINTER_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_TABLE_POINTER_WRITE_ACCESS 0u
#define I3C_DEVICE_ADDR_TABLE_POINTER_RESET_VALUE 0x00020220ul
#define I3C_DEVICE_ADDR_TABLE_POINTER_RESET_MASK 0xfffffffful
#define I3C_DEVICE_ADDR_TABLE_POINTER_READ_MASK 0xfffffffful
#define I3C_DEVICE_ADDR_TABLE_POINTER_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE_POINTER                             */
/* Register type referenced: i3c::DEV_CHAR_TABLE_POINTER                   */
/* Register template referenced: i3c::DEV_CHAR_TABLE_POINTER               */
#define I3C_DEV_CHAR_TABLE_POINTER_OFFSET 0x60u
#define I3C_DEV_CHAR_TABLE_POINTER_BYTE_OFFSET 0x60u
#define I3C_DEV_CHAR_TABLE_POINTER_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_WRITE_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_RESET_VALUE 0x00008200ul
#define I3C_DEV_CHAR_TABLE_POINTER_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE_POINTER_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE_POINTER_WRITE_MASK 0x00080000ul
/* Register member: i3c.VENDOR_SPECIFIC_REG_POINTER                        */
/* Register type referenced: i3c::VENDOR_SPECIFIC_REG_POINTER              */
/* Register template referenced: i3c::VENDOR_SPECIFIC_REG_POINTER          */
#define I3C_VENDOR_SPECIFIC_REG_POINTER_OFFSET 0x6cu
#define I3C_VENDOR_SPECIFIC_REG_POINTER_BYTE_OFFSET 0x6cu
#define I3C_VENDOR_SPECIFIC_REG_POINTER_READ_ACCESS 1u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_WRITE_ACCESS 0u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_RESET_VALUE 0x000000b0ul
#define I3C_VENDOR_SPECIFIC_REG_POINTER_RESET_MASK 0xfffffffful
#define I3C_VENDOR_SPECIFIC_REG_POINTER_READ_MASK 0xfffffffful
#define I3C_VENDOR_SPECIFIC_REG_POINTER_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEVICE_CTRL_EXTENDED                               */
/* Register type referenced: i3c::DEVICE_CTRL_EXTENDED                     */
/* Register template referenced: i3c::DEVICE_CTRL_EXTENDED                 */
#define I3C_DEVICE_CTRL_EXTENDED_OFFSET 0xb0u
#define I3C_DEVICE_CTRL_EXTENDED_BYTE_OFFSET 0xb0u
#define I3C_DEVICE_CTRL_EXTENDED_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_EXTENDED_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_EXTENDED_RESET_VALUE 0x00000000ul
#define I3C_DEVICE_CTRL_EXTENDED_RESET_MASK 0xfffffffful
#define I3C_DEVICE_CTRL_EXTENDED_READ_MASK 0xfffffffful
#define I3C_DEVICE_CTRL_EXTENDED_WRITE_MASK 0x00000003ul
/* Register member: i3c.SCL_I3C_OD_TIMING                                  */
/* Register type referenced: i3c::SCL_I3C_OD_TIMING                        */
/* Register template referenced: i3c::SCL_I3C_OD_TIMING                    */
#define I3C_SCL_I3C_OD_TIMING_OFFSET 0xb4u
#define I3C_SCL_I3C_OD_TIMING_BYTE_OFFSET 0xb4u
#define I3C_SCL_I3C_OD_TIMING_READ_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_RESET_VALUE 0x000a0010ul
#define I3C_SCL_I3C_OD_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_I3C_OD_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_I3C_OD_TIMING_WRITE_MASK 0x00ff00fful
/* Register member: i3c.SCL_I3C_PP_TIMING                                  */
/* Register type referenced: i3c::SCL_I3C_PP_TIMING                        */
/* Register template referenced: i3c::SCL_I3C_PP_TIMING                    */
#define I3C_SCL_I3C_PP_TIMING_OFFSET 0xb8u
#define I3C_SCL_I3C_PP_TIMING_BYTE_OFFSET 0xb8u
#define I3C_SCL_I3C_PP_TIMING_READ_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_RESET_VALUE 0x000a000aul
#define I3C_SCL_I3C_PP_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_I3C_PP_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_I3C_PP_TIMING_WRITE_MASK 0x00ff00fful
/* Register member: i3c.SCL_I2C_FM_TIMING                                  */
/* Register type referenced: i3c::SCL_I2C_FM_TIMING                        */
/* Register template referenced: i3c::SCL_I2C_FM_TIMING                    */
#define I3C_SCL_I2C_FM_TIMING_OFFSET 0xbcu
#define I3C_SCL_I2C_FM_TIMING_BYTE_OFFSET 0xbcu
#define I3C_SCL_I2C_FM_TIMING_READ_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_RESET_VALUE 0x00100010ul
#define I3C_SCL_I2C_FM_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_I2C_FM_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_I2C_FM_TIMING_WRITE_MASK 0xfffffffful
/* Register member: i3c.SCL_I2C_FMP_TIMING                                 */
/* Register type referenced: i3c::SCL_I2C_FMP_TIMING                       */
/* Register template referenced: i3c::SCL_I2C_FMP_TIMING                   */
#define I3C_SCL_I2C_FMP_TIMING_OFFSET 0xc0u
#define I3C_SCL_I2C_FMP_TIMING_BYTE_OFFSET 0xc0u
#define I3C_SCL_I2C_FMP_TIMING_READ_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_RESET_VALUE 0x00100010ul
#define I3C_SCL_I2C_FMP_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_I2C_FMP_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_I2C_FMP_TIMING_WRITE_MASK 0x00fffffful
/* Register member: i3c.SCL_EXT_LCNT_TIMING                                */
/* Register type referenced: i3c::SCL_EXT_LCNT_TIMING                      */
/* Register template referenced: i3c::SCL_EXT_LCNT_TIMING                  */
#define I3C_SCL_EXT_LCNT_TIMING_OFFSET 0xc8u
#define I3C_SCL_EXT_LCNT_TIMING_BYTE_OFFSET 0xc8u
#define I3C_SCL_EXT_LCNT_TIMING_READ_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_RESET_VALUE 0x20202020ul
#define I3C_SCL_EXT_LCNT_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_EXT_LCNT_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_EXT_LCNT_TIMING_WRITE_MASK 0xfffffffful
/* Register member: i3c.SCL_EXT_TERMN_LCNT_TIMING                          */
/* Register type referenced: i3c::SCL_EXT_TERMN_LCNT_TIMING                */
/* Register template referenced: i3c::SCL_EXT_TERMN_LCNT_TIMING            */
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_OFFSET 0xccu
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_BYTE_OFFSET 0xccu
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_READ_ACCESS 1u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_WRITE_ACCESS 1u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_RESET_VALUE 0x00000000ul
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_RESET_MASK 0xfffffffful
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_READ_MASK 0xfffffffful
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_WRITE_MASK 0x0000000ful
/* Register member: i3c.BUS_FREE_TIMING                                    */
/* Register type referenced: i3c::BUS_FREE_TIMING                          */
/* Register template referenced: i3c::BUS_FREE_TIMING                      */
#define I3C_BUS_FREE_TIMING_OFFSET 0xd4u
#define I3C_BUS_FREE_TIMING_BYTE_OFFSET 0xd4u
#define I3C_BUS_FREE_TIMING_READ_ACCESS 1u
#define I3C_BUS_FREE_TIMING_WRITE_ACCESS 1u
#define I3C_BUS_FREE_TIMING_RESET_VALUE 0x00000020ul
#define I3C_BUS_FREE_TIMING_RESET_MASK 0xfffffffful
#define I3C_BUS_FREE_TIMING_READ_MASK 0xfffffffful
#define I3C_BUS_FREE_TIMING_WRITE_MASK 0x0000fffful
/* Register member: i3c.I3C_VER_ID                                         */
/* Register type referenced: i3c::I3C_VER_ID                               */
/* Register template referenced: i3c::I3C_VER_ID                           */
#define I3C_I3C_VER_ID_OFFSET 0xe0u
#define I3C_I3C_VER_ID_BYTE_OFFSET 0xe0u
#define I3C_I3C_VER_ID_READ_ACCESS 1u
#define I3C_I3C_VER_ID_WRITE_ACCESS 0u
#define I3C_I3C_VER_ID_RESET_VALUE 0x3130302aul
#define I3C_I3C_VER_ID_RESET_MASK 0xfffffffful
#define I3C_I3C_VER_ID_READ_MASK 0xfffffffful
#define I3C_I3C_VER_ID_WRITE_MASK 0x00000000ul
/* Register member: i3c.I3C_VER_TYPE                                       */
/* Register type referenced: i3c::I3C_VER_TYPE                             */
/* Register template referenced: i3c::I3C_VER_TYPE                         */
#define I3C_I3C_VER_TYPE_OFFSET 0xe4u
#define I3C_I3C_VER_TYPE_BYTE_OFFSET 0xe4u
#define I3C_I3C_VER_TYPE_READ_ACCESS 1u
#define I3C_I3C_VER_TYPE_WRITE_ACCESS 0u
#define I3C_I3C_VER_TYPE_RESET_VALUE 0x65613632ul
#define I3C_I3C_VER_TYPE_RESET_MASK 0xfffffffful
#define I3C_I3C_VER_TYPE_READ_MASK 0xfffffffful
#define I3C_I3C_VER_TYPE_WRITE_MASK 0x00000000ul
/* Register member: i3c.EXTENDED_CAPABILITY                                */
/* Register type referenced: i3c::EXTENDED_CAPABILITY                      */
/* Register template referenced: i3c::EXTENDED_CAPABILITY                  */
#define I3C_EXTENDED_CAPABILITY_OFFSET 0xe8u
#define I3C_EXTENDED_CAPABILITY_BYTE_OFFSET 0xe8u
#define I3C_EXTENDED_CAPABILITY_READ_ACCESS 1u
#define I3C_EXTENDED_CAPABILITY_WRITE_ACCESS 0u
#define I3C_EXTENDED_CAPABILITY_RESET_VALUE 0x00000239ul
#define I3C_EXTENDED_CAPABILITY_RESET_MASK 0xfffffffful
#define I3C_EXTENDED_CAPABILITY_READ_MASK 0xfffffffful
#define I3C_EXTENDED_CAPABILITY_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE1_LOC1                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE1_LOC1                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE1_LOC1                 */
#define I3C_DEV_CHAR_TABLE1_LOC1_OFFSET 0x200u
#define I3C_DEV_CHAR_TABLE1_LOC1_BYTE_OFFSET 0x200u
#define I3C_DEV_CHAR_TABLE1_LOC1_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC1_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC1_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE1_LOC1_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC1_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC1_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE1_LOC2                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE1_LOC2                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE1_LOC2                 */
#define I3C_DEV_CHAR_TABLE1_LOC2_OFFSET 0x204u
#define I3C_DEV_CHAR_TABLE1_LOC2_BYTE_OFFSET 0x204u
#define I3C_DEV_CHAR_TABLE1_LOC2_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC2_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC2_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE1_LOC2_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC2_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC2_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE1_LOC3                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE1_LOC3                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE1_LOC3                 */
#define I3C_DEV_CHAR_TABLE1_LOC3_OFFSET 0x208u
#define I3C_DEV_CHAR_TABLE1_LOC3_BYTE_OFFSET 0x208u
#define I3C_DEV_CHAR_TABLE1_LOC3_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC3_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC3_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE1_LOC3_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC3_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC3_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE1_LOC4                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE1_LOC4                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE1_LOC4                 */
#define I3C_DEV_CHAR_TABLE1_LOC4_OFFSET 0x20cu
#define I3C_DEV_CHAR_TABLE1_LOC4_BYTE_OFFSET 0x20cu
#define I3C_DEV_CHAR_TABLE1_LOC4_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC4_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC4_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE1_LOC4_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC4_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC4_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE2_LOC1                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE2_LOC1                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE2_LOC1                 */
#define I3C_DEV_CHAR_TABLE2_LOC1_OFFSET 0x210u
#define I3C_DEV_CHAR_TABLE2_LOC1_BYTE_OFFSET 0x210u
#define I3C_DEV_CHAR_TABLE2_LOC1_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC1_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC1_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE2_LOC1_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC1_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC1_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE2_LOC2                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE2_LOC2                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE2_LOC2                 */
#define I3C_DEV_CHAR_TABLE2_LOC2_OFFSET 0x214u
#define I3C_DEV_CHAR_TABLE2_LOC2_BYTE_OFFSET 0x214u
#define I3C_DEV_CHAR_TABLE2_LOC2_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC2_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC2_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE2_LOC2_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC2_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC2_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE2_LOC3                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE2_LOC3                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE2_LOC3                 */
#define I3C_DEV_CHAR_TABLE2_LOC3_OFFSET 0x218u
#define I3C_DEV_CHAR_TABLE2_LOC3_BYTE_OFFSET 0x218u
#define I3C_DEV_CHAR_TABLE2_LOC3_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC3_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC3_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE2_LOC3_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC3_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC3_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_CHAR_TABLE2_LOC4                               */
/* Register type referenced: i3c::DEV_CHAR_TABLE2_LOC4                     */
/* Register template referenced: i3c::DEV_CHAR_TABLE2_LOC4                 */
#define I3C_DEV_CHAR_TABLE2_LOC4_OFFSET 0x21cu
#define I3C_DEV_CHAR_TABLE2_LOC4_BYTE_OFFSET 0x21cu
#define I3C_DEV_CHAR_TABLE2_LOC4_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC4_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC4_RESET_VALUE 0x00000000ul
#define I3C_DEV_CHAR_TABLE2_LOC4_RESET_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC4_READ_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC4_WRITE_MASK 0x00000000ul
/* Register member: i3c.DEV_ADDR_TABLE_LOC1                                */
/* Register type referenced: i3c::DEV_ADDR_TABLE_LOC1                      */
/* Register template referenced: i3c::DEV_ADDR_TABLE_LOC1                  */
#define I3C_DEV_ADDR_TABLE_LOC1_OFFSET 0x220u
#define I3C_DEV_ADDR_TABLE_LOC1_BYTE_OFFSET 0x220u
#define I3C_DEV_ADDR_TABLE_LOC1_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_RESET_VALUE 0x00000000ul
#define I3C_DEV_ADDR_TABLE_LOC1_RESET_MASK 0xfffffffful
#define I3C_DEV_ADDR_TABLE_LOC1_READ_MASK 0xfffffffful
#define I3C_DEV_ADDR_TABLE_LOC1_WRITE_MASK 0xe0ff007ful
/* Register member: i3c.DEV_ADDR_TABLE_LOC2                                */
/* Register type referenced: i3c::DEV_ADDR_TABLE_LOC2                      */
/* Register template referenced: i3c::DEV_ADDR_TABLE_LOC2                  */
#define I3C_DEV_ADDR_TABLE_LOC2_OFFSET 0x224u
#define I3C_DEV_ADDR_TABLE_LOC2_BYTE_OFFSET 0x224u
#define I3C_DEV_ADDR_TABLE_LOC2_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_RESET_VALUE 0x00000000ul
#define I3C_DEV_ADDR_TABLE_LOC2_RESET_MASK 0xfffffffful
#define I3C_DEV_ADDR_TABLE_LOC2_READ_MASK 0xfffffffful
#define I3C_DEV_ADDR_TABLE_LOC2_WRITE_MASK 0xe0ff007ful

/* Register type: i3c::DEVICE_CTRL                                         */
/* Register template: i3c::DEVICE_CTRL                                     */
/* Source filename: pu_i3c.csr, line: 23                                   */
/* Field member: i3c::DEVICE_CTRL.ENABLE                                   */
/* Source filename: pu_i3c.csr, line: 182                                  */
#define I3C_DEVICE_CTRL_ENABLE_MSB 31u
#define I3C_DEVICE_CTRL_ENABLE_LSB 31u
#define I3C_DEVICE_CTRL_ENABLE_WIDTH 1u
#define I3C_DEVICE_CTRL_ENABLE_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_ENABLE_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_ENABLE_RESET 0x0u
#define I3C_DEVICE_CTRL_ENABLE_FIELD_MASK 0x80000000ul
#define I3C_DEVICE_CTRL_ENABLE_GET(x) (((x) & 0x80000000ul) >> 31)
#define I3C_DEVICE_CTRL_ENABLE_SET(x) (((x) << 31) & 0x80000000ul)
#define I3C_DEVICE_CTRL_ENABLE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: i3c::DEVICE_CTRL.RESUME                                   */
/* Source filename: pu_i3c.csr, line: 155                                  */
#define I3C_DEVICE_CTRL_RESUME_MSB 30u
#define I3C_DEVICE_CTRL_RESUME_LSB 30u
#define I3C_DEVICE_CTRL_RESUME_WIDTH 1u
#define I3C_DEVICE_CTRL_RESUME_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_RESUME_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_RESUME_RESET 0x0u
#define I3C_DEVICE_CTRL_RESUME_FIELD_MASK 0x40000000ul
#define I3C_DEVICE_CTRL_RESUME_GET(x) (((x) & 0x40000000ul) >> 30)
#define I3C_DEVICE_CTRL_RESUME_SET(x) (((x) << 30) & 0x40000000ul)
#define I3C_DEVICE_CTRL_RESUME_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: i3c::DEVICE_CTRL.ABORT                                    */
/* Source filename: pu_i3c.csr, line: 133                                  */
#define I3C_DEVICE_CTRL_ABORT_MSB 29u
#define I3C_DEVICE_CTRL_ABORT_LSB 29u
#define I3C_DEVICE_CTRL_ABORT_WIDTH 1u
#define I3C_DEVICE_CTRL_ABORT_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_ABORT_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_ABORT_RESET 0x0u
#define I3C_DEVICE_CTRL_ABORT_FIELD_MASK 0x20000000ul
#define I3C_DEVICE_CTRL_ABORT_GET(x) (((x) & 0x20000000ul) >> 29)
#define I3C_DEVICE_CTRL_ABORT_SET(x) (((x) << 29) & 0x20000000ul)
#define I3C_DEVICE_CTRL_ABORT_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: i3c::DEVICE_CTRL.HOT_JOIN_CTRL                            */
/* Source filename: pu_i3c.csr, line: 102                                  */
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_MSB 8u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_LSB 8u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_WIDTH 1u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_RESET 0x0u
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_FIELD_MASK 0x00000100ul
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_GET(x) (((x) & 0x00000100ul) >> 8)
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_SET(x) (((x) << 8) & 0x00000100ul)
#define I3C_DEVICE_CTRL_HOT_JOIN_CTRL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: i3c::DEVICE_CTRL.I2C_SLAVE_PRESENT                        */
/* Source filename: pu_i3c.csr, line: 68                                   */
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_MSB 7u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_LSB 7u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_WIDTH 1u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_RESET 0x0u
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_FIELD_MASK 0x00000080ul
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_GET(x) (((x) & 0x00000080ul) >> 7)
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_SET(x) (((x) << 7) & 0x00000080ul)
#define I3C_DEVICE_CTRL_I2C_SLAVE_PRESENT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: i3c::DEVICE_CTRL.IBA_INCLUDE                              */
/* Source filename: pu_i3c.csr, line: 35                                   */
#define I3C_DEVICE_CTRL_IBA_INCLUDE_MSB 0u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_LSB 0u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_WIDTH 1u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_RESET 0x0u
#define I3C_DEVICE_CTRL_IBA_INCLUDE_FIELD_MASK 0x00000001ul
#define I3C_DEVICE_CTRL_IBA_INCLUDE_GET(x) ((x) & 0x00000001ul)
#define I3C_DEVICE_CTRL_IBA_INCLUDE_SET(x) ((x) & 0x00000001ul)
#define I3C_DEVICE_CTRL_IBA_INCLUDE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::DEVICE_ADDR                                         */
/* Register template: i3c::DEVICE_ADDR                                     */
/* Source filename: pu_i3c.csr, line: 206                                  */
/* Field member: i3c::DEVICE_ADDR.DYNAMIC_ADDR_VALID                       */
/* Source filename: pu_i3c.csr, line: 238                                  */
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MSB 31u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_LSB 31u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_WIDTH 1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_WRITE_ACCESS 1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_RESET 0x1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_FIELD_MASK 0x80000000ul
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_VALID_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: i3c::DEVICE_ADDR.DYNAMIC_ADDR                             */
/* Source filename: pu_i3c.csr, line: 218                                  */
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_MSB 22u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_LSB 16u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_WIDTH 7u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_WRITE_ACCESS 1u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_RESET 0x00u
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_FIELD_MASK 0x007f0000ul
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_GET(x) (((x) & 0x007f0000ul) >> 16)
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_SET(x) (((x) << 16) & 0x007f0000ul)
#define I3C_DEVICE_ADDR_DYNAMIC_ADDR_MODIFY(r, x) \
   ((((x) << 16) & 0x007f0000ul) | ((r) & 0xff80fffful))

/* Register type: i3c::HW_CAPABILITY                                       */
/* Register template: i3c::HW_CAPABILITY                                   */
/* Source filename: pu_i3c.csr, line: 270                                  */
/* Field member: i3c::HW_CAPABILITY.HDR_TS_EN                              */
/* Source filename: pu_i3c.csr, line: 313                                  */
#define I3C_HW_CAPABILITY_HDR_TS_EN_MSB 9u
#define I3C_HW_CAPABILITY_HDR_TS_EN_LSB 9u
#define I3C_HW_CAPABILITY_HDR_TS_EN_WIDTH 1u
#define I3C_HW_CAPABILITY_HDR_TS_EN_READ_ACCESS 1u
#define I3C_HW_CAPABILITY_HDR_TS_EN_WRITE_ACCESS 0u
#define I3C_HW_CAPABILITY_HDR_TS_EN_RESET 0x0u
#define I3C_HW_CAPABILITY_HDR_TS_EN_FIELD_MASK 0x00000200ul
#define I3C_HW_CAPABILITY_HDR_TS_EN_GET(x) (((x) & 0x00000200ul) >> 9)
#define I3C_HW_CAPABILITY_HDR_TS_EN_SET(x) (((x) << 9) & 0x00000200ul)
#define I3C_HW_CAPABILITY_HDR_TS_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: i3c::HW_CAPABILITY.HDR_DDR_EN                             */
/* Source filename: pu_i3c.csr, line: 298                                  */
#define I3C_HW_CAPABILITY_HDR_DDR_EN_MSB 8u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_LSB 8u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_WIDTH 1u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_READ_ACCESS 1u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_WRITE_ACCESS 0u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_RESET 0x0u
#define I3C_HW_CAPABILITY_HDR_DDR_EN_FIELD_MASK 0x00000100ul
#define I3C_HW_CAPABILITY_HDR_DDR_EN_GET(x) (((x) & 0x00000100ul) >> 8)
#define I3C_HW_CAPABILITY_HDR_DDR_EN_SET(x) (((x) << 8) & 0x00000100ul)
#define I3C_HW_CAPABILITY_HDR_DDR_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: i3c::HW_CAPABILITY.DAA_EN                                 */
/* Source filename: pu_i3c.csr, line: 281                                  */
#define I3C_HW_CAPABILITY_DAA_EN_MSB 0u
#define I3C_HW_CAPABILITY_DAA_EN_LSB 0u
#define I3C_HW_CAPABILITY_DAA_EN_WIDTH 1u
#define I3C_HW_CAPABILITY_DAA_EN_READ_ACCESS 1u
#define I3C_HW_CAPABILITY_DAA_EN_WRITE_ACCESS 0u
#define I3C_HW_CAPABILITY_DAA_EN_RESET 0x1u
#define I3C_HW_CAPABILITY_DAA_EN_FIELD_MASK 0x00000001ul
#define I3C_HW_CAPABILITY_DAA_EN_GET(x) ((x) & 0x00000001ul)
#define I3C_HW_CAPABILITY_DAA_EN_SET(x) ((x) & 0x00000001ul)
#define I3C_HW_CAPABILITY_DAA_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::COMMAND_QUEUE_PORT                                  */
/* Register template: i3c::COMMAND_QUEUE_PORT                              */
/* Source filename: pu_i3c.csr, line: 329                                  */
/* Field member: i3c::COMMAND_QUEUE_PORT.COMMAND                           */
/* Source filename: pu_i3c.csr, line: 353                                  */
#define I3C_COMMAND_QUEUE_PORT_COMMAND_MSB 31u
#define I3C_COMMAND_QUEUE_PORT_COMMAND_LSB 0u
#define I3C_COMMAND_QUEUE_PORT_COMMAND_WIDTH 32u
#define I3C_COMMAND_QUEUE_PORT_COMMAND_READ_ACCESS 0u
#define I3C_COMMAND_QUEUE_PORT_COMMAND_WRITE_ACCESS 1u
#define I3C_COMMAND_QUEUE_PORT_COMMAND_RESET 0x00000000ul
#define I3C_COMMAND_QUEUE_PORT_COMMAND_FIELD_MASK 0xfffffffful
#define I3C_COMMAND_QUEUE_PORT_COMMAND_GET(x) ((x) & 0xfffffffful)
#define I3C_COMMAND_QUEUE_PORT_COMMAND_SET(x) ((x) & 0xfffffffful)
#define I3C_COMMAND_QUEUE_PORT_COMMAND_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: i3c::RESPONSE_QUEUE_PORT                                 */
/* Register template: i3c::RESPONSE_QUEUE_PORT                             */
/* Source filename: pu_i3c.csr, line: 364                                  */
/* Field member: i3c::RESPONSE_QUEUE_PORT.RESPONSE                         */
/* Source filename: pu_i3c.csr, line: 389                                  */
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_MSB 31u
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_LSB 0u
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_WIDTH 32u
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_READ_ACCESS 1u
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_WRITE_ACCESS 0u
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_RESET 0x00000000ul
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_FIELD_MASK 0xfffffffful
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_GET(x) ((x) & 0xfffffffful)
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_SET(x) ((x) & 0xfffffffful)
#define I3C_RESPONSE_QUEUE_PORT_RESPONSE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Union type: i3c::TX_DATA_PORT                                           */
/* Union template: i3c::TX_DATA_PORT                                       */
/* Source filename: pu_i3c.csr, line: 400                                  */
#define I3C_TX_DATA_PORT_SIZE 0x4u
#define I3C_TX_DATA_PORT_BYTE_SIZE 0x4u
/* Register member: i3c::TX_DATA_PORT.TX_DATA_PORT                         */
/* Register type referenced: i3c::TX_DATA_PORT::TX_DATA_PORT               */
/* Register template referenced: i3c::TX_DATA_PORT::TX_DATA_PORT           */
#define I3C_TX_DATA_PORT_TX_DATA_PORT_OFFSET 0x0u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_BYTE_OFFSET 0x0u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_READ_ACCESS 0u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_WRITE_ACCESS 1u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_RESET_VALUE 0x00000000ul
#define I3C_TX_DATA_PORT_TX_DATA_PORT_RESET_MASK 0xfffffffful
#define I3C_TX_DATA_PORT_TX_DATA_PORT_READ_MASK 0x00000000ul
#define I3C_TX_DATA_PORT_TX_DATA_PORT_WRITE_MASK 0xfffffffful
/* Register member: i3c::TX_DATA_PORT.RX_DATA_PORT                         */
/* Register type referenced: i3c::TX_DATA_PORT::RX_DATA_PORT               */
/* Register template referenced: i3c::TX_DATA_PORT::RX_DATA_PORT           */
#define I3C_TX_DATA_PORT_RX_DATA_PORT_OFFSET 0x0u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_BYTE_OFFSET 0x0u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_READ_ACCESS 1u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_WRITE_ACCESS 0u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RESET_VALUE 0x00000000ul
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RESET_MASK 0xfffffffful
#define I3C_TX_DATA_PORT_RX_DATA_PORT_READ_MASK 0xfffffffful
#define I3C_TX_DATA_PORT_RX_DATA_PORT_WRITE_MASK 0x00000000ul

/* Register type: i3c::TX_DATA_PORT::TX_DATA_PORT                          */
/* Register template: i3c::TX_DATA_PORT::TX_DATA_PORT                      */
/* Source filename: pu_i3c.csr, line: 402                                  */
/* Field member: i3c::TX_DATA_PORT::TX_DATA_PORT.TX_DATA_PORT              */
/* Source filename: pu_i3c.csr, line: 416                                  */
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_MSB 31u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_LSB 0u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_WIDTH 32u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_READ_ACCESS 0u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_WRITE_ACCESS 1u
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_RESET 0x00000000ul
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_FIELD_MASK 0xfffffffful
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_GET(x) \
   ((x) & 0xfffffffful)
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_SET(x) \
   ((x) & 0xfffffffful)
#define I3C_TX_DATA_PORT_TX_DATA_PORT_TX_DATA_PORT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: i3c::TX_DATA_PORT::RX_DATA_PORT                          */
/* Register template: i3c::TX_DATA_PORT::RX_DATA_PORT                      */
/* Source filename: pu_i3c.csr, line: 434                                  */
/* Field member: i3c::TX_DATA_PORT::RX_DATA_PORT.RX_DATA_PORT              */
/* Source filename: pu_i3c.csr, line: 452                                  */
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_MSB 31u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_LSB 0u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_WIDTH 32u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_READ_ACCESS 1u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_WRITE_ACCESS 0u
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_RESET 0x00000000ul
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_FIELD_MASK 0xfffffffful
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_GET(x) \
   ((x) & 0xfffffffful)
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_SET(x) \
   ((x) & 0xfffffffful)
#define I3C_TX_DATA_PORT_RX_DATA_PORT_RX_DATA_PORT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Union type: i3c::IBI_QUEUE_STATUS                                       */
/* Union template: i3c::IBI_QUEUE_STATUS                                   */
/* Source filename: pu_i3c.csr, line: 471                                  */
#define I3C_IBI_QUEUE_STATUS_SIZE 0x4u
#define I3C_IBI_QUEUE_STATUS_BYTE_SIZE 0x4u
/* Register member: i3c::IBI_QUEUE_STATUS.IBI_QUEUE_STATUS                 */
/* Register type referenced: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS       */
/* Register template referenced: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS   */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_OFFSET 0x0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_BYTE_OFFSET 0x0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_RESET_VALUE 0x00000000ul
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_RESET_MASK 0xfffffffful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_READ_MASK 0xfffffffful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_WRITE_MASK 0x00000000ul
/* Register member: i3c::IBI_QUEUE_STATUS.IBI_QUEUE_DATA                   */
/* Register type referenced: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_DATA         */
/* Register template referenced: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_DATA     */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_OFFSET 0x0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_BYTE_OFFSET 0x0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_RESET_VALUE 0x00000000ul
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_RESET_MASK 0xfffffffful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_READ_MASK 0xfffffffful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_WRITE_MASK 0x00000000ul

/* Register type: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS                  */
/* Register template: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS              */
/* Source filename: pu_i3c.csr, line: 473                                  */
/* Field member: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS.IBI_STS           */
/* Source filename: pu_i3c.csr, line: 516                                  */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_MSB 31u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_LSB 28u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_WIDTH 4u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_RESET 0x0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_FIELD_MASK 0xf0000000ul
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_GET(x) \
   (((x) & 0xf0000000ul) >> 28)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_SET(x) \
   (((x) << 28) & 0xf0000000ul)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_STS_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000ul) | ((r) & 0x0ffffffful))
/* Field member: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS.IBI_ID            */
/* Source filename: pu_i3c.csr, line: 500                                  */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_MSB 15u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_LSB 8u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_WIDTH 8u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_RESET 0x00u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_FIELD_MASK 0x0000ff00ul
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_GET(x) \
   (((x) & 0x0000ff00ul) >> 8)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_SET(x) \
   (((x) << 8) & 0x0000ff00ul)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_IBI_ID_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_STATUS.DATA_LENGTH       */
/* Source filename: pu_i3c.csr, line: 487                                  */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_MSB 7u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_LSB 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_WIDTH 8u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_RESET 0x00u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_FIELD_MASK 0x000000fful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_GET(x) \
   ((x) & 0x000000fful)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_SET(x) \
   ((x) & 0x000000fful)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_STATUS_DATA_LENGTH_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_DATA                    */
/* Register template: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_DATA                */
/* Source filename: pu_i3c.csr, line: 533                                  */
/* Field member: i3c::IBI_QUEUE_STATUS::IBI_QUEUE_DATA.IBI_DATA            */
/* Source filename: pu_i3c.csr, line: 547                                  */
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_MSB 31u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_LSB 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_WIDTH 32u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_READ_ACCESS 1u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_WRITE_ACCESS 0u
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_RESET 0x00000000ul
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_FIELD_MASK 0xfffffffful
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_GET(x) \
   ((x) & 0xfffffffful)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_SET(x) \
   ((x) & 0xfffffffful)
#define I3C_IBI_QUEUE_STATUS_IBI_QUEUE_DATA_IBI_DATA_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: i3c::QUEUE_THLD_CTRL                                     */
/* Register template: i3c::QUEUE_THLD_CTRL                                 */
/* Source filename: pu_i3c.csr, line: 566                                  */
/* Field member: i3c::QUEUE_THLD_CTRL.IBI_STATUS_THLD                      */
/* Source filename: pu_i3c.csr, line: 611                                  */
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_MSB 31u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_LSB 24u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_WIDTH 8u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_READ_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_WRITE_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_RESET 0x01u
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_FIELD_MASK 0xff000000ul
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define I3C_QUEUE_THLD_CTRL_IBI_STATUS_THLD_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: i3c::QUEUE_THLD_CTRL.RESP_BUF_THLD                        */
/* Source filename: pu_i3c.csr, line: 593                                  */
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_MSB 15u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_LSB 8u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_WIDTH 8u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_READ_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_WRITE_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_RESET 0x01u
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_FIELD_MASK 0x0000ff00ul
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_SET(x) (((x) << 8) & 0x0000ff00ul)
#define I3C_QUEUE_THLD_CTRL_RESP_BUF_THLD_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::QUEUE_THLD_CTRL.CMD_EMPTY_BUF_THLD                   */
/* Source filename: pu_i3c.csr, line: 574                                  */
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_MSB 7u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_LSB 0u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_WIDTH 8u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_READ_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_WRITE_ACCESS 1u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_RESET 0x01u
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_FIELD_MASK 0x000000fful
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_GET(x) ((x) & 0x000000fful)
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_SET(x) ((x) & 0x000000fful)
#define I3C_QUEUE_THLD_CTRL_CMD_EMPTY_BUF_THLD_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DATA_BUFFER_THLD_CTRL                               */
/* Register template: i3c::DATA_BUFFER_THLD_CTRL                           */
/* Source filename: pu_i3c.csr, line: 633                                  */
/* Field member: i3c::DATA_BUFFER_THLD_CTRL.RX_START_THLD                  */
/* Source filename: pu_i3c.csr, line: 724                                  */
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MSB 26u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_LSB 24u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_WIDTH 3u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_READ_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_WRITE_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_RESET 0x1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_FIELD_MASK 0x07000000ul
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_GET(x) \
   (((x) & 0x07000000ul) >> 24)
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_SET(x) \
   (((x) << 24) & 0x07000000ul)
#define I3C_DATA_BUFFER_THLD_CTRL_RX_START_THLD_MODIFY(r, x) \
   ((((x) << 24) & 0x07000000ul) | ((r) & 0xf8fffffful))
/* Field member: i3c::DATA_BUFFER_THLD_CTRL.TX_START_THLD                  */
/* Source filename: pu_i3c.csr, line: 693                                  */
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MSB 18u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_LSB 16u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_WIDTH 3u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_READ_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_WRITE_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_RESET 0x1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_FIELD_MASK 0x00070000ul
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_GET(x) \
   (((x) & 0x00070000ul) >> 16)
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_SET(x) \
   (((x) << 16) & 0x00070000ul)
#define I3C_DATA_BUFFER_THLD_CTRL_TX_START_THLD_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000ul) | ((r) & 0xfff8fffful))
/* Field member: i3c::DATA_BUFFER_THLD_CTRL.RX_BUF_THLD                    */
/* Source filename: pu_i3c.csr, line: 667                                  */
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_MSB 10u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_LSB 8u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_WIDTH 3u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_READ_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_WRITE_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_RESET 0x1u
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_FIELD_MASK 0x00000700ul
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_GET(x) \
   (((x) & 0x00000700ul) >> 8)
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_SET(x) \
   (((x) << 8) & 0x00000700ul)
#define I3C_DATA_BUFFER_THLD_CTRL_RX_BUF_THLD_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700ul) | ((r) & 0xfffff8fful))
/* Field member: i3c::DATA_BUFFER_THLD_CTRL.TX_EMPTY_BUF_THLD              */
/* Source filename: pu_i3c.csr, line: 641                                  */
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_MSB 2u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_LSB 0u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_WIDTH 3u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_READ_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_WRITE_ACCESS 1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_RESET 0x1u
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_FIELD_MASK 0x00000007ul
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_GET(x) \
   ((x) & 0x00000007ul)
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_SET(x) \
   ((x) & 0x00000007ul)
#define I3C_DATA_BUFFER_THLD_CTRL_TX_EMPTY_BUF_THLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: i3c::IBI_QUEUE_CTRL                                      */
/* Register template: i3c::IBI_QUEUE_CTRL                                  */
/* Source filename: pu_i3c.csr, line: 756                                  */
/* Field member: i3c::IBI_QUEUE_CTRL.NOTIFY_SIR_REJECTED                   */
/* Source filename: pu_i3c.csr, line: 800                                  */
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_MSB 3u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_LSB 3u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_WIDTH 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_READ_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_WRITE_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_RESET 0x0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_FIELD_MASK 0x00000008ul
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define I3C_IBI_QUEUE_CTRL_NOTIFY_SIR_REJECTED_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::IBI_QUEUE_CTRL.NOTIFY_HJ_REJECTED                    */
/* Source filename: pu_i3c.csr, line: 767                                  */
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_MSB 0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_LSB 0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_WIDTH 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_READ_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_WRITE_ACCESS 1u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_RESET 0x0u
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_FIELD_MASK 0x00000001ul
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_GET(x) ((x) & 0x00000001ul)
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_SET(x) ((x) & 0x00000001ul)
#define I3C_IBI_QUEUE_CTRL_NOTIFY_HJ_REJECTED_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::IBI_SIR_REQ_REJECT                                  */
/* Register template: i3c::IBI_SIR_REQ_REJECT                              */
/* Source filename: pu_i3c.csr, line: 833                                  */
/* Field member: i3c::IBI_SIR_REQ_REJECT.SIR_REQ_REJECT                    */
/* Source filename: pu_i3c.csr, line: 843                                  */
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_MSB 31u
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_LSB 0u
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_WIDTH 32u
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_READ_ACCESS 1u
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_WRITE_ACCESS 1u
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_RESET 0x00000000ul
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_FIELD_MASK 0xfffffffful
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_GET(x) ((x) & 0xfffffffful)
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_SET(x) ((x) & 0xfffffffful)
#define I3C_IBI_SIR_REQ_REJECT_SIR_REQ_REJECT_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: i3c::RESET_CTRL                                          */
/* Register template: i3c::RESET_CTRL                                      */
/* Source filename: pu_i3c.csr, line: 866                                  */
/* Field member: i3c::RESET_CTRL.IBI_QUEUE_RST                             */
/* Source filename: pu_i3c.csr, line: 947                                  */
#define I3C_RESET_CTRL_IBI_QUEUE_RST_MSB 5u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_LSB 5u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_WIDTH 1u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_RESET 0x0u
#define I3C_RESET_CTRL_IBI_QUEUE_RST_FIELD_MASK 0x00000020ul
#define I3C_RESET_CTRL_IBI_QUEUE_RST_GET(x) (((x) & 0x00000020ul) >> 5)
#define I3C_RESET_CTRL_IBI_QUEUE_RST_SET(x) (((x) << 5) & 0x00000020ul)
#define I3C_RESET_CTRL_IBI_QUEUE_RST_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: i3c::RESET_CTRL.RX_FIFO_RST                               */
/* Source filename: pu_i3c.csr, line: 933                                  */
#define I3C_RESET_CTRL_RX_FIFO_RST_MSB 4u
#define I3C_RESET_CTRL_RX_FIFO_RST_LSB 4u
#define I3C_RESET_CTRL_RX_FIFO_RST_WIDTH 1u
#define I3C_RESET_CTRL_RX_FIFO_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_RX_FIFO_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_RX_FIFO_RST_RESET 0x0u
#define I3C_RESET_CTRL_RX_FIFO_RST_FIELD_MASK 0x00000010ul
#define I3C_RESET_CTRL_RX_FIFO_RST_GET(x) (((x) & 0x00000010ul) >> 4)
#define I3C_RESET_CTRL_RX_FIFO_RST_SET(x) (((x) << 4) & 0x00000010ul)
#define I3C_RESET_CTRL_RX_FIFO_RST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: i3c::RESET_CTRL.TX_FIFO_RST                               */
/* Source filename: pu_i3c.csr, line: 919                                  */
#define I3C_RESET_CTRL_TX_FIFO_RST_MSB 3u
#define I3C_RESET_CTRL_TX_FIFO_RST_LSB 3u
#define I3C_RESET_CTRL_TX_FIFO_RST_WIDTH 1u
#define I3C_RESET_CTRL_TX_FIFO_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_TX_FIFO_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_TX_FIFO_RST_RESET 0x0u
#define I3C_RESET_CTRL_TX_FIFO_RST_FIELD_MASK 0x00000008ul
#define I3C_RESET_CTRL_TX_FIFO_RST_GET(x) (((x) & 0x00000008ul) >> 3)
#define I3C_RESET_CTRL_TX_FIFO_RST_SET(x) (((x) << 3) & 0x00000008ul)
#define I3C_RESET_CTRL_TX_FIFO_RST_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::RESET_CTRL.RESP_QUEUE_RST                            */
/* Source filename: pu_i3c.csr, line: 905                                  */
#define I3C_RESET_CTRL_RESP_QUEUE_RST_MSB 2u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_LSB 2u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_WIDTH 1u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_RESET 0x0u
#define I3C_RESET_CTRL_RESP_QUEUE_RST_FIELD_MASK 0x00000004ul
#define I3C_RESET_CTRL_RESP_QUEUE_RST_GET(x) (((x) & 0x00000004ul) >> 2)
#define I3C_RESET_CTRL_RESP_QUEUE_RST_SET(x) (((x) << 2) & 0x00000004ul)
#define I3C_RESET_CTRL_RESP_QUEUE_RST_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::RESET_CTRL.CMD_QUEUE_RST                             */
/* Source filename: pu_i3c.csr, line: 891                                  */
#define I3C_RESET_CTRL_CMD_QUEUE_RST_MSB 1u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_LSB 1u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_WIDTH 1u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_RESET 0x0u
#define I3C_RESET_CTRL_CMD_QUEUE_RST_FIELD_MASK 0x00000002ul
#define I3C_RESET_CTRL_CMD_QUEUE_RST_GET(x) (((x) & 0x00000002ul) >> 1)
#define I3C_RESET_CTRL_CMD_QUEUE_RST_SET(x) (((x) << 1) & 0x00000002ul)
#define I3C_RESET_CTRL_CMD_QUEUE_RST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::RESET_CTRL.SOFT_RST                                  */
/* Source filename: pu_i3c.csr, line: 875                                  */
#define I3C_RESET_CTRL_SOFT_RST_MSB 0u
#define I3C_RESET_CTRL_SOFT_RST_LSB 0u
#define I3C_RESET_CTRL_SOFT_RST_WIDTH 1u
#define I3C_RESET_CTRL_SOFT_RST_READ_ACCESS 1u
#define I3C_RESET_CTRL_SOFT_RST_WRITE_ACCESS 1u
#define I3C_RESET_CTRL_SOFT_RST_RESET 0x0u
#define I3C_RESET_CTRL_SOFT_RST_FIELD_MASK 0x00000001ul
#define I3C_RESET_CTRL_SOFT_RST_GET(x) ((x) & 0x00000001ul)
#define I3C_RESET_CTRL_SOFT_RST_SET(x) ((x) & 0x00000001ul)
#define I3C_RESET_CTRL_SOFT_RST_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::SLV_EVENT_CTRL                                      */
/* Register template: i3c::SLV_EVENT_CTRL                                  */
/* Source filename: pu_i3c.csr, line: 964                                  */
/* Field member: i3c::SLV_EVENT_CTRL.MWL_UPDATED                           */
/* Source filename: pu_i3c.csr, line: 1016                                 */
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_MSB 7u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_LSB 7u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_WIDTH 1u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_READ_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_WRITE_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_RESET 0x0u
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_FIELD_MASK 0x00000080ul
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_GET(x) (((x) & 0x00000080ul) >> 7)
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_SET(x) (((x) << 7) & 0x00000080ul)
#define I3C_SLV_EVENT_CTRL_MWL_UPDATED_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: i3c::SLV_EVENT_CTRL.MRL_UPDATED                           */
/* Source filename: pu_i3c.csr, line: 999                                  */
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_MSB 6u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_LSB 6u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_WIDTH 1u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_READ_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_WRITE_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_RESET 0x0u
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_FIELD_MASK 0x00000040ul
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_GET(x) (((x) & 0x00000040ul) >> 6)
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_SET(x) (((x) << 6) & 0x00000040ul)
#define I3C_SLV_EVENT_CTRL_MRL_UPDATED_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: i3c::SLV_EVENT_CTRL.ACTIVITY_STATE                        */
/* Source filename: pu_i3c.csr, line: 977                                  */
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_MSB 5u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_LSB 4u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_WIDTH 2u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_READ_ACCESS 1u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_WRITE_ACCESS 0u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_RESET 0x0u
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_FIELD_MASK 0x00000030ul
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_GET(x) (((x) & 0x00000030ul) >> 4)
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_SET(x) (((x) << 4) & 0x00000030ul)
#define I3C_SLV_EVENT_CTRL_ACTIVITY_STATE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))

/* Register type: i3c::INTR_STATUS                                         */
/* Register template: i3c::INTR_STATUS                                     */
/* Source filename: pu_i3c.csr, line: 1034                                 */
/* Field member: i3c::INTR_STATUS.TRANSFER_ERR_STAT                        */
/* Source filename: pu_i3c.csr, line: 1148                                 */
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_MSB 9u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_LSB 9u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_WIDTH 1u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_RESET 0x0u
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_FIELD_MASK 0x00000200ul
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_GET(x) (((x) & 0x00000200ul) >> 9)
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_SET(x) (((x) << 9) & 0x00000200ul)
#define I3C_INTR_STATUS_TRANSFER_ERR_STAT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: i3c::INTR_STATUS.TRANSFER_ABORT_STAT                      */
/* Source filename: pu_i3c.csr, line: 1132                                 */
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_MSB 5u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_LSB 5u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_WIDTH 1u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_RESET 0x0u
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_FIELD_MASK 0x00000020ul
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define I3C_INTR_STATUS_TRANSFER_ABORT_STAT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: i3c::INTR_STATUS.RESP_READY_STAT_INTR                     */
/* Source filename: pu_i3c.csr, line: 1114                                 */
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_MSB 4u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_LSB 4u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_WIDTH 1u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_READ_ACCESS 1u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_RESET 0x0u
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_FIELD_MASK 0x00000010ul
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define I3C_INTR_STATUS_RESP_READY_STAT_INTR_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: i3c::INTR_STATUS.CMD_QUEUE_READY_STAT                     */
/* Source filename: pu_i3c.csr, line: 1096                                 */
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_MSB 3u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_LSB 3u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_WIDTH 1u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_RESET 0x0u
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_FIELD_MASK 0x00000008ul
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define I3C_INTR_STATUS_CMD_QUEUE_READY_STAT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::INTR_STATUS.IBI_THLD_STAT                            */
/* Source filename: pu_i3c.csr, line: 1078                                 */
#define I3C_INTR_STATUS_IBI_THLD_STAT_MSB 2u
#define I3C_INTR_STATUS_IBI_THLD_STAT_LSB 2u
#define I3C_INTR_STATUS_IBI_THLD_STAT_WIDTH 1u
#define I3C_INTR_STATUS_IBI_THLD_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_IBI_THLD_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_IBI_THLD_STAT_RESET 0x0u
#define I3C_INTR_STATUS_IBI_THLD_STAT_FIELD_MASK 0x00000004ul
#define I3C_INTR_STATUS_IBI_THLD_STAT_GET(x) (((x) & 0x00000004ul) >> 2)
#define I3C_INTR_STATUS_IBI_THLD_STAT_SET(x) (((x) << 2) & 0x00000004ul)
#define I3C_INTR_STATUS_IBI_THLD_STAT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::INTR_STATUS.RX_THLD_STAT                             */
/* Source filename: pu_i3c.csr, line: 1060                                 */
#define I3C_INTR_STATUS_RX_THLD_STAT_MSB 1u
#define I3C_INTR_STATUS_RX_THLD_STAT_LSB 1u
#define I3C_INTR_STATUS_RX_THLD_STAT_WIDTH 1u
#define I3C_INTR_STATUS_RX_THLD_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_RX_THLD_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_RX_THLD_STAT_RESET 0x0u
#define I3C_INTR_STATUS_RX_THLD_STAT_FIELD_MASK 0x00000002ul
#define I3C_INTR_STATUS_RX_THLD_STAT_GET(x) (((x) & 0x00000002ul) >> 1)
#define I3C_INTR_STATUS_RX_THLD_STAT_SET(x) (((x) << 1) & 0x00000002ul)
#define I3C_INTR_STATUS_RX_THLD_STAT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::INTR_STATUS.TX_THLD_STAT                             */
/* Source filename: pu_i3c.csr, line: 1042                                 */
#define I3C_INTR_STATUS_TX_THLD_STAT_MSB 0u
#define I3C_INTR_STATUS_TX_THLD_STAT_LSB 0u
#define I3C_INTR_STATUS_TX_THLD_STAT_WIDTH 1u
#define I3C_INTR_STATUS_TX_THLD_STAT_READ_ACCESS 1u
#define I3C_INTR_STATUS_TX_THLD_STAT_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_TX_THLD_STAT_RESET 0x0u
#define I3C_INTR_STATUS_TX_THLD_STAT_FIELD_MASK 0x00000001ul
#define I3C_INTR_STATUS_TX_THLD_STAT_GET(x) ((x) & 0x00000001ul)
#define I3C_INTR_STATUS_TX_THLD_STAT_SET(x) ((x) & 0x00000001ul)
#define I3C_INTR_STATUS_TX_THLD_STAT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::INTR_STATUS_EN                                      */
/* Register template: i3c::INTR_STATUS_EN                                  */
/* Source filename: pu_i3c.csr, line: 1166                                 */
/* Field member: i3c::INTR_STATUS_EN.TRANSFER_ERR_STAT_EN                  */
/* Source filename: pu_i3c.csr, line: 1243                                 */
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_MSB 9u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_LSB 9u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_FIELD_MASK 0x00000200ul
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define I3C_INTR_STATUS_EN_TRANSFER_ERR_STAT_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: i3c::INTR_STATUS_EN.TRANSFER_ABORT_STAT_EN                */
/* Source filename: pu_i3c.csr, line: 1230                                 */
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_MSB 5u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_LSB 5u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_FIELD_MASK 0x00000020ul
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define I3C_INTR_STATUS_EN_TRANSFER_ABORT_STAT_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: i3c::INTR_STATUS_EN.RESP_READY_STAT_INTR_EN               */
/* Source filename: pu_i3c.csr, line: 1220                                 */
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_MSB 4u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_LSB 4u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_FIELD_MASK 0x00000010ul
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define I3C_INTR_STATUS_EN_RESP_READY_STAT_INTR_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: i3c::INTR_STATUS_EN.CMD_QUEUE_READY_STAT_EN               */
/* Source filename: pu_i3c.csr, line: 1210                                 */
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_MSB 3u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_LSB 3u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_FIELD_MASK 0x00000008ul
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define I3C_INTR_STATUS_EN_CMD_QUEUE_READY_STAT_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::INTR_STATUS_EN.IBI_THLD_STAT_EN                      */
/* Source filename: pu_i3c.csr, line: 1197                                 */
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_MSB 2u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_LSB 2u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_FIELD_MASK 0x00000004ul
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define I3C_INTR_STATUS_EN_IBI_THLD_STAT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::INTR_STATUS_EN.RX_THLD_STAT_EN                       */
/* Source filename: pu_i3c.csr, line: 1187                                 */
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_MSB 1u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_LSB 1u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_FIELD_MASK 0x00000002ul
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_GET(x) (((x) & 0x00000002ul) >> 1)
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define I3C_INTR_STATUS_EN_RX_THLD_STAT_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::INTR_STATUS_EN.TX_THLD_STAT_EN                       */
/* Source filename: pu_i3c.csr, line: 1177                                 */
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_MSB 0u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_LSB 0u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_WIDTH 1u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_READ_ACCESS 1u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_WRITE_ACCESS 1u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_RESET 0x0u
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_FIELD_MASK 0x00000001ul
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_GET(x) ((x) & 0x00000001ul)
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_SET(x) ((x) & 0x00000001ul)
#define I3C_INTR_STATUS_EN_TX_THLD_STAT_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::INTR_SIGNAL_EN                                      */
/* Register template: i3c::INTR_SIGNAL_EN                                  */
/* Source filename: pu_i3c.csr, line: 1254                                 */
/* Field member: i3c::INTR_SIGNAL_EN.TRANSFER_ERR_SIGNAL_EN                */
/* Source filename: pu_i3c.csr, line: 1327                                 */
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_MSB 9u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_LSB 9u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_FIELD_MASK 0x00000200ul
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define I3C_INTR_SIGNAL_EN_TRANSFER_ERR_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: i3c::INTR_SIGNAL_EN.TRANSFER_ABORT_SIGNAL_EN              */
/* Source filename: pu_i3c.csr, line: 1316                                 */
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_MSB 5u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_LSB 5u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_FIELD_MASK 0x00000020ul
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define I3C_INTR_SIGNAL_EN_TRANSFER_ABORT_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: i3c::INTR_SIGNAL_EN.RESP_READY_SIGNAL_EN                  */
/* Source filename: pu_i3c.csr, line: 1306                                 */
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_MSB 4u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_LSB 4u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_FIELD_MASK 0x00000010ul
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define I3C_INTR_SIGNAL_EN_RESP_READY_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: i3c::INTR_SIGNAL_EN.CMD_QUEUE_READY_SIGNAL_EN             */
/* Source filename: pu_i3c.csr, line: 1296                                 */
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_MSB 3u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_LSB 3u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_FIELD_MASK 0x00000008ul
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define I3C_INTR_SIGNAL_EN_CMD_QUEUE_READY_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::INTR_SIGNAL_EN.IBI_THLD_SIGNAL_EN                    */
/* Source filename: pu_i3c.csr, line: 1285                                 */
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_MSB 2u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_LSB 2u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_FIELD_MASK 0x00000004ul
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define I3C_INTR_SIGNAL_EN_IBI_THLD_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::INTR_SIGNAL_EN.RX_THLD_SIGNAL_EN                     */
/* Source filename: pu_i3c.csr, line: 1275                                 */
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_MSB 1u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_LSB 1u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_FIELD_MASK 0x00000002ul
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define I3C_INTR_SIGNAL_EN_RX_THLD_SIGNAL_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::INTR_SIGNAL_EN.TX_THLD_SIGNAL_EN                     */
/* Source filename: pu_i3c.csr, line: 1265                                 */
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_MSB 0u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_LSB 0u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_WIDTH 1u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_READ_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_WRITE_ACCESS 1u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_RESET 0x0u
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_FIELD_MASK 0x00000001ul
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_GET(x) ((x) & 0x00000001ul)
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_SET(x) ((x) & 0x00000001ul)
#define I3C_INTR_SIGNAL_EN_TX_THLD_SIGNAL_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::INTR_FORCE                                          */
/* Register template: i3c::INTR_FORCE                                      */
/* Source filename: pu_i3c.csr, line: 1338                                 */
/* Field member: i3c::INTR_FORCE.TRANSFER_ERR_FORCE_EN                     */
/* Source filename: pu_i3c.csr, line: 1413                                 */
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_MSB 9u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_LSB 9u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_FIELD_MASK 0x00000200ul
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define I3C_INTR_FORCE_TRANSFER_ERR_FORCE_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: i3c::INTR_FORCE.TRANSFER_ABORT_FORCE_EN                   */
/* Source filename: pu_i3c.csr, line: 1402                                 */
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_MSB 5u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_LSB 5u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_FIELD_MASK 0x00000020ul
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define I3C_INTR_FORCE_TRANSFER_ABORT_FORCE_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: i3c::INTR_FORCE.RESP_READY_FORCE_EN                       */
/* Source filename: pu_i3c.csr, line: 1392                                 */
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_MSB 4u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_LSB 4u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_FIELD_MASK 0x00000010ul
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_GET(x) (((x) & 0x00000010ul) >> 4)
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define I3C_INTR_FORCE_RESP_READY_FORCE_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: i3c::INTR_FORCE.CMD_QUEUE_READY_FORCE_EN                  */
/* Source filename: pu_i3c.csr, line: 1382                                 */
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_MSB 3u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_LSB 3u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_FIELD_MASK 0x00000008ul
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define I3C_INTR_FORCE_CMD_QUEUE_READY_FORCE_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: i3c::INTR_FORCE.IBI_THLD_FORCE_EN                         */
/* Source filename: pu_i3c.csr, line: 1371                                 */
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_MSB 2u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_LSB 2u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_FIELD_MASK 0x00000004ul
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_GET(x) (((x) & 0x00000004ul) >> 2)
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_SET(x) (((x) << 2) & 0x00000004ul)
#define I3C_INTR_FORCE_IBI_THLD_FORCE_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::INTR_FORCE.RX_THLD_FORCE_EN                          */
/* Source filename: pu_i3c.csr, line: 1361                                 */
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_MSB 1u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_LSB 1u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_FIELD_MASK 0x00000002ul
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_GET(x) (((x) & 0x00000002ul) >> 1)
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_SET(x) (((x) << 1) & 0x00000002ul)
#define I3C_INTR_FORCE_RX_THLD_FORCE_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::INTR_FORCE.TX_THLD_FORCE_EN                          */
/* Source filename: pu_i3c.csr, line: 1351                                 */
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_MSB 0u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_LSB 0u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_WIDTH 1u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_READ_ACCESS 0u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_WRITE_ACCESS 1u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_RESET 0x0u
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_FIELD_MASK 0x00000001ul
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_GET(x) ((x) & 0x00000001ul)
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_SET(x) ((x) & 0x00000001ul)
#define I3C_INTR_FORCE_TX_THLD_FORCE_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::QUEUE_STATUS_LEVEL                                  */
/* Register template: i3c::QUEUE_STATUS_LEVEL                              */
/* Source filename: pu_i3c.csr, line: 1424                                 */
/* Field member: i3c::QUEUE_STATUS_LEVEL.IBI_STATUS_CNT                    */
/* Source filename: pu_i3c.csr, line: 1473                                 */
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_MSB 28u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_LSB 24u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_WIDTH 5u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_READ_ACCESS 1u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_WRITE_ACCESS 0u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_RESET 0x00u
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_FIELD_MASK 0x1f000000ul
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_GET(x) \
   (((x) & 0x1f000000ul) >> 24)
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_SET(x) \
   (((x) << 24) & 0x1f000000ul)
#define I3C_QUEUE_STATUS_LEVEL_IBI_STATUS_CNT_MODIFY(r, x) \
   ((((x) << 24) & 0x1f000000ul) | ((r) & 0xe0fffffful))
/* Field member: i3c::QUEUE_STATUS_LEVEL.IBI_BUF_BLR                       */
/* Source filename: pu_i3c.csr, line: 1459                                 */
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_MSB 23u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_LSB 16u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_WIDTH 8u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_READ_ACCESS 1u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_WRITE_ACCESS 0u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_RESET 0x00u
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_FIELD_MASK 0x00ff0000ul
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_QUEUE_STATUS_LEVEL_IBI_BUF_BLR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::QUEUE_STATUS_LEVEL.RESP_BUF_BLR                      */
/* Source filename: pu_i3c.csr, line: 1446                                 */
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_MSB 15u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_LSB 8u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_WIDTH 8u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_READ_ACCESS 1u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_WRITE_ACCESS 0u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_RESET 0x00u
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_FIELD_MASK 0x0000ff00ul
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_GET(x) \
   (((x) & 0x0000ff00ul) >> 8)
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_SET(x) \
   (((x) << 8) & 0x0000ff00ul)
#define I3C_QUEUE_STATUS_LEVEL_RESP_BUF_BLR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::QUEUE_STATUS_LEVEL.CMD_QUEUE_EMPTY_LOC               */
/* Source filename: pu_i3c.csr, line: 1433                                 */
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_MSB 7u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_LSB 0u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_WIDTH 8u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_READ_ACCESS 1u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_WRITE_ACCESS 0u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_RESET 0x02u
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_FIELD_MASK 0x000000fful
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_GET(x) \
   ((x) & 0x000000fful)
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_SET(x) \
   ((x) & 0x000000fful)
#define I3C_QUEUE_STATUS_LEVEL_CMD_QUEUE_EMPTY_LOC_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DATA_BUFFER_STATUS_LEVEL                            */
/* Register template: i3c::DATA_BUFFER_STATUS_LEVEL                        */
/* Source filename: pu_i3c.csr, line: 1489                                 */
/* Field member: i3c::DATA_BUFFER_STATUS_LEVEL.RX_BUF_BLR                  */
/* Source filename: pu_i3c.csr, line: 1511                                 */
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_MSB 23u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_LSB 16u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_WIDTH 8u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_READ_ACCESS 1u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_WRITE_ACCESS 0u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_RESET 0x00u
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_FIELD_MASK 0x00ff0000ul
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_DATA_BUFFER_STATUS_LEVEL_RX_BUF_BLR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::DATA_BUFFER_STATUS_LEVEL.TX_BUF_EMPTY_LOC            */
/* Source filename: pu_i3c.csr, line: 1498                                 */
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_MSB 7u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_LSB 0u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_WIDTH 8u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_READ_ACCESS 1u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_WRITE_ACCESS 0u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_RESET 0x10u
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_FIELD_MASK 0x000000fful
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_GET(x) \
   ((x) & 0x000000fful)
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_SET(x) \
   ((x) & 0x000000fful)
#define I3C_DATA_BUFFER_STATUS_LEVEL_TX_BUF_EMPTY_LOC_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::PRESENT_STATE                                       */
/* Register template: i3c::PRESENT_STATE                                   */
/* Source filename: pu_i3c.csr, line: 1525                                 */
/* Field member: i3c::PRESENT_STATE.MASTER_IDLE                            */
/* Source filename: pu_i3c.csr, line: 1681                                 */
#define I3C_PRESENT_STATE_MASTER_IDLE_MSB 28u
#define I3C_PRESENT_STATE_MASTER_IDLE_LSB 28u
#define I3C_PRESENT_STATE_MASTER_IDLE_WIDTH 1u
#define I3C_PRESENT_STATE_MASTER_IDLE_READ_ACCESS 1u
#define I3C_PRESENT_STATE_MASTER_IDLE_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_MASTER_IDLE_RESET 0x1u
#define I3C_PRESENT_STATE_MASTER_IDLE_FIELD_MASK 0x10000000ul
#define I3C_PRESENT_STATE_MASTER_IDLE_GET(x) (((x) & 0x10000000ul) >> 28)
#define I3C_PRESENT_STATE_MASTER_IDLE_SET(x) (((x) << 28) & 0x10000000ul)
#define I3C_PRESENT_STATE_MASTER_IDLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: i3c::PRESENT_STATE.CMD_TID                                */
/* Source filename: pu_i3c.csr, line: 1670                                 */
#define I3C_PRESENT_STATE_CMD_TID_MSB 27u
#define I3C_PRESENT_STATE_CMD_TID_LSB 24u
#define I3C_PRESENT_STATE_CMD_TID_WIDTH 4u
#define I3C_PRESENT_STATE_CMD_TID_READ_ACCESS 1u
#define I3C_PRESENT_STATE_CMD_TID_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_CMD_TID_RESET 0x0u
#define I3C_PRESENT_STATE_CMD_TID_FIELD_MASK 0x0f000000ul
#define I3C_PRESENT_STATE_CMD_TID_GET(x) (((x) & 0x0f000000ul) >> 24)
#define I3C_PRESENT_STATE_CMD_TID_SET(x) (((x) << 24) & 0x0f000000ul)
#define I3C_PRESENT_STATE_CMD_TID_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000ul) | ((r) & 0xf0fffffful))
/* Field member: i3c::PRESENT_STATE.CM_TFR_ST_STATUS                       */
/* Source filename: pu_i3c.csr, line: 1633                                 */
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_MSB 21u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_LSB 16u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_WIDTH 6u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_READ_ACCESS 1u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_RESET 0x00u
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_FIELD_MASK 0x003f0000ul
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_GET(x) \
   (((x) & 0x003f0000ul) >> 16)
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_SET(x) \
   (((x) << 16) & 0x003f0000ul)
#define I3C_PRESENT_STATE_CM_TFR_ST_STATUS_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000ul) | ((r) & 0xffc0fffful))
/* Field member: i3c::PRESENT_STATE.CM_TFR_STATUS                          */
/* Source filename: pu_i3c.csr, line: 1596                                 */
#define I3C_PRESENT_STATE_CM_TFR_STATUS_MSB 13u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_LSB 8u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_WIDTH 6u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_READ_ACCESS 1u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_RESET 0x00u
#define I3C_PRESENT_STATE_CM_TFR_STATUS_FIELD_MASK 0x00003f00ul
#define I3C_PRESENT_STATE_CM_TFR_STATUS_GET(x) (((x) & 0x00003f00ul) >> 8)
#define I3C_PRESENT_STATE_CM_TFR_STATUS_SET(x) (((x) << 8) & 0x00003f00ul)
#define I3C_PRESENT_STATE_CM_TFR_STATUS_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00ul) | ((r) & 0xffffc0fful))
/* Field member: i3c::PRESENT_STATE.CURRENT_MASTER                         */
/* Source filename: pu_i3c.csr, line: 1563                                 */
#define I3C_PRESENT_STATE_CURRENT_MASTER_MSB 2u
#define I3C_PRESENT_STATE_CURRENT_MASTER_LSB 2u
#define I3C_PRESENT_STATE_CURRENT_MASTER_WIDTH 1u
#define I3C_PRESENT_STATE_CURRENT_MASTER_READ_ACCESS 1u
#define I3C_PRESENT_STATE_CURRENT_MASTER_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_CURRENT_MASTER_RESET 0x0u
#define I3C_PRESENT_STATE_CURRENT_MASTER_FIELD_MASK 0x00000004ul
#define I3C_PRESENT_STATE_CURRENT_MASTER_GET(x) (((x) & 0x00000004ul) >> 2)
#define I3C_PRESENT_STATE_CURRENT_MASTER_SET(x) (((x) << 2) & 0x00000004ul)
#define I3C_PRESENT_STATE_CURRENT_MASTER_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: i3c::PRESENT_STATE.SDA_LINE_SIGNAL_LEVEL                  */
/* Source filename: pu_i3c.csr, line: 1550                                 */
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_MSB 1u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_LSB 1u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_WIDTH 1u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_READ_ACCESS 1u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_RESET 0x1u
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_FIELD_MASK 0x00000002ul
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define I3C_PRESENT_STATE_SDA_LINE_SIGNAL_LEVEL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: i3c::PRESENT_STATE.SCL_LINE_SIGNAL_LEVEL                  */
/* Source filename: pu_i3c.csr, line: 1537                                 */
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_MSB 0u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_LSB 0u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_WIDTH 1u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_READ_ACCESS 1u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_WRITE_ACCESS 0u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_RESET 0x1u
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_FIELD_MASK 0x00000001ul
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_GET(x) ((x) & 0x00000001ul)
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_SET(x) ((x) & 0x00000001ul)
#define I3C_PRESENT_STATE_SCL_LINE_SIGNAL_LEVEL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: i3c::DEVICE_ADDR_TABLE_POINTER                           */
/* Register template: i3c::DEVICE_ADDR_TABLE_POINTER                       */
/* Source filename: pu_i3c.csr, line: 1708                                 */
/* Field member: i3c::DEVICE_ADDR_TABLE_POINTER.DEV_ADDR_TABLE_DEPTH       */
/* Source filename: pu_i3c.csr, line: 1730                                 */
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_MSB 31u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_LSB 16u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_WIDTH 16u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_WRITE_ACCESS 0u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_RESET 0x0002u
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_FIELD_MASK 0xffff0000ul
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_GET(x) \
   (((x) & 0xffff0000ul) >> 16)
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define I3C_DEVICE_ADDR_TABLE_POINTER_DEV_ADDR_TABLE_DEPTH_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: i3c::DEVICE_ADDR_TABLE_POINTER.P_DEV_ADDR_TABLE_START_ADDR */
/* Source filename: pu_i3c.csr, line: 1720                                 */
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_MSB 15u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_LSB 0u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_WIDTH 16u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_READ_ACCESS 1u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_WRITE_ACCESS 0u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_RESET 0x0220u
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_FIELD_MASK 0x0000fffful
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_GET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_SET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEVICE_ADDR_TABLE_POINTER_P_DEV_ADDR_TABLE_START_ADDR_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::DEV_CHAR_TABLE_POINTER                              */
/* Register template: i3c::DEV_CHAR_TABLE_POINTER                          */
/* Source filename: pu_i3c.csr, line: 1741                                 */
/* Field member: i3c::DEV_CHAR_TABLE_POINTER.PRESENT_DEV_CHAR_TABLE_INDX   */
/* Source filename: pu_i3c.csr, line: 1774                                 */
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_MSB 19u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_LSB 19u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_WIDTH 1u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_WRITE_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_RESET 0x0u
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_FIELD_MASK 0x00080000ul
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_GET(x) \
   (((x) & 0x00080000ul) >> 19)
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_SET(x) \
   (((x) << 19) & 0x00080000ul)
#define I3C_DEV_CHAR_TABLE_POINTER_PRESENT_DEV_CHAR_TABLE_INDX_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: i3c::DEV_CHAR_TABLE_POINTER.DEV_CHAR_TABLE_DEPTH          */
/* Source filename: pu_i3c.csr, line: 1763                                 */
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_MSB 18u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_LSB 12u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_WIDTH 7u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_RESET 0x08u
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_FIELD_MASK 0x0007f000ul
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_GET(x) \
   (((x) & 0x0007f000ul) >> 12)
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_SET(x) \
   (((x) << 12) & 0x0007f000ul)
#define I3C_DEV_CHAR_TABLE_POINTER_DEV_CHAR_TABLE_DEPTH_MODIFY(r, x) \
   ((((x) << 12) & 0x0007f000ul) | ((r) & 0xfff80ffful))
/* Field member: i3c::DEV_CHAR_TABLE_POINTER.P_DEV_CHAR_TABLE_START_ADDR   */
/* Source filename: pu_i3c.csr, line: 1752                                 */
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_MSB 11u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_LSB 0u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_WIDTH 12u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_RESET 0x200u
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_FIELD_MASK 0x00000ffful
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_GET(x) \
   ((x) & 0x00000ffful)
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_SET(x) \
   ((x) & 0x00000ffful)
#define I3C_DEV_CHAR_TABLE_POINTER_P_DEV_CHAR_TABLE_START_ADDR_MODIFY(r, x) \
   (((x) & 0x00000ffful) | ((r) & 0xfffff000ul))

/* Register type: i3c::VENDOR_SPECIFIC_REG_POINTER                         */
/* Register template: i3c::VENDOR_SPECIFIC_REG_POINTER                     */
/* Source filename: pu_i3c.csr, line: 1806                                 */
/* Field member: i3c::VENDOR_SPECIFIC_REG_POINTER.P_VENDOR_REG_START_ADDR  */
/* Source filename: pu_i3c.csr, line: 1818                                 */
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_MSB 15u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_LSB 0u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_WIDTH 16u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_READ_ACCESS 1u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_WRITE_ACCESS 0u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_RESET 0x00b0u
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_FIELD_MASK 0x0000fffful
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_GET(x) \
   ((x) & 0x0000fffful)
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_SET(x) \
   ((x) & 0x0000fffful)
#define I3C_VENDOR_SPECIFIC_REG_POINTER_P_VENDOR_REG_START_ADDR_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::DEVICE_CTRL_EXTENDED                                */
/* Register template: i3c::DEVICE_CTRL_EXTENDED                            */
/* Source filename: pu_i3c.csr, line: 1829                                 */
/* Field member: i3c::DEVICE_CTRL_EXTENDED.DEV_OPERATION_MODE              */
/* Source filename: pu_i3c.csr, line: 1839                                 */
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_MSB 1u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_LSB 0u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_WIDTH 2u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_READ_ACCESS 1u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_WRITE_ACCESS 1u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_RESET 0x0u
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_FIELD_MASK 0x00000003ul
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_GET(x) \
   ((x) & 0x00000003ul)
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_SET(x) \
   ((x) & 0x00000003ul)
#define I3C_DEVICE_CTRL_EXTENDED_DEV_OPERATION_MODE_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: i3c::SCL_I3C_OD_TIMING                                   */
/* Register template: i3c::SCL_I3C_OD_TIMING                               */
/* Source filename: pu_i3c.csr, line: 1867                                 */
/* Field member: i3c::SCL_I3C_OD_TIMING.I3C_OD_HCNT                        */
/* Source filename: pu_i3c.csr, line: 1893                                 */
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_MSB 23u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_LSB 16u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_WIDTH 8u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_READ_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_WRITE_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_RESET 0x0au
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_FIELD_MASK 0x00ff0000ul
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_GET(x) (((x) & 0x00ff0000ul) >> 16)
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_HCNT_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::SCL_I3C_OD_TIMING.I3C_OD_LCNT                        */
/* Source filename: pu_i3c.csr, line: 1880                                 */
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_MSB 7u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_LSB 0u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_WIDTH 8u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_READ_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_WRITE_ACCESS 1u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_RESET 0x10u
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_FIELD_MASK 0x000000fful
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_GET(x) ((x) & 0x000000fful)
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_SET(x) ((x) & 0x000000fful)
#define I3C_SCL_I3C_OD_TIMING_I3C_OD_LCNT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::SCL_I3C_PP_TIMING                                   */
/* Register template: i3c::SCL_I3C_PP_TIMING                               */
/* Source filename: pu_i3c.csr, line: 1907                                 */
/* Field member: i3c::SCL_I3C_PP_TIMING.I3C_PP_HCNT                        */
/* Source filename: pu_i3c.csr, line: 1933                                 */
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_MSB 23u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_LSB 16u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_WIDTH 8u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_READ_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_WRITE_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_RESET 0x0au
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_FIELD_MASK 0x00ff0000ul
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_GET(x) (((x) & 0x00ff0000ul) >> 16)
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_HCNT_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::SCL_I3C_PP_TIMING.I3C_PP_LCNT                        */
/* Source filename: pu_i3c.csr, line: 1920                                 */
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_MSB 7u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_LSB 0u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_WIDTH 8u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_READ_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_WRITE_ACCESS 1u
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_RESET 0x0au
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_FIELD_MASK 0x000000fful
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_GET(x) ((x) & 0x000000fful)
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_SET(x) ((x) & 0x000000fful)
#define I3C_SCL_I3C_PP_TIMING_I3C_PP_LCNT_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::SCL_I2C_FM_TIMING                                   */
/* Register template: i3c::SCL_I2C_FM_TIMING                               */
/* Source filename: pu_i3c.csr, line: 1947                                 */
/* Field member: i3c::SCL_I2C_FM_TIMING.I2C_FM_HCNT                        */
/* Source filename: pu_i3c.csr, line: 1973                                 */
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_MSB 31u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_LSB 16u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_WIDTH 16u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_READ_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_RESET 0x0010u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_FIELD_MASK 0xffff0000ul
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_GET(x) (((x) & 0xffff0000ul) >> 16)
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_SET(x) \
   (((x) << 16) & 0xffff0000ul)
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_HCNT_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000ul) | ((r) & 0x0000fffful))
/* Field member: i3c::SCL_I2C_FM_TIMING.I2C_FM_LCNT                        */
/* Source filename: pu_i3c.csr, line: 1960                                 */
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_MSB 15u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_LSB 0u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_WIDTH 16u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_READ_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_RESET 0x0010u
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_FIELD_MASK 0x0000fffful
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_GET(x) ((x) & 0x0000fffful)
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_SET(x) ((x) & 0x0000fffful)
#define I3C_SCL_I2C_FM_TIMING_I2C_FM_LCNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::SCL_I2C_FMP_TIMING                                  */
/* Register template: i3c::SCL_I2C_FMP_TIMING                              */
/* Source filename: pu_i3c.csr, line: 1987                                 */
/* Field member: i3c::SCL_I2C_FMP_TIMING.I2C_FMP_HCNT                      */
/* Source filename: pu_i3c.csr, line: 2013                                 */
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_MSB 23u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_LSB 16u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_WIDTH 8u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_READ_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_RESET 0x10u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_FIELD_MASK 0x00ff0000ul
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_HCNT_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::SCL_I2C_FMP_TIMING.I2C_FMP_LCNT                      */
/* Source filename: pu_i3c.csr, line: 2000                                 */
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_MSB 15u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_LSB 0u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_WIDTH 16u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_READ_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_WRITE_ACCESS 1u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_RESET 0x0010u
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_FIELD_MASK 0x0000fffful
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_GET(x) ((x) & 0x0000fffful)
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_SET(x) ((x) & 0x0000fffful)
#define I3C_SCL_I2C_FMP_TIMING_I2C_FMP_LCNT_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::SCL_EXT_LCNT_TIMING                                 */
/* Register template: i3c::SCL_EXT_LCNT_TIMING                             */
/* Source filename: pu_i3c.csr, line: 2027                                 */
/* Field member: i3c::SCL_EXT_LCNT_TIMING.I3C_EXT_LCNT_4                   */
/* Source filename: pu_i3c.csr, line: 2084                                 */
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_MSB 31u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_LSB 24u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_WIDTH 8u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_READ_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_WRITE_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_RESET 0x20u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_FIELD_MASK 0xff000000ul
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_GET(x) \
   (((x) & 0xff000000ul) >> 24)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_SET(x) \
   (((x) << 24) & 0xff000000ul)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_4_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000ul) | ((r) & 0x00fffffful))
/* Field member: i3c::SCL_EXT_LCNT_TIMING.I3C_EXT_LCNT_3                   */
/* Source filename: pu_i3c.csr, line: 2072                                 */
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_MSB 23u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_LSB 16u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_WIDTH 8u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_READ_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_WRITE_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_RESET 0x20u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_FIELD_MASK 0x00ff0000ul
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_3_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::SCL_EXT_LCNT_TIMING.I3C_EXT_LCNT_2                   */
/* Source filename: pu_i3c.csr, line: 2060                                 */
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_MSB 15u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_LSB 8u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_WIDTH 8u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_READ_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_WRITE_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_RESET 0x20u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_FIELD_MASK 0x0000ff00ul
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_GET(x) \
   (((x) & 0x0000ff00ul) >> 8)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_SET(x) \
   (((x) << 8) & 0x0000ff00ul)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_2_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::SCL_EXT_LCNT_TIMING.I3C_EXT_LCNT_1                   */
/* Source filename: pu_i3c.csr, line: 2048                                 */
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_MSB 7u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_LSB 0u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_WIDTH 8u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_READ_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_WRITE_ACCESS 1u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_RESET 0x20u
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_FIELD_MASK 0x000000fful
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_GET(x) ((x) & 0x000000fful)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_SET(x) ((x) & 0x000000fful)
#define I3C_SCL_EXT_LCNT_TIMING_I3C_EXT_LCNT_1_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::SCL_EXT_TERMN_LCNT_TIMING                           */
/* Register template: i3c::SCL_EXT_TERMN_LCNT_TIMING                       */
/* Source filename: pu_i3c.csr, line: 2097                                 */
/* Field member: i3c::SCL_EXT_TERMN_LCNT_TIMING.I3C_EXT_TERMN_LCNT         */
/* Source filename: pu_i3c.csr, line: 2108                                 */
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_MSB 3u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_LSB 0u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_WIDTH 4u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_READ_ACCESS 1u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_WRITE_ACCESS 1u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_RESET 0x0u
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_FIELD_MASK 0x0000000ful
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_GET(x) \
   ((x) & 0x0000000ful)
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_SET(x) \
   ((x) & 0x0000000ful)
#define I3C_SCL_EXT_TERMN_LCNT_TIMING_I3C_EXT_TERMN_LCNT_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: i3c::BUS_FREE_TIMING                                     */
/* Register template: i3c::BUS_FREE_TIMING                                 */
/* Source filename: pu_i3c.csr, line: 2129                                 */
/* Field member: i3c::BUS_FREE_TIMING.I3C_MST_FREE                         */
/* Source filename: pu_i3c.csr, line: 2141                                 */
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_MSB 15u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_LSB 0u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_WIDTH 16u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_READ_ACCESS 1u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_WRITE_ACCESS 1u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_RESET 0x0020u
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_FIELD_MASK 0x0000fffful
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_GET(x) ((x) & 0x0000fffful)
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_SET(x) ((x) & 0x0000fffful)
#define I3C_BUS_FREE_TIMING_I3C_MST_FREE_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::I3C_VER_ID                                          */
/* Register template: i3c::I3C_VER_ID                                      */
/* Source filename: pu_i3c.csr, line: 2160                                 */
/* Field member: i3c::I3C_VER_ID.I3C_VER_ID                                */
/* Source filename: pu_i3c.csr, line: 2170                                 */
#define I3C_I3C_VER_ID_I3C_VER_ID_MSB 31u
#define I3C_I3C_VER_ID_I3C_VER_ID_LSB 0u
#define I3C_I3C_VER_ID_I3C_VER_ID_WIDTH 32u
#define I3C_I3C_VER_ID_I3C_VER_ID_READ_ACCESS 1u
#define I3C_I3C_VER_ID_I3C_VER_ID_WRITE_ACCESS 0u
#define I3C_I3C_VER_ID_I3C_VER_ID_RESET 0x3130302aul
#define I3C_I3C_VER_ID_I3C_VER_ID_FIELD_MASK 0xfffffffful
#define I3C_I3C_VER_ID_I3C_VER_ID_GET(x) ((x) & 0xfffffffful)
#define I3C_I3C_VER_ID_I3C_VER_ID_SET(x) ((x) & 0xfffffffful)
#define I3C_I3C_VER_ID_I3C_VER_ID_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: i3c::I3C_VER_TYPE                                        */
/* Register template: i3c::I3C_VER_TYPE                                    */
/* Source filename: pu_i3c.csr, line: 2192                                 */
/* Field member: i3c::I3C_VER_TYPE.I3C_VER_TYPE                            */
/* Source filename: pu_i3c.csr, line: 2202                                 */
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_MSB 31u
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_LSB 0u
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_WIDTH 32u
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_READ_ACCESS 1u
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_WRITE_ACCESS 0u
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_RESET 0x65613632ul
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_FIELD_MASK 0xfffffffful
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_GET(x) ((x) & 0xfffffffful)
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_SET(x) ((x) & 0xfffffffful)
#define I3C_I3C_VER_TYPE_I3C_VER_TYPE_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: i3c::EXTENDED_CAPABILITY                                 */
/* Register template: i3c::EXTENDED_CAPABILITY                             */
/* Source filename: pu_i3c.csr, line: 2228                                 */
/* Field member: i3c::EXTENDED_CAPABILITY.CLK_PERIOD                       */
/* Source filename: pu_i3c.csr, line: 2275                                 */
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_MSB 11u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_LSB 6u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_WIDTH 6u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_READ_ACCESS 1u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_WRITE_ACCESS 0u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_RESET 0x08u
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_FIELD_MASK 0x00000fc0ul
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_GET(x) (((x) & 0x00000fc0ul) >> 6)
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_SET(x) \
   (((x) << 6) & 0x00000fc0ul)
#define I3C_EXTENDED_CAPABILITY_CLK_PERIOD_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0ul) | ((r) & 0xfffff03ful))
/* Field member: i3c::EXTENDED_CAPABILITY.OPERATION_MODE                   */
/* Source filename: pu_i3c.csr, line: 2265                                 */
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_MSB 5u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_LSB 4u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_WIDTH 2u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_READ_ACCESS 1u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_WRITE_ACCESS 0u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_RESET 0x3u
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_FIELD_MASK 0x00000030ul
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_GET(x) \
   (((x) & 0x00000030ul) >> 4)
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_SET(x) \
   (((x) << 4) & 0x00000030ul)
#define I3C_EXTENDED_CAPABILITY_OPERATION_MODE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030ul) | ((r) & 0xffffffcful))
/* Field member: i3c::EXTENDED_CAPABILITY.APP_IF_DATA_WIDTH                */
/* Source filename: pu_i3c.csr, line: 2250                                 */
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_MSB 3u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_LSB 2u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_WIDTH 2u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_READ_ACCESS 1u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_WRITE_ACCESS 0u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_RESET 0x2u
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_FIELD_MASK 0x0000000cul
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_GET(x) \
   (((x) & 0x0000000cul) >> 2)
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_SET(x) \
   (((x) << 2) & 0x0000000cul)
#define I3C_EXTENDED_CAPABILITY_APP_IF_DATA_WIDTH_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000cul) | ((r) & 0xfffffff3ul))
/* Field member: i3c::EXTENDED_CAPABILITY.APP_IF_MODE                      */
/* Source filename: pu_i3c.csr, line: 2240                                 */
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_MSB 1u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_LSB 0u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_WIDTH 2u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_READ_ACCESS 1u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_WRITE_ACCESS 0u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_RESET 0x1u
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_FIELD_MASK 0x00000003ul
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_GET(x) ((x) & 0x00000003ul)
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_SET(x) ((x) & 0x00000003ul)
#define I3C_EXTENDED_CAPABILITY_APP_IF_MODE_MODIFY(r, x) \
   (((x) & 0x00000003ul) | ((r) & 0xfffffffcul))

/* Register type: i3c::DEV_CHAR_TABLE1_LOC1                                */
/* Register template: i3c::DEV_CHAR_TABLE1_LOC1                            */
/* Source filename: pu_i3c.csr, line: 2289                                 */
/* Field member: i3c::DEV_CHAR_TABLE1_LOC1.LSB_PROVISIONAL_ID              */
/* Source filename: pu_i3c.csr, line: 2297                                 */
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_MSB 31u
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_LSB 0u
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_WIDTH 32u
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_RESET 0x00000000ul
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_FIELD_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_GET(x) \
   ((x) & 0xfffffffful)
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_SET(x) \
   ((x) & 0xfffffffful)
#define I3C_DEV_CHAR_TABLE1_LOC1_LSB_PROVISIONAL_ID_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: i3c::DEV_CHAR_TABLE1_LOC2                                */
/* Register template: i3c::DEV_CHAR_TABLE1_LOC2                            */
/* Source filename: pu_i3c.csr, line: 2309                                 */
/* Field member: i3c::DEV_CHAR_TABLE1_LOC2.MSB_PROVISIONAL_ID              */
/* Source filename: pu_i3c.csr, line: 2317                                 */
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_MSB 15u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_LSB 0u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_WIDTH 16u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_RESET 0x0000u
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_FIELD_MASK 0x0000fffful
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_GET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_SET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEV_CHAR_TABLE1_LOC2_MSB_PROVISIONAL_ID_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::DEV_CHAR_TABLE1_LOC3                                */
/* Register template: i3c::DEV_CHAR_TABLE1_LOC3                            */
/* Source filename: pu_i3c.csr, line: 2329                                 */
/* Field member: i3c::DEV_CHAR_TABLE1_LOC3.BCR                             */
/* Source filename: pu_i3c.csr, line: 2348                                 */
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_MSB 15u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_LSB 8u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_FIELD_MASK 0x0000ff00ul
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_SET(x) (((x) << 8) & 0x0000ff00ul)
#define I3C_DEV_CHAR_TABLE1_LOC3_BCR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::DEV_CHAR_TABLE1_LOC3.DCR                             */
/* Source filename: pu_i3c.csr, line: 2337                                 */
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_MSB 7u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_LSB 0u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_FIELD_MASK 0x000000fful
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_GET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_SET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE1_LOC3_DCR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DEV_CHAR_TABLE1_LOC4                                */
/* Register template: i3c::DEV_CHAR_TABLE1_LOC4                            */
/* Source filename: pu_i3c.csr, line: 2360                                 */
/* Field member: i3c::DEV_CHAR_TABLE1_LOC4.DEV_DYNAMIC_ADDR                */
/* Source filename: pu_i3c.csr, line: 2368                                 */
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_MSB 7u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_LSB 0u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_FIELD_MASK 0x000000fful
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_GET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_SET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE1_LOC4_DEV_DYNAMIC_ADDR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DEV_CHAR_TABLE2_LOC1                                */
/* Register template: i3c::DEV_CHAR_TABLE2_LOC1                            */
/* Source filename: pu_i3c.csr, line: 2380                                 */
/* Field member: i3c::DEV_CHAR_TABLE2_LOC1.LSB_PROVISIONAL_ID              */
/* Source filename: pu_i3c.csr, line: 2388                                 */
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_MSB 31u
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_LSB 0u
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_WIDTH 32u
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_RESET 0x00000000ul
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_FIELD_MASK 0xfffffffful
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_GET(x) \
   ((x) & 0xfffffffful)
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_SET(x) \
   ((x) & 0xfffffffful)
#define I3C_DEV_CHAR_TABLE2_LOC1_LSB_PROVISIONAL_ID_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: i3c::DEV_CHAR_TABLE2_LOC2                                */
/* Register template: i3c::DEV_CHAR_TABLE2_LOC2                            */
/* Source filename: pu_i3c.csr, line: 2400                                 */
/* Field member: i3c::DEV_CHAR_TABLE2_LOC2.MSB_PROVISIONAL_ID              */
/* Source filename: pu_i3c.csr, line: 2408                                 */
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_MSB 15u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_LSB 0u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_WIDTH 16u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_RESET 0x0000u
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_FIELD_MASK 0x0000fffful
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_GET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_SET(x) \
   ((x) & 0x0000fffful)
#define I3C_DEV_CHAR_TABLE2_LOC2_MSB_PROVISIONAL_ID_MODIFY(r, x) \
   (((x) & 0x0000fffful) | ((r) & 0xffff0000ul))

/* Register type: i3c::DEV_CHAR_TABLE2_LOC3                                */
/* Register template: i3c::DEV_CHAR_TABLE2_LOC3                            */
/* Source filename: pu_i3c.csr, line: 2420                                 */
/* Field member: i3c::DEV_CHAR_TABLE2_LOC3.BCR                             */
/* Source filename: pu_i3c.csr, line: 2439                                 */
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_MSB 15u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_LSB 8u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_FIELD_MASK 0x0000ff00ul
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_GET(x) (((x) & 0x0000ff00ul) >> 8)
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_SET(x) (((x) << 8) & 0x0000ff00ul)
#define I3C_DEV_CHAR_TABLE2_LOC3_BCR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00ul) | ((r) & 0xffff00fful))
/* Field member: i3c::DEV_CHAR_TABLE2_LOC3.DCR                             */
/* Source filename: pu_i3c.csr, line: 2428                                 */
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_MSB 7u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_LSB 0u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_FIELD_MASK 0x000000fful
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_GET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_SET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE2_LOC3_DCR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DEV_CHAR_TABLE2_LOC4                                */
/* Register template: i3c::DEV_CHAR_TABLE2_LOC4                            */
/* Source filename: pu_i3c.csr, line: 2451                                 */
/* Field member: i3c::DEV_CHAR_TABLE2_LOC4.DEV_DYNAMIC_ADDR                */
/* Source filename: pu_i3c.csr, line: 2459                                 */
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_MSB 7u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_LSB 0u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_WIDTH 8u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_WRITE_ACCESS 0u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_RESET 0x00u
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_FIELD_MASK 0x000000fful
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_GET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_SET(x) ((x) & 0x000000fful)
#define I3C_DEV_CHAR_TABLE2_LOC4_DEV_DYNAMIC_ADDR_MODIFY(r, x) \
   (((x) & 0x000000fful) | ((r) & 0xffffff00ul))

/* Register type: i3c::DEV_ADDR_TABLE_LOC1                                 */
/* Register template: i3c::DEV_ADDR_TABLE_LOC1                             */
/* Source filename: pu_i3c.csr, line: 2471                                 */
/* Field member: i3c::DEV_ADDR_TABLE_LOC1.LEGACY_I2C_DEVICE                */
/* Source filename: pu_i3c.csr, line: 2528                                 */
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_MSB 31u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_LSB 31u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_WIDTH 1u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_RESET 0x0u
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_FIELD_MASK 0x80000000ul
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define I3C_DEV_ADDR_TABLE_LOC1_LEGACY_I2C_DEVICE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC1.DEV_NACK_RETRY_CNT               */
/* Source filename: pu_i3c.csr, line: 2504                                 */
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_MSB 30u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_LSB 29u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_WIDTH 2u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_RESET 0x0u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_FIELD_MASK 0x60000000ul
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_NACK_RETRY_CNT_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC1.DEV_DYNAMIC_ADDR                 */
/* Source filename: pu_i3c.csr, line: 2491                                 */
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_MSB 23u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_LSB 16u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_WIDTH 8u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_RESET 0x00u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_FIELD_MASK 0x00ff0000ul
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_DYNAMIC_ADDR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC1.DEV_STATIC_ADDR                  */
/* Source filename: pu_i3c.csr, line: 2480                                 */
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_MSB 6u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_LSB 0u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_WIDTH 7u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_RESET 0x00u
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_FIELD_MASK 0x0000007ful
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_GET(x) ((x) & 0x0000007ful)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_SET(x) ((x) & 0x0000007ful)
#define I3C_DEV_ADDR_TABLE_LOC1_DEV_STATIC_ADDR_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* Register type: i3c::DEV_ADDR_TABLE_LOC2                                 */
/* Register template: i3c::DEV_ADDR_TABLE_LOC2                             */
/* Source filename: pu_i3c.csr, line: 2543                                 */
/* Field member: i3c::DEV_ADDR_TABLE_LOC2.LEGACY_I2C_DEVICE                */
/* Source filename: pu_i3c.csr, line: 2598                                 */
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_MSB 31u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_LSB 31u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_WIDTH 1u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_RESET 0x0u
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_FIELD_MASK 0x80000000ul
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define I3C_DEV_ADDR_TABLE_LOC2_LEGACY_I2C_DEVICE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC2.DEV_NACK_RETRY_CNT               */
/* Source filename: pu_i3c.csr, line: 2576                                 */
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_MSB 30u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_LSB 29u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_WIDTH 2u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_RESET 0x0u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_FIELD_MASK 0x60000000ul
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_GET(x) \
   (((x) & 0x60000000ul) >> 29)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_SET(x) \
   (((x) << 29) & 0x60000000ul)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_NACK_RETRY_CNT_MODIFY(r, x) \
   ((((x) << 29) & 0x60000000ul) | ((r) & 0x9ffffffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC2.DEV_DYNAMIC_ADDR                 */
/* Source filename: pu_i3c.csr, line: 2563                                 */
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_MSB 23u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_LSB 16u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_WIDTH 8u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_RESET 0x00u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_FIELD_MASK 0x00ff0000ul
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_GET(x) \
   (((x) & 0x00ff0000ul) >> 16)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_SET(x) \
   (((x) << 16) & 0x00ff0000ul)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_DYNAMIC_ADDR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000ul) | ((r) & 0xff00fffful))
/* Field member: i3c::DEV_ADDR_TABLE_LOC2.DEV_STATIC_ADDR                  */
/* Source filename: pu_i3c.csr, line: 2552                                 */
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_MSB 6u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_LSB 0u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_WIDTH 7u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_READ_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_WRITE_ACCESS 1u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_RESET 0x00u
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_FIELD_MASK 0x0000007ful
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_GET(x) ((x) & 0x0000007ful)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_SET(x) ((x) & 0x0000007ful)
#define I3C_DEV_ADDR_TABLE_LOC2_DEV_STATIC_ADDR_MODIFY(r, x) \
   (((x) & 0x0000007ful) | ((r) & 0xffffff80ul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Union: i3c::TX_DATA_PORT                                    */
/* Source filename: pu_i3c.csr, line: 400                                  */
typedef union {
   volatile uint32_t TX_DATA_PORT; /**< Offset 0x0 (W) */
   uint32_t RX_DATA_PORT; /**< Offset 0x0 (R) */
} I3c_TX_DATA_PORT, *PTR_I3c_TX_DATA_PORT;

/* Typedef for Union: i3c::IBI_QUEUE_STATUS                                */
/* Source filename: pu_i3c.csr, line: 471                                  */
typedef union {
   uint32_t IBI_QUEUE_STATUS; /**< Offset 0x0 (R) */
   uint32_t IBI_QUEUE_DATA; /**< Offset 0x0 (R) */
} I3c_IBI_QUEUE_STATUS, *PTR_I3c_IBI_QUEUE_STATUS;

/* Typedef for Addressmap: i3c                                             */
/* Source filename: pu_i3c.csr, line: 2613                                 */
typedef struct {
   volatile uint32_t DEVICE_CTRL; /**< Offset 0x0 (R/W) */
   volatile uint32_t DEVICE_ADDR; /**< Offset 0x4 (R/W) */
   uint32_t HW_CAPABILITY; /**< Offset 0x8 (R) */
   volatile uint32_t COMMAND_QUEUE_PORT; /**< Offset 0xc (W) */
   uint32_t RESPONSE_QUEUE_PORT; /**< Offset 0x10 (R) */
   I3c_TX_DATA_PORT TX_DATA_PORT; /**< Offset 0x14 (R/W) */
   I3c_IBI_QUEUE_STATUS IBI_QUEUE_STATUS; /**< Offset 0x18 (R) */
   volatile uint32_t QUEUE_THLD_CTRL; /**< Offset 0x1c (R/W) */
   volatile uint32_t DATA_BUFFER_THLD_CTRL; /**< Offset 0x20 (R/W) */
   volatile uint32_t IBI_QUEUE_CTRL; /**< Offset 0x24 (R/W) */
   uint8_t _pad0[0x8];
   volatile uint32_t IBI_SIR_REQ_REJECT; /**< Offset 0x30 (R/W) */
   volatile uint32_t RESET_CTRL; /**< Offset 0x34 (R/W) */
   volatile uint32_t SLV_EVENT_CTRL; /**< Offset 0x38 (R/W) */
   volatile uint32_t INTR_STATUS; /**< Offset 0x3c (R/W) */
   volatile uint32_t INTR_STATUS_EN; /**< Offset 0x40 (R/W) */
   volatile uint32_t INTR_SIGNAL_EN; /**< Offset 0x44 (R/W) */
   volatile uint32_t INTR_FORCE; /**< Offset 0x48 (W) */
   uint32_t QUEUE_STATUS_LEVEL; /**< Offset 0x4c (R) */
   uint32_t DATA_BUFFER_STATUS_LEVEL; /**< Offset 0x50 (R) */
   volatile uint32_t PRESENT_STATE; /**< Offset 0x54 (R) */
   uint8_t _pad1[0x4];
   uint32_t DEVICE_ADDR_TABLE_POINTER; /**< Offset 0x5c (R) */
   volatile uint32_t DEV_CHAR_TABLE_POINTER; /**< Offset 0x60 (R/W) */
   uint8_t _pad2[0x8];
   uint32_t VENDOR_SPECIFIC_REG_POINTER; /**< Offset 0x6c (R) */
   uint8_t _pad3[0x40];
   volatile uint32_t DEVICE_CTRL_EXTENDED; /**< Offset 0xb0 (R/W) */
   volatile uint32_t SCL_I3C_OD_TIMING; /**< Offset 0xb4 (R/W) */
   volatile uint32_t SCL_I3C_PP_TIMING; /**< Offset 0xb8 (R/W) */
   volatile uint32_t SCL_I2C_FM_TIMING; /**< Offset 0xbc (R/W) */
   volatile uint32_t SCL_I2C_FMP_TIMING; /**< Offset 0xc0 (R/W) */
   uint8_t _pad4[0x4];
   volatile uint32_t SCL_EXT_LCNT_TIMING; /**< Offset 0xc8 (R/W) */
   volatile uint32_t SCL_EXT_TERMN_LCNT_TIMING; /**< Offset 0xcc (R/W) */
   uint8_t _pad5[0x4];
   volatile uint32_t BUS_FREE_TIMING; /**< Offset 0xd4 (R/W) */
   uint8_t _pad6[0x8];
   uint32_t I3C_VER_ID; /**< Offset 0xe0 (R) */
   uint32_t I3C_VER_TYPE; /**< Offset 0xe4 (R) */
   uint32_t EXTENDED_CAPABILITY; /**< Offset 0xe8 (R) */
   uint8_t _pad7[0x114];
   uint32_t DEV_CHAR_TABLE1_LOC1; /**< Offset 0x200 (R) */
   uint32_t DEV_CHAR_TABLE1_LOC2; /**< Offset 0x204 (R) */
   uint32_t DEV_CHAR_TABLE1_LOC3; /**< Offset 0x208 (R) */
   uint32_t DEV_CHAR_TABLE1_LOC4; /**< Offset 0x20c (R) */
   uint32_t DEV_CHAR_TABLE2_LOC1; /**< Offset 0x210 (R) */
   uint32_t DEV_CHAR_TABLE2_LOC2; /**< Offset 0x214 (R) */
   uint32_t DEV_CHAR_TABLE2_LOC3; /**< Offset 0x218 (R) */
   uint32_t DEV_CHAR_TABLE2_LOC4; /**< Offset 0x21c (R) */
   volatile uint32_t DEV_ADDR_TABLE_LOC1; /**< Offset 0x220 (R/W) */
   volatile uint32_t DEV_ADDR_TABLE_LOC2; /**< Offset 0x224 (R/W) */
} I3c, *PTR_I3c;

#endif
