
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (1#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (3#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_3' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (4#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_9' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_9.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_9' (5#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_10' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/decoder_10.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_10' (6#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/decoder_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_3' (7#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/multi_seven_seg_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_4' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_manual_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_11' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_full_adder_16' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_full_adder_16' (8#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_full_adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter16_17' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/shifter16_17.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/shifter16_17.v:19]
INFO: [Synth 8-6155] done synthesizing module 'shifter16_17' (9#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/shifter16_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/boolean_18.v:19]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (10#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'comp_19' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/comp_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comp_19' (11#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/comp_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_multiplier_20' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_multiplier_20' (12#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_11' (13#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_12' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/edge_detector_12.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_12' (14#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/edge_detector_12.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_4' (15#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_manual_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_auto_5' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_auto_5.v:7]
	Parameter SLOWCLOCK_SIZE bound to: 5'b11101 
	Parameter START_testCase bound to: 6'b000000 
	Parameter ADDSTART_testCase bound to: 6'b000001 
	Parameter ADD0_testCase bound to: 6'b000010 
	Parameter ADD1_testCase bound to: 6'b000011 
	Parameter ADD2_testCase bound to: 6'b000100 
	Parameter ADD3_testCase bound to: 6'b000101 
	Parameter SUBSTART_testCase bound to: 6'b000110 
	Parameter SUB0_testCase bound to: 6'b000111 
	Parameter SUB1_testCase bound to: 6'b001000 
	Parameter SUB2_testCase bound to: 6'b001001 
	Parameter SUB3_testCase bound to: 6'b001010 
	Parameter MULSTART_testCase bound to: 6'b001011 
	Parameter MUL0_testCase bound to: 6'b001100 
	Parameter MUL1_testCase bound to: 6'b001101 
	Parameter MUL2_testCase bound to: 6'b001110 
	Parameter MUL3_testCase bound to: 6'b001111 
	Parameter BOOLSTART_testCase bound to: 6'b010000 
	Parameter AND_testCase bound to: 6'b010001 
	Parameter OR_testCase bound to: 6'b010010 
	Parameter XOR_testCase bound to: 6'b010011 
	Parameter A_testCase bound to: 6'b010100 
	Parameter SHLSTART_testCase bound to: 6'b010101 
	Parameter LS1_testCase bound to: 6'b010110 
	Parameter LS2_testCase bound to: 6'b010111 
	Parameter LS4_testCase bound to: 6'b011000 
	Parameter LS8_testCase bound to: 6'b011001 
	Parameter SHRSTART_testCase bound to: 6'b011010 
	Parameter RS1_testCase bound to: 6'b011011 
	Parameter RS2_testCase bound to: 6'b011100 
	Parameter RS4_testCase bound to: 6'b011101 
	Parameter RS8_testCase bound to: 6'b011110 
	Parameter SRASTART_testCase bound to: 6'b011111 
	Parameter RSA1_testCase bound to: 6'b100000 
	Parameter RSA2_testCase bound to: 6'b100001 
	Parameter RSA4_testCase bound to: 6'b100010 
	Parameter RSA8_testCase bound to: 6'b100011 
	Parameter CMPEQSTART_testCase bound to: 6'b100100 
	Parameter CMPEQ1_testCase bound to: 6'b100101 
	Parameter CMPEQ2_testCase bound to: 6'b100110 
	Parameter CMPEQ3_testCase bound to: 6'b100111 
	Parameter CMPEQ4_testCase bound to: 6'b101000 
	Parameter CMPLTSTART_testCase bound to: 6'b101001 
	Parameter CMPLT1_testCase bound to: 6'b101010 
	Parameter CMPLT2_testCase bound to: 6'b101011 
	Parameter CMPLT3_testCase bound to: 6'b101100 
	Parameter CMPLT4_testCase bound to: 6'b101101 
	Parameter CMPLESTART_testCase bound to: 6'b101110 
	Parameter CMPLE1_testCase bound to: 6'b101111 
	Parameter CMPLE2_testCase bound to: 6'b110000 
	Parameter CMPLE3_testCase bound to: 6'b110001 
	Parameter CMPLE4_testCase bound to: 6'b110010 
	Parameter ERRCASE_testCase bound to: 6'b110011 
	Parameter END_testCase bound to: 6'b110100 
	Parameter ERROR_STATE_testCase bound to: 6'b110101 
INFO: [Synth 8-6157] synthesizing module 'counter_13' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_13.v:14]
	Parameter SIZE bound to: 5'b11101 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_13' (16#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_13.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_auto_5.v:137]
INFO: [Synth 8-6155] done synthesizing module 'alu_auto_5' (17#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_auto_5.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:127]
INFO: [Synth 8-6157] synthesizing module 'au_debugger_6' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_debugger_6.v:13]
	Parameter DATA_WIDTH bound to: 5'b10000 
	Parameter CAPTURE_DEPTH bound to: 9'b100000000 
	Parameter NONCE bound to: 30'b101100100100101111100000100001 
	Parameter VERSION bound to: 2'b11 
	Parameter IDLE_state bound to: 2'b00 
	Parameter ARMED_state bound to: 2'b01 
	Parameter FIRED_state bound to: 2'b10 
	Parameter CAPTURED_state bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized2' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_14' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/async_fifo_14.v:12]
	Parameter SIZE bound to: 1'b1 
	Parameter DEPTH bound to: 4'b1000 
	Parameter ADDR_SIZE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_21' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/simple_dual_ram_21.v:48]
	Parameter SIZE bound to: 1'b1 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_21' (19#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/simple_dual_ram_21.v:48]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_14' (20#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/async_fifo_14.v:12]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_15' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/simple_dual_ram_15.v:48]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_15' (21#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/simple_dual_ram_15.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_debugger_6.v:251]
INFO: [Synth 8-6155] done synthesizing module 'au_debugger_6' (22#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_debugger_6.v:13]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (23#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1019.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1019.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_testCase_q_reg' in module 'alu_auto_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          START_testCase |                           000000 |                           000000
       ADDSTART_testCase |                           000001 |                           000001
           ADD0_testCase |                           000010 |                           000010
           ADD1_testCase |                           000011 |                           000011
           ADD2_testCase |                           000100 |                           000100
           ADD3_testCase |                           000101 |                           000101
       SUBSTART_testCase |                           000110 |                           000110
           SUB0_testCase |                           000111 |                           000111
           SUB1_testCase |                           001000 |                           001000
           SUB2_testCase |                           001001 |                           001001
           SUB3_testCase |                           001010 |                           001010
       SHLSTART_testCase |                           001011 |                           010101
            LS1_testCase |                           001100 |                           010110
            LS2_testCase |                           001101 |                           010111
            LS4_testCase |                           001110 |                           011000
            LS8_testCase |                           001111 |                           011001
       SHRSTART_testCase |                           010000 |                           011010
            RS1_testCase |                           010001 |                           011011
            RS2_testCase |                           010010 |                           011100
            RS4_testCase |                           010011 |                           011101
            RS8_testCase |                           010100 |                           011110
       SRASTART_testCase |                           010101 |                           011111
           RSA1_testCase |                           010110 |                           100000
           RSA2_testCase |                           010111 |                           100001
           RSA4_testCase |                           011000 |                           100010
           RSA8_testCase |                           011001 |                           100011
      BOOLSTART_testCase |                           011010 |                           010000
            AND_testCase |                           011011 |                           010001
             OR_testCase |                           011100 |                           010010
            XOR_testCase |                           011101 |                           010011
              A_testCase |                           011110 |                           010100
     CMPEQSTART_testCase |                           011111 |                           100100
         CMPEQ1_testCase |                           100000 |                           100101
         CMPEQ2_testCase |                           100001 |                           100110
         CMPEQ3_testCase |                           100010 |                           100111
         CMPEQ4_testCase |                           100011 |                           101000
     CMPLTSTART_testCase |                           100100 |                           101001
         CMPLT1_testCase |                           100101 |                           101010
         CMPLT2_testCase |                           100110 |                           101011
         CMPLT3_testCase |                           100111 |                           101100
         CMPLT4_testCase |                           101000 |                           101101
     CMPLESTART_testCase |                           101001 |                           101110
         CMPLE1_testCase |                           101010 |                           101111
         CMPLE2_testCase |                           101011 |                           110000
         CMPLE3_testCase |                           101100 |                           110001
         CMPLE4_testCase |                           101101 |                           110010
        ERRCASE_testCase |                           101110 |                           110011
    ERROR_STATE_testCase |                           101111 |                           110101
            END_testCase |                           110000 |                           110100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_testCase_q_reg' using encoding 'sequential' in module 'alu_auto_5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'alu_auto/edge_detector' (edge_detector_12) to 'alu_auto/button_detector'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 6     
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
	                8 Bit	(8 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  104 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 4     
	   6 Input   16 Bit        Muxes := 2     
	  49 Input   16 Bit        Muxes := 3     
	  49 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	  49 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 37    
	   4 Input    4 Bit        Muxes := 1     
	  49 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	  14 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	  49 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplier/p0, operation Mode is: A*B.
DSP Report: operator multiplier/p0 is absorbed into DSP multiplier/p0.
DSP Report: Generating DSP alu_manual/alu/multiplier/p0, operation Mode is: A2*B2.
DSP Report: register alu_manual/M_store_b_q_reg is absorbed into DSP alu_manual/alu/multiplier/p0.
DSP Report: register alu_manual/M_store_a_q_reg is absorbed into DSP alu_manual/alu/multiplier/p0.
DSP Report: operator alu_manual/alu/multiplier/p0 is absorbed into DSP alu_manual/alu/multiplier/p0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|alu_auto_5  | M_checkoff_reg_q0 | 64x8          | LUT            | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | debugger/ram/mem_reg | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|au_top_0    | debugger/config_fifo/ram/mem_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
+------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_multiplier_20 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0                  | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1019.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1043.508 ; gain = 24.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|au_top_0    | debugger/ram/mem_reg | 256 x 16(NO_CHANGE)    | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+------------+----------------------------------+-----------+----------------------+---------------+
|au_top_0    | debugger/config_fifo/ram/mem_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
+------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance debugger/ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1061.117 ; gain = 41.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1065.070 ; gain = 45.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1065.070 ; gain = 45.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.070 ; gain = 45.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.070 ; gain = 45.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.082 ; gain = 45.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.082 ; gain = 45.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|au_top_0    | debugger/config_fifo/M_rsync_q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|au_top_0    | debugger/config_fifo/M_wsync_q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|au_top_0    | debugger/M_status_q_reg[98]           | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|au_top_0    | debugger/M_status_q_reg[73]           | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|au_top_0    | debugger/M_status_q_reg[37]           | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|au_top_0    | debugger/M_status_q_reg[6]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|au_top_0    | debugger/M_status_q_reg[1]            | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     4|
|2     |BUFG     |     2|
|3     |CARRY4   |    28|
|4     |DSP48E1  |     1|
|5     |LUT1     |    13|
|6     |LUT2     |    69|
|7     |LUT3     |   102|
|8     |LUT4     |    73|
|9     |LUT5     |    87|
|10    |LUT6     |   330|
|11    |RAM16X1D |     1|
|12    |RAMB18E1 |     1|
|13    |SRL16E   |    10|
|14    |SRLC32E  |     3|
|15    |FDRE     |   399|
|16    |FDSE     |    25|
|17    |IBUF     |    30|
|18    |OBUF     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.082 ; gain = 45.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1065.082 ; gain = 45.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1065.082 ; gain = 45.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1073.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1073.188 ; gain = 73.848
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/comp struct 50.002/fpgaT4/manual/work/vivado/manual/manual.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 16:07:55 2022...
