$date
	Thu May 19 17:30:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module lfsr $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 3 # Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
1"
0!
$end
#10
b100 #
1!
#20
0!
#30
b100 #
1!
#40
0!
#50
b1 #
1!
0"
#60
0!
#70
b11 #
1!
#80
0!
#90
b111 #
1!
#100
0!
#110
b110 #
1!
#120
0!
#130
b101 #
1!
#140
0!
#150
b10 #
1!
#160
0!
#170
b100 #
1!
#180
0!
#190
b1 #
1!
#200
0!
#210
b11 #
1!
#220
0!
#230
b111 #
1!
#240
0!
#250
b100 #
1!
1"
#260
0!
#270
b100 #
1!
#280
0!
#290
b100 #
1!
#300
0!
0"
#310
b1 #
1!
#320
0!
#330
b11 #
1!
#340
0!
#350
b111 #
1!
#360
0!
#370
b110 #
1!
#380
0!
#390
b101 #
1!
#400
0!
#410
b10 #
1!
#420
0!
#430
b100 #
1!
#440
0!
#450
b1 #
1!
#460
0!
#470
b11 #
1!
#480
0!
#490
b111 #
1!
#500
0!
