<!doctype html><html lang=en-us><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content='掌握chipyard的一些操作流程，为之后仿真打基础'><title>Chipyard Learning</title>
<link rel=canonical href=https://VastCircle.github.io/2024/chipyard-learning/><link rel=stylesheet href=/scss/style.min.46208cabd58e8bcef0cfb7d7ea6b561adcca3b91dd1fc6657493a44f03c5db75.css><meta property='og:title' content='Chipyard Learning'><meta property='og:description' content='掌握chipyard的一些操作流程，为之后仿真打基础'><meta property='og:url' content='https://VastCircle.github.io/2024/chipyard-learning/'><meta property='og:site_name' content="VastCircle's blog"><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='chipyard'><meta property='article:published_time' content='2024-10-07T16:15:07+08:00'><meta property='article:modified_time' content='2024-10-07T16:15:07+08:00'><meta name=twitter:title content="Chipyard Learning"><meta name=twitter:description content="掌握chipyard的一些操作流程，为之后仿真打基础"><style>:root{--article-font-family:"Noto Serif SC", var(--base-font-family)}</style><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@300;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex
<!--
extended
-->
on-phone--column extended"><div id=article-toolbar><a href=https://VastCircle.github.io/ class=back-home><svg class="icon icon-tabler icon-tabler-chevron-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="15 6 9 12 15 18"/></svg>
<span>Back</span></a></div><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header class=site-info><figure class=site-avatar><a href=/><img src=/img/avatar_hu9516569771622178000.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><h1 class=site-name><a href=/>VastCircle's blog</a></h1><h2 class=site-description>To shine , not to be illuminated</h2><ol class=social-menu><li><a href=https://github.com/VastCircle target=_blank title=GitHub><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol></header><ol class=menu id=main-menu><li><a href=/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>Home</span></a></li><li><a href=/about/><svg class="icon icon-tabler icon-tabler-user" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="7" r="4"/><path d="M6 21v-2a4 4 0 014-4h4a4 4 0 014 4v2"/></svg>
<span>About</span></a></li><li><a href=/links/><svg class="icon icon-tabler icon-tabler-home" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><polyline points="5 12 3 12 12 3 21 12 19 12"/><path d="M5 12v7a2 2 0 002 2h10a2 2 0 002-2v-7"/><path d="M9 21v-6a2 2 0 012-2h2a2 2 0 012 2v6"/></svg>
<span>friends</span></a></li><li><a href=/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><header class=article-category><a href=/categories/chipyard/>Chipyard</a></header><h2 class=article-title><a href=/2024/chipyard-learning/>Chipyard Learning</a></h2><h3 class=article-subtitle>掌握chipyard的一些操作流程，为之后仿真打基础</h3><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Oct 07, 2024</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-words>4116字</time></div></footer></div></header><section class=article-content><h2 id=chipyard-从下载到构建>chipyard 从下载到构建</h2><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>git clone https://github.com/ucb-bar/chipyard.git
</span></span><span style=display:flex><span><span style=color:#e5c07b>cd</span> chipyard
</span></span><span style=display:flex><span>git checkout 1.10.0
</span></span><span style=display:flex><span><span style=color:#7f848e>## 为了使得clone顺利，把http都换成ssh ，使用命令</span>
</span></span><span style=display:flex><span>find . -name <span style=color:#98c379>&#34;.gitmodules&#34;</span> -type f -exec sed -i <span style=color:#98c379>&#39;s/https:\/\/github.com\//git@github.com:/g&#39;</span> <span style=color:#56b6c2>{}</span> +
</span></span><span style=display:flex><span><span style=color:#7f848e>## 同步</span>
</span></span><span style=display:flex><span>git submodule sync
</span></span><span style=display:flex><span><span style=color:#7f848e>## 运行初始化脚本</span>
</span></span><span style=display:flex><span>./build-setup.sh 
</span></span><span style=display:flex><span><span style=color:#7f848e>## 导入conda环境</span>
</span></span><span style=display:flex><span> <span style=color:#e5c07b>source</span> ./env.sh 
</span></span><span style=display:flex><span> <span style=color:#7f848e>## 初始化software ，例如coremark</span>
</span></span><span style=display:flex><span> ./scripts/init-software.sh
</span></span></code></pre></div><h2 id=配置一个2核心soc>配置一个2核心soc</h2><h3 id=chipyard-配置文件>chipyard 配置文件</h3><p>chipyard的配置文件是在<code>chipyard/generators/chipyard/src/main/scala/config</code>中，</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#c678dd>class</span> <span style=color:#e5c07b>MyCoreConfigs</span> <span style=color:#c678dd>extends</span> <span style=color:#e5c07b>Config</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>  <span style=color:#c678dd>new</span> <span style=color:#e06c75>freechips</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>rocketchip</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>subsystem</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>WithNBigCores</span><span style=color:#56b6c2>(</span><span style=color:#d19a66>2</span><span style=color:#56b6c2>)</span> <span style=color:#56b6c2>++</span>         <span style=color:#7f848e>// single rocket-core
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>  <span style=color:#c678dd>new</span> <span style=color:#e06c75>chipyard</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>config</span><span style=color:#56b6c2>.</span><span style=color:#e5c07b>AbstractConfig</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><p>在sim/verilator界面去执行命令,可以生成文件 simulator-chipyard-MyCoreConfig</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>make <span style=color:#e06c75>CONFIG</span><span style=color:#56b6c2>=</span>MyCoreConfig
</span></span></code></pre></div><h3 id=裸机编译riscv>裸机编译riscv</h3><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#7f848e>#include</span> <span style=color:#7f848e>&lt;stdio.h&gt;</span><span style=color:#7f848e>
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>
</span></span><span style=display:flex><span><span style=color:#e5c07b>int</span> <span style=color:#61afef;font-weight:700>main</span>(<span style=color:#e5c07b>void</span>)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>    <span style=color:#61afef;font-weight:700>printf</span>(<span style=color:#98c379>&#34;Hello, World!</span><span style=color:#98c379>\n</span><span style=color:#98c379>&#34;</span>);
</span></span><span style=display:flex><span>    <span style=color:#c678dd>return</span> <span style=color:#d19a66>0</span>;
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>$ riscv64-unknown-elf-gcc -fno-common -fno-builtin-printf -specs<span style=color:#56b6c2>=</span>htif_nano.specs -c hello.c
</span></span><span style=display:flex><span>$ riscv64-unknown-elf-gcc -static -specs<span style=color:#56b6c2>=</span>htif_nano.specs hello.o -o hello.riscv
</span></span><span style=display:flex><span>$ spike hello.riscv
</span></span><span style=display:flex><span>Hello, World!
</span></span></code></pre></div><ul><li>-fno-common</li></ul><p>​ 默认情况下，C语言会将未初始化的全局变量放在一个“common”区域，可以被多个文件共享。<code>-fno-common</code> 禁止这种行为，要求每个未初始化的全局变量必须在一个文件中定义。</p><ul><li>-fno-builtin-printf</li></ul><p>​ 禁用编译器内置的 <code>printf</code> 函数，强制使用标准库中的 <code>printf</code> 函数</p><ul><li>-specs=htif_nano.specs</li></ul><p>​ <code>htif_nano.specs</code> 可能是为特定硬件平台（例如 RISC-V）的模拟环境或硬件接口（HTIF）准备的编译和链接配置，确保生成的代码可以在特定环境中运行</p><ul><li><p>-static</p><p>强制使用静态链接库，而不是动态链接库。所有需要的库代码都会在编译时直接链接到生成的可执行文件中，而不是在运行时动态加载。</p></li></ul><h3 id=生成波形>生成波形</h3><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>make run-binary-debug <span style=color:#e06c75>BINARY</span><span style=color:#56b6c2>=</span>test.riscv
</span></span></code></pre></div><p>应该是要重新编译前文生成的bin文件</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span><span style=color:#7f848e>## 方法1</span>
</span></span><span style=display:flex><span>make run-binary-debug <span style=color:#e06c75>BINARY</span><span style=color:#56b6c2>=</span>test.riscv <span style=color:#e06c75>CONFIG</span><span style=color:#56b6c2>=</span>MyCoreConfig
</span></span><span style=display:flex><span><span style=color:#7f848e>## 方法2</span>
</span></span><span style=display:flex><span>./simulator-chipyard-RocketConfig <span style=color:#e06c75>$RISCV</span>/riscv64-unknown-elf/share/riscv-tests/isa/rv64ui-p-simple
</span></span></code></pre></div><p>在output/chipyard.harness.TestHarness.MyCoreConfig 可以看到hello.vcd</p><p>使用 gtkwave可以打开hello.vcd 查看</p><h3 id=rocket-chip>rocket chip</h3><div align=center><img src="rocket-chip 图表.png" alt=123 style=zoom:50%></div><h4 id=tiles>tiles</h4><p>每个<code>Rocket</code>核心都与一个页表遍历器、L1 指令缓存和 L1 数据缓存组合成一个<code>RocketTile</code></p><p>每个 CPU 块都有一个 L1 指令缓存和 L1 数据缓存。这些缓存的大小和关联性可以配置。默认<code>RocketConfig</code> 使用 16 KiB、4 路组关联指令和数据缓存</p><h4 id=memory-system>Memory System</h4><p>这些图块(Tiles)连接到<code>SystemBus</code>，后者将其连接到 L2 缓存组。然后，L2 缓存组连接到<code>MemoryBus</code>，后者通过 TileLink 到 AXI 转换器连接到 DRAM 控制器</p><div align=center><img src=image-20241009152035016.png alt="Momory System" style=zoom:50%></div><h4 id=mmio>MMIO</h4><p>对于 MMIO 外围设备，<code>SystemBus</code>连接到<code>ControlBus</code>和<code>PeripheryBus</code></p><p><code>ControlBus</code>连接标准外围设备，如 BootROM、平台级中断控制器 (PLIC)、核心本地中断 (CLINT) 和调试单元</p><h5 id=bootrom>BootROM</h5><p>BootROM 包含第一阶段引导加载程序，即系统复位后运行的第一条指令。它还包含设备树，Linux 会使用它来确定连接了哪些其他外设，具体在 /generators/rocket-chip/bootrom</p><pre tabindex=0><code class=language-assembly data-lang=assembly>#define DRAM_BASE 0x80000000

.section .text.start, &#34;ax&#34;, @progbits
.globl _start
_start:
  csrwi 0x7c1, 0 // disable chicken bits
  li s0, DRAM_BASE
  csrr a0, mhartid
  la a1, _dtb
  jr s0

.section .text.hang, &#34;ax&#34;, @progbits
.globl _hang
_hang:
  csrwi 0x7c1, 0 // disable chicken bits
  csrr a0, mhartid
  la a1, _dtb
  csrwi mie, 0
1:
  wfi
  j 1b

.section .rodata.dtb, &#34;a&#34;, @progbits
.globl _dtb
.align 5, 0
_dtb:
.ascii &#34;DTB goes here&#34;
</code></pre><p>linker.ld</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>SECTIONS
</span></span><span style=display:flex><span><span style=color:#56b6c2>{</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>ROM_BASE</span> <span style=color:#56b6c2>=</span> 0x10000; /* ... but actually position independent */
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    . <span style=color:#56b6c2>=</span> ROM_BASE;
</span></span><span style=display:flex><span>    .text.start : <span style=color:#56b6c2>{</span> *<span style=color:#56b6c2>(</span>.text.start<span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    . <span style=color:#56b6c2>=</span> ROM_BASE + 0x40;
</span></span><span style=display:flex><span>    .text.hang : <span style=color:#56b6c2>{</span> *<span style=color:#56b6c2>(</span>.text.hang<span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span>    . <span style=color:#56b6c2>=</span> ROM_BASE + 0x80;
</span></span><span style=display:flex><span>    .rodata.dtb : <span style=color:#56b6c2>{</span> *<span style=color:#56b6c2>(</span>.rodata.dtb<span style=color:#56b6c2>)</span> <span style=color:#56b6c2>}</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>}</span>
</span></span></code></pre></div><p>第一条指令应该是从0x10000开始</p><h2 id=源码解读>源码解读</h2><h3 id=variablesmk>variables.mk</h3><p>构建系统的不同方式之间共享的变量和/或值在目录结构中位于较高位置。因此，该项目的一些最重要的命令和变量chipyard/variables.mk中定义.</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-makefile data-lang=makefile><span style=display:flex><span>ifeq (<span style=color:#c678dd>$(</span><span style=color:#e06c75>SUB_PROJECT</span><span style=color:#c678dd>)</span>,chipyard)
</span></span><span style=display:flex><span>	<span style=color:#e06c75>SBT_PROJECT</span>       <span style=color:#56b6c2>?=</span> chipyard
</span></span><span style=display:flex><span>	MODEL             ?<span style=color:#56b6c2>=</span> TestHarness
</span></span><span style=display:flex><span>	VLOG_MODEL        ?<span style=color:#56b6c2>=</span> <span style=color:#c678dd>$(</span>MODEL<span style=color:#c678dd>)</span>
</span></span><span style=display:flex><span>	MODEL_PACKAGE     ?<span style=color:#56b6c2>=</span> chipyard.harness
</span></span><span style=display:flex><span>	CONFIG            ?<span style=color:#56b6c2>=</span> RocketConfig
</span></span><span style=display:flex><span>	CONFIG_PACKAGE    ?<span style=color:#56b6c2>=</span> <span style=color:#c678dd>$(</span>SBT_PROJECT<span style=color:#c678dd>)</span>
</span></span><span style=display:flex><span>	GENERATOR_PACKAGE ?<span style=color:#56b6c2>=</span> <span style=color:#c678dd>$(</span>SBT_PROJECT<span style=color:#c678dd>)</span>
</span></span><span style=display:flex><span>	TB                ?<span style=color:#56b6c2>=</span> TestDriver
</span></span><span style=display:flex><span>	TOP               ?<span style=color:#56b6c2>=</span> ChipTop
</span></span><span style=display:flex><span>endif
</span></span></code></pre></div><h4 id=sub_project>SUB_PROJECT</h4><p>这对应于chipyard/generators 目录中的项目之一。更正式地说，它是由相应生成器目录中的 build.sbt 文件中的条目之一以及 Chipyard 根目录中的主 build.sbt 文件定义的.</p><p>通过在定义良好的选项之一之间更改此文件，人们可以轻松地重用 Chipyard 架构的主要部分。</p><p>constellation icenet rocketchip testchipip hwacha &mldr;</p><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-scala data-lang=scala><span style=display:flex><span><span style=color:#7f848e>// 可以看到chipyard depend on 几乎所有其他的文件
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span><span style=color:#c678dd>lazy</span> <span style=color:#c678dd>val</span> <span style=color:#e06c75>chipyard</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>project</span> <span style=color:#e06c75>in</span> <span style=color:#e06c75>file</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;generators/chipyard&#34;</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>dependsOn</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>testchipip</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>rocketchip</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>boom</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>hwacha</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>sifive_blocks</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>sifive_cache</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>iocell</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>sha3</span><span style=color:#56b6c2>,</span> <span style=color:#7f848e>// On separate line to allow for cleaner tutorial-setup patches
</span></span></span><span style=display:flex><span><span style=color:#7f848e></span>    <span style=color:#e06c75>dsptools</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>`rocket-dsp-utils`</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>gemmini</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>icenet</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>tracegen</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>cva6</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>nvdla</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>sodor</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>ibex</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>fft_generator</span><span style=color:#56b6c2>,</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>constellation</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>mempress</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>barf</span><span style=color:#56b6c2>,</span> <span style=color:#e06c75>shuttle</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>settings</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>libraryDependencies</span> <span style=color:#56b6c2>++=</span> <span style=color:#e06c75>rocketLibDeps</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>settings</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>    <span style=color:#e06c75>libraryDependencies</span> <span style=color:#56b6c2>++=</span> <span style=color:#e5c07b>Seq</span><span style=color:#56b6c2>(</span>
</span></span><span style=display:flex><span>      <span style=color:#98c379>&#34;org.reflections&#34;</span> <span style=color:#56b6c2>%</span> <span style=color:#98c379>&#34;reflections&#34;</span> <span style=color:#56b6c2>%</span> <span style=color:#98c379>&#34;0.10.2&#34;</span>
</span></span><span style=display:flex><span>    <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span> <span style=color:#56b6c2>.</span><span style=color:#e06c75>settings</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commonSettings</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#c678dd>lazy</span> <span style=color:#c678dd>val</span> <span style=color:#e06c75>hwacha</span> <span style=color:#c678dd>=</span> <span style=color:#56b6c2>(</span><span style=color:#e06c75>project</span> <span style=color:#e06c75>in</span> <span style=color:#e06c75>file</span><span style=color:#56b6c2>(</span><span style=color:#98c379>&#34;generators/hwacha&#34;</span><span style=color:#56b6c2>))</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>dependsOn</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>rocketchip</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>settings</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>libraryDependencies</span> <span style=color:#56b6c2>++=</span> <span style=color:#e06c75>rocketLibDeps</span><span style=color:#56b6c2>.</span><span style=color:#e06c75>value</span><span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>  <span style=color:#56b6c2>.</span><span style=color:#e06c75>settings</span><span style=color:#56b6c2>(</span><span style=color:#e06c75>commonSettings</span><span style=color:#56b6c2>)</span>
</span></span></code></pre></div><h4 id=sbt_project>SBT_PROJECT</h4><p>这对应于要构建的芯片的顶级存储库。这是定义许多更高级别的构造的地方，例如测试工具和测试平台。</p><h4 id=model>MODEL</h4><p>该模型是 Chisel 应该使用的项目的顶级模块。通常，这应该定义为与测试工具相同，但不一定必须如此。</p><h4 id=vlog_model>VLOG_MODEL</h4><p>这是 FIRRTL/Verilog 应该使用的项目的顶层模块。与 MODEL 一样，这通常与测试工具相同，但不一定需要如此。</p><h4 id=model_package>MODEL_PACKAGE</h4><p>这是用于查找 CPU 整体模型的 Scala 包。这应该对应于 Scala CPU 配置文件中的包 <packagename>。</p><h4 id=config>CONFIG</h4><p>这定义了项目应使用的参数。通常，这用于选择 SBT_PROJECT 中定义的 CPU 配置之一。</p><h4 id=config_package>CONFIG_PACKAGE</h4><p>这是定义 Config 类的 Scala 包。该文件必须包含 Config 的类定义，这意味着对象 Config 必须存在。例如CONFIG=IceNetUnitTestConfig ,CONFIG_PACKAGE=icenet,这代表IceNetUnitTestConfig这个类是在包icenet里面的</p><h4 id=generator_package>GENERATOR_PACKAGE</h4><p>这是定义 Generator 类的 Scala 包。该文件必须包含 Generator 的类定义，这意味着 Generator 对象必须存在。</p><h4 id=tb>TB</h4><p>这定义了测试台包装器，该包装器延伸到测试工具上，以允许在 Verilog 模拟器中进行模拟。默认是TestDriver</p><p>路径位于generators/rocket-chip/src/main/resources/vsrc/TestDriver.v</p><p>里面包含着这个</p><pre tabindex=0><code>  `MODEL testHarness(
    .clock(clock),
    .reset(reset),
    .io_success(success)
</code></pre><h4 id=top>TOP</h4><p>这是该项目的顶层模块。通常，这是由测试工具实例化的模块。 例如chiptop</p><h2 id=在sim文件里make-发生了什么>在sim文件里make 发生了什么</h2><div class=highlight><pre tabindex=0 style=color:#abb2bf;background-color:#282c34;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span><span style=color:#7f848e>## 拷贝镜像</span>
</span></span><span style=display:flex><span>cp -f /chipyard/resources/testchipip/bootrom/bootrom.rv64.img chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/bootrom.rv64.img
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>## Chipyard环境中生成基于MyCoreConfig配置的模拟代码，同时输出生成过程的日志以便后续调试和查看。</span>
</span></span><span style=display:flex><span><span style=color:#56b6c2>(</span><span style=color:#e5c07b>set</span> -o pipefail <span style=color:#56b6c2>&amp;&amp;</span> 	<span style=color:#e5c07b>cd</span> CHIPYARD_HOME <span style=color:#56b6c2>&amp;&amp;</span> java -cp CHIPYARD_HOME/.classpath_cache/chipyard.jar chipyard.Generator  
</span></span><span style=display:flex><span>--target-dir CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig    <span style=color:#7f848e>## 指定生成代码的输出目录</span>
</span></span><span style=display:flex><span>--name chipyard.harness.TestHarness.MyCoreConfig <span style=color:#7f848e>## 指定生成文件的名字</span>
</span></span><span style=display:flex><span>--top-module chipyard.harness.TestHarness        <span style=color:#7f848e>## 指定生成代码的顶层文件</span>
</span></span><span style=display:flex><span>--legacy-configs chipyard:MyCoreConfig           <span style=color:#7f848e>## 指定代码的配置</span>
</span></span><span style=display:flex><span>| tee CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.chisel.log<span style=color:#56b6c2>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>## 执行了一个 Chipyard 项目模型生成过程。它读取设计的 FIRRTL 文件和相关注解，生成指定的 SFC 模型和注解文件，以便后续仿真或综合使用。</span>
</span></span><span style=display:flex><span><span style=color:#e5c07b>cd</span> CHIPYARD_HOME <span style=color:#56b6c2>&amp;&amp;</span> java -cp CHIPYARD_HOME/.classpath_cache/tapeout.jar barstools.tapeout.transforms.GenerateModelStageMain 
</span></span><span style=display:flex><span>--no-dedup   <span style=color:#7f848e>## 禁用模块去重 </span>
</span></span><span style=display:flex><span>--output-file CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.sfc <span style=color:#7f848e>## 指定生成SFC文件的路径,用于存储生成的模型数据</span>
</span></span><span style=display:flex><span>--output-annotation-file CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.sfc.anno.json <span style=color:#7f848e>## 生成模型的注解文件,将附加信息保存为json文件   </span>
</span></span><span style=display:flex><span>--target-dir CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral <span style=color:#7f848e>## 指定生成的附加文件的目标目录.gen-collateral 用于存放存放其他的生成数据和文件。 </span>
</span></span><span style=display:flex><span>--input-file CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.fir <span style=color:#7f848e>## 输入的 FIRRTL 文件，用于描述整个设计的结构和逻辑。</span>
</span></span><span style=display:flex><span>--annotation-file CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.appended.anno.json <span style=color:#7f848e>## 输入注解文件，包含了与 FIRRTL 文件相关的额外信息。</span>
</span></span><span style=display:flex><span>--log-level error <span style=color:#7f848e>## 设置日志等级为 error，只输出错误信息，以减少不必要的日志信息。</span>
</span></span><span style=display:flex><span>--allow-unrecognized-annotations <span style=color:#7f848e>##允许工具跳过无法识别的注解，保证生成过程顺利进行。</span>
</span></span><span style=display:flex><span>-X  
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>firtool <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    --format<span style=color:#56b6c2>=</span>fir <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定输入文件为 FIRRTL 格式</span>
</span></span><span style=display:flex><span>    --dedup <span style=color:#98c379>\ </span> <span style=color:#7f848e># 启用模块去重，减少重复模块</span>
</span></span><span style=display:flex><span>    --export-module-hierarchy <span style=color:#98c379>\ </span> <span style=color:#7f848e># 导出模块的层次结构，便于理解模块关系</span>
</span></span><span style=display:flex><span>    --emit-metadata <span style=color:#98c379>\ </span> <span style=color:#7f848e># 生成包含设计元数据的文件</span>
</span></span><span style=display:flex><span>    --verify-each<span style=color:#56b6c2>=</span><span style=color:#e5c07b>true</span> <span style=color:#98c379>\ </span> <span style=color:#7f848e># 每次转换后验证 FIRRTL，确保转换正确性</span>
</span></span><span style=display:flex><span>    --warn-on-unprocessed-annotations <span style=color:#98c379>\ </span> <span style=color:#7f848e># 对无法识别的注解给出警告，便于调试</span>
</span></span><span style=display:flex><span>    --disable-annotation-classless <span style=color:#98c379>\ </span> <span style=color:#7f848e># 禁用无明确类型的注解，避免生成不确定信息</span>
</span></span><span style=display:flex><span>    --disable-annotation-unknown <span style=color:#98c379>\ </span> <span style=color:#7f848e># 禁用未知类型的注解，确保生成过程可控</span>
</span></span><span style=display:flex><span>    --mlir-timing <span style=color:#98c379>\ </span> <span style=color:#7f848e># 记录 MLIR 的执行时间，便于性能分析</span>
</span></span><span style=display:flex><span>    --lowering-options<span style=color:#56b6c2>=</span> <span style=color:#98c379>\ </span> <span style=color:#7f848e># 控制降低选项（留空使用默认设置）</span>
</span></span><span style=display:flex><span>    --repl-seq-mem <span style=color:#98c379>\ </span> <span style=color:#7f848e># 启用序列内存替换，将高层内存结构转换为可综合内存</span>
</span></span><span style=display:flex><span>    --repl-seq-mem-file<span style=color:#56b6c2>=</span>CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.mems.conf <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定内存替换配置文件，描述生成的内存模块</span>
</span></span><span style=display:flex><span>    --repl-seq-mem-circuit<span style=color:#56b6c2>=</span>TestHarness <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定内存替换的电路名称</span>
</span></span><span style=display:flex><span>    --annotation-file<span style=color:#56b6c2>=</span>CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.sfc.anno.json <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入注解文件，提供生成过程所需的额外信息</span>
</span></span><span style=display:flex><span>    --split-verilog <span style=color:#98c379>\ </span> <span style=color:#7f848e># 将生成的 Verilog 拆分为多个文件，便于管理</span>
</span></span><span style=display:flex><span>    -o CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定输出目录，存放生成的文件</span>
</span></span><span style=display:flex><span>    CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.sfc.fir  <span style=color:#7f848e># 输入 FIRRTL 文件，包含电路的高层次描述</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>## 这条命令运行 uniquify-module-names.py 脚本，用于对模块名称进行唯一化。其目的在于解决模块名重复问题，确保在文件列表和层次结构中，每个模块的名称都是唯一的，便于 Verilog 生成和仿真流程的管理。</span>
</span></span><span style=display:flex><span>CHIPYARD_HOME/scripts/uniquify-module-names.py <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    --model-hier-json CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/model_module_hierarchy.json <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：模型模块的层次结构 JSON 文件</span>
</span></span><span style=display:flex><span>    --top-hier-json CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/top_module_hierarchy.json <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：顶层模块的层次结构 JSON 文件</span>
</span></span><span style=display:flex><span>    --in-all-filelist CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral/filelist.f <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：包含所有模块的文件列表</span>
</span></span><span style=display:flex><span>    --dut ChipTop <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定待验证的顶层模块为 ChipTop</span>
</span></span><span style=display:flex><span>    --model TestHarness <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定模型的顶层模块为 TestHarness</span>
</span></span><span style=display:flex><span>    --target-dir CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定目标目录，用于存放输出文件</span>
</span></span><span style=display:flex><span>    --out-dut-filelist CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.top.f <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出：顶层模块的文件列表</span>
</span></span><span style=display:flex><span>    --out-model-filelist CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.model.f <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出：模型模块的文件列表</span>
</span></span><span style=display:flex><span>    --out-model-hier-json CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/model_module_hierarchy.uniquified.json <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出：唯一化后的模型模块层次结构 JSON 文件</span>
</span></span><span style=display:flex><span>    --gcpath CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral  <span style=color:#7f848e># 指定生成文件的路径（用于在唯一化过程中查找生成文件）\</span>
</span></span><span style=display:flex><span>   
</span></span><span style=display:flex><span><span style=color:#7f848e>## 复制TestDriver.v到gen-collateral文件夹</span>
</span></span><span style=display:flex><span>    cp -f CHIPYARD_HOME/generators/rocket-chip/src/main/resources/vsrc/TestDriver.v CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#7f848e>## 运行 split-mems-conf.py 脚本，将包含所有内存配置的文件分离为顶层模块和模型模块各自独立的内存配置文件。使顶层模块 ChipTop 和模型模块 TestHarness 各自拥有独立的内存配置文件，便于后续的综合和仿真过程。   </span>
</span></span><span style=display:flex><span>CHIPYARD_HOME/scripts/split-mems-conf.py <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    --in-smems-conf CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.mems.conf <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：包含所有内存的配置文件</span>
</span></span><span style=display:flex><span>    --in-model-hrchy-json CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/model_module_hierarchy.uniquified.json <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：唯一化的模型模块层次结构 JSON 文件</span>
</span></span><span style=display:flex><span>    --dut-module-name ChipTop <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定顶层模块名称为 ChipTop</span>
</span></span><span style=display:flex><span>    --model-module-name TestHarness <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定模型模块名称为 TestHarness</span>
</span></span><span style=display:flex><span>    --out-dut-smems-conf CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.top.mems.conf <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出：用于顶层模块 ChipTop 的内存配置文件</span>
</span></span><span style=display:flex><span>    --out-model-smems-conf CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.model.mems.conf  <span style=color:#7f848e># 输出：用于模型模块 TestHarness 的内存配置文件</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>### 这条命令使用 MacroCompiler 工具，根据内存配置生成顶层模块的内存宏单元。通过指定 synflops 模式，可以确保生成的内存结构符合同步触发器的合成要求，并生成对应的 Verilog 文件，用于后续的仿真或综合步骤。</span>
</span></span><span style=display:flex><span><span style=color:#e5c07b>cd</span> CHIPYARD_HOME <span style=color:#56b6c2>&amp;&amp;</span> java -cp CHIPYARD_HOME/.classpath_cache/tapeout.jar barstools.macros.MacroCompiler <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    -n CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.top.mems.conf <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入内存配置文件，为顶层模块生成内存宏单元</span>
</span></span><span style=display:flex><span>    -v CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral/chipyard.harness.TestHarness.MyCoreConfig.top.mems.v <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出 Verilog 文件，生成的内存宏单元描述</span>
</span></span><span style=display:flex><span>    -f CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.top.mems.fir <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入 FIRRTL 文件，用于描述内存结构</span>
</span></span><span style=display:flex><span>    --mode synflops  <span style=color:#7f848e># 指定生成模式为 synflops，用于同步触发器合成</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#7f848e>### 这条命令与之前的命令类似，但这是针对模型模块 TestHarness 的内存配置。它使用 MacroCompiler 工具生成该模块的内存宏单元，确保生成的内存结构符合同步触发器的合成要求。生成的 Verilog 文件将用于后续的仿真或综合过程。    </span>
</span></span><span style=display:flex><span>    <span style=color:#e5c07b>cd</span> CHIPYARD_HOME <span style=color:#56b6c2>&amp;&amp;</span> java -cp CHIPYARD_HOME/.classpath_cache/tapeout.jar barstools.macros.MacroCompiler <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    -n CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.model.mems.conf <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：模型模块的内存配置文件</span>
</span></span><span style=display:flex><span>    -v CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral/chipyard.harness.TestHarness.MyCoreConfig.model.mems.v <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出：生成的 Verilog 文件，描述模型模块的内存宏单元</span>
</span></span><span style=display:flex><span>    -f CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.model.mems.fir <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入：用于描述模型模块内存结构的 FIRRTL 文件</span>
</span></span><span style=display:flex><span>    --mode synflops  <span style=color:#7f848e># 指定生成模式为 synflops，以支持同步触发器的合成</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span><span style=color:#7f848e>## 这条命令使用 Verilator 工具生成一个基于 TestDriver 顶层模块的 C++ 模拟器</span>
</span></span><span style=display:flex><span>verilator --main --timing --cc --exe <span style=color:#98c379>\
</span></span></span><span style=display:flex><span><span style=color:#98c379></span>    -CFLAGS <span style=color:#98c379>&#34; -O3 -std=c++17 -ICHIPYARD_HOME/.conda-env/riscv-tools/include -ICHIPYARD_HOME/tools/DRAMSim2 -ICHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/gen-collateral   -DVERILATOR -include CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig.plusArgs&#34;</span> <span style=color:#98c379>\ </span> <span style=color:#7f848e># 编译标志，包含优化选项、标准和包含路径</span>
</span></span><span style=display:flex><span>    -LDFLAGS <span style=color:#98c379>&#34; -LCHIPYARD_HOME/.conda-env/riscv-tools/lib -Wl,-rpath,CHIPYARD_HOME/.conda-env/riscv-tools/lib -LCHIPYARD_HOME/sims/verilator -LCHIPYARD_HOME/tools/DRAMSim2 -lriscv -lfesvr -ldramsim &#34;</span> <span style=color:#98c379>\ </span> <span style=color:#7f848e># 链接标志，指定库路径和链接的库</span>
</span></span><span style=display:flex><span>    --threads <span style=color:#d19a66>1</span> --threads-dpi all -O3 --x-assign fast --x-initial fast <span style=color:#98c379>\ </span> <span style=color:#7f848e># 设置线程数，优化和快速初始化选项</span>
</span></span><span style=display:flex><span>    --output-split <span style=color:#d19a66>10000</span> --output-split-cfuncs <span style=color:#d19a66>100</span> --assert -Wno-fatal <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输出分割设置、启用断言，禁止致命警告</span>
</span></span><span style=display:flex><span>    --timescale 1ns/1ps --max-num-width <span style=color:#d19a66>1048576</span> <span style=color:#98c379>\ </span> <span style=color:#7f848e># 设置时间尺度和宽度限制</span>
</span></span><span style=display:flex><span>    +define+CLOCK_PERIOD<span style=color:#56b6c2>=</span>1.0 +define+RESET_DELAY<span style=color:#56b6c2>=</span>777.7 +define+PRINTF_COND<span style=color:#56b6c2>=</span>TestDriver.printf_cond <span style=color:#98c379>\ </span> <span style=color:#7f848e># 定义宏，包括时钟周期和重置延迟</span>
</span></span><span style=display:flex><span>    +define+STOP_COND<span style=color:#56b6c2>=</span>!TestDriver.reset +define+MODEL<span style=color:#56b6c2>=</span>TestHarness <span style=color:#98c379>\ </span> <span style=color:#7f848e># 进一步定义条件和模型</span>
</span></span><span style=display:flex><span>    +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_INVALID_ASSIGN +define+VERILATOR <span style=color:#98c379>\ </span> <span style=color:#7f848e># 启用随机化选项</span>
</span></span><span style=display:flex><span>    --top-module TestDriver --vpi <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定顶层模块为 TestDriver，启用 VPI</span>
</span></span><span style=display:flex><span>    -f CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/sim_files.common.f <span style=color:#98c379>\ </span> <span style=color:#7f848e># 输入文件列表</span>
</span></span><span style=display:flex><span>    -o CHIPYARD_HOME/sims/verilator/simulator-chipyard.harness-MyCoreConfig <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定输出的模拟器文件</span>
</span></span><span style=display:flex><span>    -Mdir CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig <span style=color:#98c379>\ </span> <span style=color:#7f848e># 指定模型目录</span>
</span></span><span style=display:flex><span>    -CFLAGS <span style=color:#98c379>&#34;-include CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig/VTestDriver.h&#34;</span>  <span style=color:#7f848e># 额外的编译标志，包含 VTestDriver 头文件</span>
</span></span><span style=display:flex><span> 
</span></span><span style=display:flex><span><span style=color:#7f848e>## 建立VtestDriver.mk </span>
</span></span><span style=display:flex><span>touch CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig/VTestDriver.mk
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>## 编译DRAMSim2的源文件</span>
</span></span><span style=display:flex><span>make -C CHIPYARD_HOME/tools/DRAMSim2 libdramsim.a
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#7f848e>## 使用VTestDriver.mk来生成可执行文件simulator-chipyard.harness-MyCoreConfig </span>
</span></span><span style=display:flex><span>make <span style=color:#e06c75>VM_PARALLEL_BUILDS</span><span style=color:#56b6c2>=</span><span style=color:#d19a66>1</span> -C CHIPYARD_HOME/sims/verilator/generated-src/chipyard.harness.TestHarness.MyCoreConfig/chipyard.harness.TestHarness.MyCoreConfig -f VTestDriver.mk
</span></span></code></pre></div><h2 id=附录>附录</h2><h3 id=参考文献>参考文献</h3><p><a class=link href=https://alukens.com/project/spring-2021-independent-research-results/research_final_paper.pdf target=_blank rel=noopener>An Introduction to Declarative CPU Design and FPGA Development using the Chipyard SoC Design Framework</a></p><p><a class=link href=https://chipyard.readthedocs.io/en/1.10.0/ target=_blank rel=noopener>chipyard手册</a></p><p><a class=link href=https://www.cnblogs.com/hwzhao/p/17363380.html target=_blank rel=noopener>https://www.cnblogs.com/hwzhao/p/17363380.html</a></p><p><a class=link href=https://github.com/ucb-bar/chipyard/blob/main/docs/Advanced-Concepts/Top-Testharness.rst target=_blank rel=noopener>Tops,Test-Harnesses,and the Test-Driver</a></p><p><a class=link href=https://www.cnblogs.com/hwzhao/p/17306298.html target=_blank rel=noopener>chipyard的设备树介绍</a></p><h3 id=版权信息>版权信息</h3><p>本文原载于 <a class=link href=https://vastcircle.github.io target=_blank rel=noopener>vastcircle.github.io</a>，遵循 CC BY-NC-SA 4.0 协议，复制请保留原文出处。</p></section><footer class=article-footer><section class=article-tags><a href=/tags/chipyard/>Chipyard</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-contents--wrapper><h2 class=section-title>Related contents</h2><div class=related-contents><div class="flex article-list--tile"><article><a href=/2024/chipyard_boot_linux/><div class=article-details><h2 class=article-title>Chipyard_boot_linux</h2></div></a></article><article><a href=/2024/chipyard%E7%9A%84%E4%B8%89%E4%B8%AAhighest_level/><div class=article-details><h2 class=article-title>Chipyard的三个highest_level</h2></div></a></article></div></div></aside><div class=disqus-container><div id=disqus_thread></div><script>window.disqus_config=function(){},function(){if(["localhost","127.0.0.1"].indexOf(window.location.hostname)!=-1){document.getElementById("disqus_thread").innerHTML="Disqus comments not available by default when the website is previewed locally.";return}var t=document,e=t.createElement("script");e.async=!0,e.src="//stack.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)}()</script><noscript>Please enable JavaScript to view the <a href=https://disqus.com/?ref_noscript>comments powered by Disqus.</a></noscript><a href=https://disqus.com class=dsq-brlink>comments powered by <span class=logo-disqus>Disqus</span></a></div><style>.disqus-container{background-color:var(--card-background);border-radius:var(--card-border-radius);box-shadow:var(--shadow-l1);padding:var(--card-padding)}</style><script>window.addEventListener("onColorSchemeChange",e=>{DISQUS&&DISQUS.reset({reload:!0})})</script><footer class=site-footer><script>(function(e,t){var s=document,o="script",n=s.createElement(o),i=s.getElementsByTagName(o)[0];n.src=e,t&&n.addEventListener("load",function(e){t(e)}),i.parentNode.insertBefore(n,i)})("//cdn.bootcss.com/pangu/3.3.0/pangu.min.js",function(){pangu.spacingPage()})</script><section class=copyright>&copy;
2023 -
2025 <a href=https://stack-theme-mod.vercel.app/>vastcircle</a>·<i class="fas fa-bell"></i> <a id=days>0</a>Days<br>共书写了318.8k字·共 94篇文章</br><span><p></section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.2.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a><br><a href=https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh target=_blank>© Licensed Under CC BY-NC-SA 4.0</a></section><script>var days,number_of_days,s1="2024-10-06",s1=new Date(s1.replace(/-/g,"/"));s2=new Date,days=s2.getTime()-s1.getTime(),number_of_days=parseInt(days/(1e3*60*60*24)),document.getElementById("days").innerHTML=number_of_days</script></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.css integrity="sha256-c0uckgykQ9v5k+IqViZOZKc47Jn7KQil4/MP3ySA3F8=" crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.css integrity="sha256-SBLU4vv6CA6lHsZ1XyTdhyjJxCjPif/TRkjnsyGAGnE=" crossorigin=anonymous></main><aside class="sidebar right-sidebar sticky"><form action=/search/ class="search-form widget"><p><label>Search</label>
<input name=keyword required placeholder="Type something...">
<button title=Search><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg></button></p></form><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-hash" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><line x1="5" y1="9" x2="19" y2="9"/><line x1="5" y1="15" x2="19" y2="15"/><line x1="11" y1="4" x2="7" y2="20"/><line x1="17" y1="4" x2="13" y2="20"/></svg></div><h2 class="widget-title section-title">Table of contents</h2><div class=widget--toc><nav id=TableOfContents><ol><li><a href=#chipyard-从下载到构建>chipyard 从下载到构建</a></li><li><a href=#配置一个2核心soc>配置一个2核心soc</a><ol><li><a href=#chipyard-配置文件>chipyard 配置文件</a></li><li><a href=#裸机编译riscv>裸机编译riscv</a></li><li><a href=#生成波形>生成波形</a></li><li><a href=#rocket-chip>rocket chip</a><ol><li><a href=#tiles>tiles</a></li><li><a href=#memory-system>Memory System</a></li><li><a href=#mmio>MMIO</a></li></ol></li></ol></li><li><a href=#源码解读>源码解读</a><ol><li><a href=#variablesmk>variables.mk</a><ol><li><a href=#sub_project>SUB_PROJECT</a></li><li><a href=#sbt_project>SBT_PROJECT</a></li><li><a href=#model>MODEL</a></li><li><a href=#vlog_model>VLOG_MODEL</a></li><li><a href=#model_package>MODEL_PACKAGE</a></li><li><a href=#config>CONFIG</a></li><li><a href=#config_package>CONFIG_PACKAGE</a></li><li><a href=#generator_package>GENERATOR_PACKAGE</a></li><li><a href=#tb>TB</a></li><li><a href=#top>TOP</a></li></ol></li></ol></li><li><a href=#在sim文件里make-发生了什么>在sim文件里make 发生了什么</a></li><li><a href=#附录>附录</a><ol><li><a href=#参考文献>参考文献</a></li><li><a href=#版权信息>版权信息</a></li></ol></li></ol></nav></div></section><section class="widget categories"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Categories</h2><div class=widget-categories--list><div class=widget><h3 class=widget-title></h3><div class=widget-body><div class=category-list><div class=category-list-item><a href=https://VastCircle.github.io/categories/a_prime_on_hardware_prefetch/ class=category-list-link>a_prime_on_hardware_prefetch<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/boom/ class=category-list-link>boom<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/boom%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>boom代码阅读<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/c++/ class=category-list-link>c++<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cache/ class=category-list-link>cache<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chipyard/ class=category-list-link>chipyard<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/chisel/ class=category-list-link>chisel<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/cpu%E5%9F%BA%E7%A1%80/ class=category-list-link>cpu基础<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/gem5/ class=category-list-link>gem5<span class=category-list-count>5</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/gpgpu%E8%AF%BB%E4%B9%A6%E7%AC%94%E8%AE%B0/ class=category-list-link>gpgpu读书笔记<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/linux/ class=category-list-link>linux<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/riscv/ class=category-list-link>riscv<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/rocket-chip/ class=category-list-link>rocket-chip<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/runahead/ class=category-list-link>runahead<span class=category-list-count>3</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E4%BB%A3%E7%A0%81%E9%98%85%E8%AF%BB/ class=category-list-link>代码阅读<span class=category-list-count>2</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B/ class=category-list-link>分支预测<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%8D%9A%E5%AE%A2%E6%90%AD%E5%BB%BA/ class=category-list-link>博客搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>处理器<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E6%90%AD%E5%BB%BA/ class=category-list-link>环境搭建<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%8E%AF%E5%A2%83%E9%85%8D%E7%BD%AE/ class=category-list-link>环境配置<span class=category-list-count>5</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E7%BC%93%E5%AD%98%E4%B8%80%E8%87%B4%E6%80%A7/ class=category-list-link>缓存一致性<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB/ class=category-list-link>论文阅读<span class=category-list-count>14</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%AE%BF%E5%AD%98/ class=category-list-link>访存<span class=category-list-count>1</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E8%B6%85%E6%A0%87%E9%87%8F%E5%A4%84%E7%90%86%E5%99%A8/ class=category-list-link>超标量处理器<span class=category-list-count>12</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E9%A6%99%E5%B1%B1/ class=category-list-link>香山<span class=category-list-count>8</a></span></div><div class=category-list-item><a href=https://VastCircle.github.io/categories/%E9%A6%99%E5%B1%B1%E6%BA%90%E4%BB%A3%E7%A0%81/ class=category-list-link>香山源代码<span class=category-list-count>3</a></span></div></div></div></div></div></section><section class="widget archives"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-infinity" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M9.828 9.172a4 4 0 100 5.656A10 10 0 0012 12a10 10 0 012.172-2.828 4 4 0 110 5.656A10 10 0 0112 12 10 10 0 009.828 9.172"/></svg></div><h2 class="widget-title section-title">Archives</h2><div class=widget-archive--list><div class=archives-year><a href=/archives/#2025><span class=year>2025</span>
<span class=count>47</span></a></div><div class=archives-year><a href=/archives/#2024><span class=year>2024</span>
<span class=count>47</span></a></div></div></section><section class="widget tagCloud"><div class=widget-icon><svg class="icon icon-tabler icon-tabler-tag" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentcolor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11 3l9 9a1.5 1.5.0 010 2l-6 6a1.5 1.5.0 01-2 0L3 11V7a4 4 0 014-4h4"/><circle cx="9" cy="9" r="2"/></svg></div><h2 class="widget-title section-title">Tags</h2><div class=tagCloud-tags><a href=/tags/runahead/ class=font_size_6>Runahead
</a><a href=/tags/prefetch/ class=font_size_3>Prefetch
</a><a href=/tags/vector/ class=font_size_3>Vector
</a><a href=/tags/cache/ class=font_size_2>Cache
</a><a href=/tags/chipyard/ class=font_size_2>Chipyard
</a><a href=/tags/diplomacy/ class=font_size_2>Diplomacy
</a><a href=/tags/in-order/ class=font_size_2>In-Order
</a><a href=/tags/rocket-chip/ class=font_size_2>Rocket-Chip
</a><a href=/tags/%E5%88%86%E6%94%AF%E9%A2%84%E6%B5%8B/ class=font_size_2>分支预测
</a><a href=/tags/%E5%AF%84%E5%AD%98%E5%99%A8%E9%87%8D%E5%91%BD%E5%90%8D/ class=font_size_2>寄存器重命名</a></div></section></aside></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.5/dist/vibrant.min.js integrity="sha256-5NovOZc4iwiAWTYIFiIM7DxKUXKWvpVEuMEPLzcm5/g=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>