****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 10
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : RAM256
Version: T-2022.03-SP3
Date   : Thu Nov 10 07:07:59 2022
****************************************


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.7026 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0402 &   3.0850 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0930 &   3.1780 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0000 &   3.1780 r
  data arrival time                                                                                                                                                           3.1780

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0007 &  13.1154 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0694 &  13.1848 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0000 &  13.1848 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1848
  clock uncertainty                                                                                                                                               -0.1000    13.0848
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0222
  data required time                                                                                                                                                         13.0222
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0222
  data arrival time                                                                                                                                                          -3.1780
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8442


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.7026 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0406 &   3.0854 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0397   1.0000            0.0951 &   3.1804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0397   1.0000   0.0000   0.0000 &   3.1805 r
  data arrival time                                                                                                                                                           3.1805

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0005 &  13.1157 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0532   1.0000            0.0726 &  13.1883 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0532   1.0000  -0.0000   0.0001 &  13.1884 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1884
  clock uncertainty                                                                                                                                               -0.1000    13.0884
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0254
  data required time                                                                                                                                                         13.0254
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0254
  data arrival time                                                                                                                                                          -3.1805
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8449


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.7026 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0369 &   3.0817 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0917 &   3.1734 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0000 &   3.1734 r
  data arrival time                                                                                                                                                           3.1734

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0019 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0700 &  13.1843 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0001 &  13.1843 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1843
  clock uncertainty                                                                                                                                               -0.1000    13.0843
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0218
  data required time                                                                                                                                                         13.0218
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0218
  data arrival time                                                                                                                                                          -3.1734
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8484


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.7026 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0448 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0359 &   3.0807 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0387   1.0000            0.0940 &   3.1747 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0387   1.0000   0.0000   0.0000 &   3.1747 r
  data arrival time                                                                                                                                                           3.1747

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0022 &  13.1139 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0530   1.0000            0.0725 &  13.1864 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0530   1.0000  -0.0000   0.0001 &  13.1865 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1865
  clock uncertainty                                                                                                                                               -0.1000    13.0865
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0236
  data required time                                                                                                                                                         13.0236
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0236
  data arrival time                                                                                                                                                          -3.1747
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8489


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6828 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0402 &   3.0652 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0930 &   3.1582 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0000 &   3.1582 r
  data arrival time                                                                                                                                                           3.1582

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0007 &  13.1154 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0694 &  13.1848 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0000 &  13.1848 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1848
  clock uncertainty                                                                                                                                               -0.1000    13.0848
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0222
  data required time                                                                                                                                                         13.0222
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0222
  data arrival time                                                                                                                                                          -3.1582
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8639


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6828 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0406 &   3.0656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0397   1.0000            0.0951 &   3.1607 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0397   1.0000   0.0000   0.0000 &   3.1607 r
  data arrival time                                                                                                                                                           3.1607

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0005 &  13.1157 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0532   1.0000            0.0726 &  13.1883 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0532   1.0000  -0.0000   0.0001 &  13.1884 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1884
  clock uncertainty                                                                                                                                               -0.1000    13.0884
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0254
  data required time                                                                                                                                                         13.0254
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0254
  data arrival time                                                                                                                                                          -3.1607
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8647


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6828 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0369 &   3.0619 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0917 &   3.1536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0000 &   3.1537 r
  data arrival time                                                                                                                                                           3.1537

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0019 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0700 &  13.1843 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0001 &  13.1843 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1843
  clock uncertainty                                                                                                                                               -0.1000    13.0843
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0218
  data required time                                                                                                                                                         13.0218
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0218
  data arrival time                                                                                                                                                          -3.1537
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8681


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.5184 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6828 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   3.0250 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0359 &   3.0609 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0387   1.0000            0.0940 &   3.1549 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0387   1.0000   0.0000   0.0000 &   3.1550 r
  data arrival time                                                                                                                                                           3.1550

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0022 &  13.1139 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0530   1.0000            0.0725 &  13.1864 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0530   1.0000  -0.0000   0.0001 &  13.1865 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1865
  clock uncertainty                                                                                                                                               -0.1000    13.0865
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0236
  data required time                                                                                                                                                         13.0236
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0236
  data arrival time                                                                                                                                                          -3.1550
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8686


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.4892 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6397 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   2.9958 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0402 &   3.0360 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0378   1.0000            0.0930 &   3.1290 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0378   1.0000   0.0000   0.0000 &   3.1290 r
  data arrival time                                                                                                                                                           3.1290

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0007 &  13.1154 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0500   1.0000            0.0694 &  13.1848 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0500   1.0000   0.0000   0.0000 &  13.1848 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1848
  clock uncertainty                                                                                                                                               -0.1000    13.0848
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0222
  data required time                                                                                                                                                         13.0222
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0222
  data arrival time                                                                                                                                                          -3.1290
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8931


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.4892 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6397 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   2.9958 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0340   0.4129   1.0000   0.0320   0.0406 &   3.0364 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0397   1.0000            0.0951 &   3.1315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0397   1.0000   0.0000   0.0000 &   3.1315 r
  data arrival time                                                                                                                                                           3.1315

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1087   1.0000  -0.0038  -0.0005 &  13.1157 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0532   1.0000            0.0726 &  13.1883 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0532   1.0000  -0.0000   0.0001 &  13.1884 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1884
  clock uncertainty                                                                                                                                               -0.1000    13.0884
  clock gating setup time                                                                                                                        1.0000           -0.0630    13.0254
  data required time                                                                                                                                                         13.0254
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0254
  data arrival time                                                                                                                                                          -3.1315
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8939


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.4892 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6397 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   2.9958 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0369 &   3.0327 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0366   1.0000            0.0917 &   3.1244 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0366   1.0000   0.0000   0.0000 &   3.1244 r
  data arrival time                                                                                                                                                           3.1244

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0019 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0506   1.0000            0.0700 &  13.1843 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0506   1.0000   0.0000   0.0001 &  13.1843 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1843
  clock uncertainty                                                                                                                                               -0.1000    13.0843
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0218
  data required time                                                                                                                                                         13.0218
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0218
  data arrival time                                                                                                                                                          -3.1244
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8973


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/D_N (sky130_fd_sc_hd__nor4b_2)                                      0.0061   0.1003   1.0000   0.0057   0.0067 &   2.4892 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND0/Y (sky130_fd_sc_hd__nor4b_2)                                                 0.1621   1.0000            0.1504 &   2.6397 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0 (net)                                             1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0138   0.1621   1.0000   0.0138   0.0140 &   2.6536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.4127   1.0000            0.3422 &   2.9958 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.SEL0 (net)                                  16   0.0967 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0339   0.4128   1.0000   0.0319   0.0359 &   3.0317 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0387   1.0000            0.0940 &   3.1257 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0387   1.0000   0.0000   0.0000 &   3.1257 r
  data arrival time                                                                                                                                                           3.1257

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1085   1.0000            0.1763 &  13.1162 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.CLK (net)                                    8   0.0745 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0026   0.1086   1.0000  -0.0038  -0.0022 &  13.1139 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0530   1.0000            0.0725 &  13.1864 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0530   1.0000  -0.0000   0.0001 &  13.1865 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1865
  clock uncertainty                                                                                                                                               -0.1000    13.0865
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0236
  data required time                                                                                                                                                         13.0236
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0236
  data arrival time                                                                                                                                                          -3.1257
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.8979


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6785 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0269   0.3608   1.0000   0.0263   0.0358 &   2.9978 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0931 &   3.0909 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0000 &   3.0910 r
  data arrival time                                                                                                                                                           3.0910

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0047 &  13.1048 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0468   1.0000            0.0636 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0468   1.0000  -0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0061
  data required time                                                                                                                                                         13.0061
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0061
  data arrival time                                                                                                                                                          -3.0910
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9151


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6785 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0288 &   2.9908 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0956 &   3.0865 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0000 &   3.0865 r
  data arrival time                                                                                                                                                           3.0865

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0017 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0642 &  13.1660 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0001 &  13.1661 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1661
  clock uncertainty                                                                                                                                               -0.1000    13.0661
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0033
  data required time                                                                                                                                                         13.0033
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0033
  data arrival time                                                                                                                                                          -3.0865
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9168


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6731 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9817 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0282 &   3.0099 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0923 &   3.1022 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.1022 r
  data arrival time                                                                                                                                                           3.1022

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0049 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0495   1.0000            0.0679 &  13.1822 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0495   1.0000   0.0000   0.0001 &  13.1823 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1823
  clock uncertainty                                                                                                                                               -0.1000    13.0823
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0197
  data required time                                                                                                                                                         13.0197
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0197
  data arrival time                                                                                                                                                          -3.1022
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9176


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6785 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0268   0.3608   1.0000   0.0262   0.0348 &   2.9968 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0886 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0886 r
  data arrival time                                                                                                                                                           3.0886

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0042 &  13.1043 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0641 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0062
  data required time                                                                                                                                                         13.0062
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0062
  data arrival time                                                                                                                                                          -3.0886
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9176


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6731 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9817 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0212 &   3.0030 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0399   1.0000            0.0956 &   3.0985 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0007   0.0399   1.0000   0.0007   0.0008 &   3.0993 r
  data arrival time                                                                                                                                                           3.0993

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0018 &  13.1112 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0692 &  13.1804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0001 &  13.1804 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1804
  clock uncertainty                                                                                                                                               -0.1000    13.0804
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0175
  data required time                                                                                                                                                         13.0175
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0175
  data arrival time                                                                                                                                                          -3.0993
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9182


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6731 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9817 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0265 &   3.0083 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0927 &   3.1010 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0372   1.0000   0.0000   0.0000 &   3.1010 r
  data arrival time                                                                                                                                                           3.1010

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0047 &  13.1141 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0677 &  13.1818 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000   0.0000   0.0001 &  13.1818 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1818
  clock uncertainty                                                                                                                                               -0.1000    13.0818
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0192
  data required time                                                                                                                                                         13.0192
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0192
  data arrival time                                                                                                                                                          -3.1010
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9182


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6755 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6756 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3675   1.0000   0.0216   0.0265 &   2.9923 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0938 &   3.0861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0000 &   3.0862 r
  data arrival time                                                                                                                                                           3.0862

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0043 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0660 &  13.1678 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0001 &  13.1679 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1679
  clock uncertainty                                                                                                                                               -0.1000    13.0679
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0053
  data required time                                                                                                                                                         13.0053
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0053
  data arrival time                                                                                                                                                          -3.0862
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9191


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5382 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6785 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0301 &   2.9922 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0840 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0840 r
  data arrival time                                                                                                                                                           3.0840

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0025 &  13.1026 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0465   1.0000            0.0633 &  13.1659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0465   1.0000   0.0000   0.0001 &  13.1660 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1660
  clock uncertainty                                                                                                                                               -0.1000    13.0660
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0037
  data required time                                                                                                                                                         13.0037
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0037
  data arrival time                                                                                                                                                          -3.0840
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9197


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6755 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6756 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3682   1.0000   0.0217   0.0258 &   2.9917 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0927 &   3.0844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0844 r
  data arrival time                                                                                                                                                           3.0844

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0049 &  13.1012 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0653 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0041
  data required time                                                                                                                                                         13.0041
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0041
  data arrival time                                                                                                                                                          -3.0844
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9197


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6755 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6756 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3676   1.0000   0.0216   0.0255 &   2.9913 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0925 &   3.0838 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0000 &   3.0838 r
  data arrival time                                                                                                                                                           3.0838

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0949   1.0000  -0.0068  -0.0047 &  13.1014 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0476   1.0000            0.0651 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0476   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0042
  data required time                                                                                                                                                         13.0042
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0042
  data arrival time                                                                                                                                                          -3.0838
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9204


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6755 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6756 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3685   1.0000   0.0217   0.0264 &   2.9923 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0928 &   3.0850 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0851 r
  data arrival time                                                                                                                                                           3.0851

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0044 &  13.1016 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0666 &  13.1683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1683 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1683
  clock uncertainty                                                                                                                                               -0.1000    13.0683
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0059
  data required time                                                                                                                                                         13.0059
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0059
  data arrival time                                                                                                                                                          -3.0851
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9208


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6731 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6732 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9817 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0206 &   3.0024 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0926 &   3.0949 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0000 &   3.0950 r
  data arrival time                                                                                                                                                           3.0950

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0023 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0678 &  13.1794 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000  -0.0000   0.0001 &  13.1795 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1795
  clock uncertainty                                                                                                                                               -0.1000    13.0795
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0169
  data required time                                                                                                                                                         13.0169
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0169
  data arrival time                                                                                                                                                          -3.0950
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9220


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0152   0.3870   1.0000   0.0137   0.0186 &   2.9865 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0941 &   3.0806 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0000 &   3.0807 r
  data arrival time                                                                                                                                                           3.0807

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0977   1.0000  -0.0008   0.0007 &  13.1065 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0679 &  13.1744 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0001 &  13.1745 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1745
  clock uncertainty                                                                                                                                               -0.1000    13.0745
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0118
  data required time                                                                                                                                                         13.0118
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0118
  data arrival time                                                                                                                                                          -3.0807
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9311


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3859   1.0000   0.0136   0.0196 &   2.9875 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0927 &   3.0802 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.0802 r
  data arrival time                                                                                                                                                           3.0802

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0978   1.0000  -0.0008   0.0011 &  13.1069 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0681 &  13.1749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000  -0.0000   0.0001 &  13.1750 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1750
  clock uncertainty                                                                                                                                               -0.1000    13.0750
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0125
  data required time                                                                                                                                                         13.0125
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0125
  data arrival time                                                                                                                                                          -3.0802
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9322


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0175 &   2.9854 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0957 &   3.0810 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0000 &   3.0811 r
  data arrival time                                                                                                                                                           3.0811

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.0979   1.0000  -0.0008   0.0059 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0488   1.0000            0.0668 &  13.1784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0488   1.0000   0.0000   0.0001 &  13.1785 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1785
  clock uncertainty                                                                                                                                               -0.1000    13.0785
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0157
  data required time                                                                                                                                                         13.0157
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0157
  data arrival time                                                                                                                                                          -3.0811
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9346


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6587 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6588 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9423 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0269   0.3608   1.0000   0.0263   0.0358 &   2.9781 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0931 &   3.0712 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0000 &   3.0712 r
  data arrival time                                                                                                                                                           3.0712

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0047 &  13.1048 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0468   1.0000            0.0636 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0468   1.0000  -0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0061
  data required time                                                                                                                                                         13.0061
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0061
  data arrival time                                                                                                                                                          -3.0712
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9348


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6587 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6588 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9423 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0288 &   2.9711 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0956 &   3.0667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0000 &   3.0668 r
  data arrival time                                                                                                                                                           3.0668

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0017 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0642 &  13.1660 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0001 &  13.1661 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1661
  clock uncertainty                                                                                                                                               -0.1000    13.0661
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0033
  data required time                                                                                                                                                         13.0033
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0033
  data arrival time                                                                                                                                                          -3.0668
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9366


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0282 &   2.9901 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0923 &   3.0824 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.0824 r
  data arrival time                                                                                                                                                           3.0824

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0049 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0495   1.0000            0.0679 &  13.1822 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0495   1.0000   0.0000   0.0001 &  13.1823 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1823
  clock uncertainty                                                                                                                                               -0.1000    13.0823
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0197
  data required time                                                                                                                                                         13.0197
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0197
  data arrival time                                                                                                                                                          -3.0824
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9373


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6587 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6588 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9423 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0268   0.3608   1.0000   0.0262   0.0348 &   2.9771 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0689 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0689 r
  data arrival time                                                                                                                                                           3.0689

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0042 &  13.1043 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0641 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0062
  data required time                                                                                                                                                         13.0062
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0062
  data arrival time                                                                                                                                                          -3.0689
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9373


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5378 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9679 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0161 &   2.9840 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0927 &   3.0766 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0767 r
  data arrival time                                                                                                                                                           3.0767

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0980   1.0000  -0.0008   0.0048 &  13.1105 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0482   1.0000            0.0662 &  13.1767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0482   1.0000   0.0000   0.0001 &  13.1768 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1768
  clock uncertainty                                                                                                                                               -0.1000    13.0768
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0143
  data required time                                                                                                                                                         13.0143
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0143
  data arrival time                                                                                                                                                          -3.0767
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9376


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0212 &   2.9832 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0399   1.0000            0.0956 &   3.0788 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0007   0.0399   1.0000   0.0007   0.0008 &   3.0796 r
  data arrival time                                                                                                                                                           3.0796

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0018 &  13.1112 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0692 &  13.1804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0001 &  13.1804 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1804
  clock uncertainty                                                                                                                                               -0.1000    13.0804
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0175
  data required time                                                                                                                                                         13.0175
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0175
  data arrival time                                                                                                                                                          -3.0796
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9379


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0265 &   2.9885 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0927 &   3.0812 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0372   1.0000   0.0000   0.0000 &   3.0813 r
  data arrival time                                                                                                                                                           3.0813

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0047 &  13.1141 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0677 &  13.1818 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000   0.0000   0.0001 &  13.1818 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1818
  clock uncertainty                                                                                                                                               -0.1000    13.0818
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0192
  data required time                                                                                                                                                         13.0192
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0192
  data arrival time                                                                                                                                                          -3.0813
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9380


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6557 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6558 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9461 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3675   1.0000   0.0216   0.0265 &   2.9726 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0938 &   3.0664 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0000 &   3.0664 r
  data arrival time                                                                                                                                                           3.0664

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0043 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0660 &  13.1678 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0001 &  13.1679 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1679
  clock uncertainty                                                                                                                                               -0.1000    13.0679
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0053
  data required time                                                                                                                                                         13.0053
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0053
  data arrival time                                                                                                                                                          -3.0664
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9389


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6587 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6588 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9423 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0301 &   2.9724 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0643 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0643 r
  data arrival time                                                                                                                                                           3.0643

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0025 &  13.1026 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0465   1.0000            0.0633 &  13.1659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0465   1.0000   0.0000   0.0001 &  13.1660 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1660
  clock uncertainty                                                                                                                                               -0.1000    13.0660
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0037
  data required time                                                                                                                                                         13.0037
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0037
  data arrival time                                                                                                                                                          -3.0643
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9394


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6557 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6558 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9461 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3682   1.0000   0.0217   0.0258 &   2.9719 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0927 &   3.0646 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0647 r
  data arrival time                                                                                                                                                           3.0647

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0049 &  13.1012 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0653 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0041
  data required time                                                                                                                                                         13.0041
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0041
  data arrival time                                                                                                                                                          -3.0647
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9395


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9476 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0247   0.3564   1.0000   0.0247   0.0318 &   2.9793 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0935 &   3.0729 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0729 r
  data arrival time                                                                                                                                                           3.0729

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0036 &  13.1097 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1754 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1754 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1754
  clock uncertainty                                                                                                                                               -0.1000    13.0754
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0129
  data required time                                                                                                                                                         13.0129
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0129
  data arrival time                                                                                                                                                          -3.0729
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9400


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6557 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6558 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9461 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3676   1.0000   0.0216   0.0255 &   2.9716 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0925 &   3.0640 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0000 &   3.0641 r
  data arrival time                                                                                                                                                           3.0641

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0949   1.0000  -0.0068  -0.0047 &  13.1014 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0476   1.0000            0.0651 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0476   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0042
  data required time                                                                                                                                                         13.0042
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0042
  data arrival time                                                                                                                                                          -3.0641
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9401


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9476 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0248   0.3564   1.0000   0.0248   0.0333 &   2.9809 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0936 &   3.0744 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0745 r
  data arrival time                                                                                                                                                           3.0745

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0042 &  13.1104 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0669 &  13.1773 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1774 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1774
  clock uncertainty                                                                                                                                               -0.1000    13.0774
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0148
  data required time                                                                                                                                                         13.0148
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0148
  data arrival time                                                                                                                                                          -3.0745
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9404


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6557 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6558 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9461 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3685   1.0000   0.0217   0.0264 &   2.9725 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0928 &   3.0653 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0653 r
  data arrival time                                                                                                                                                           3.0653

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0044 &  13.1016 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0666 &  13.1683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1683 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1683
  clock uncertainty                                                                                                                                               -0.1000    13.0683
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0059
  data required time                                                                                                                                                         13.0059
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0059
  data arrival time                                                                                                                                                          -3.0653
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9405


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.5185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9620 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0206 &   2.9826 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0926 &   3.0752 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0000 &   3.0752 r
  data arrival time                                                                                                                                                           3.0752

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0023 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0678 &  13.1794 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000  -0.0000   0.0001 &  13.1795 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1795
  clock uncertainty                                                                                                                                               -0.1000    13.0795
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0169
  data required time                                                                                                                                                         13.0169
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0169
  data arrival time                                                                                                                                                          -3.0752
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9417


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9476 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3562   1.0000   0.0245   0.0261 &   2.9737 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0362   1.0000            0.0930 &   3.0667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0362   1.0000   0.0000   0.0000 &   3.0667 r
  data arrival time                                                                                                                                                           3.0667

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0968   1.0000  -0.0008   0.0021 &  13.1083 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1739 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1739 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1739
  clock uncertainty                                                                                                                                               -0.1000    13.0739
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0115
  data required time                                                                                                                                                         13.0115
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0115
  data arrival time                                                                                                                                                          -3.0667
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9448


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5383 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9476 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3563   1.0000   0.0245   0.0255 &   2.9730 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0357   1.0000            0.0925 &   3.0655 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0357   1.0000   0.0000   0.0000 &   3.0655 r
  data arrival time                                                                                                                                                           3.0655

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0037   0.0968   1.0000  -0.0007   0.0016 &  13.1078 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0484   1.0000            0.0662 &  13.1740 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0484   1.0000   0.0000   0.0001 &  13.1741 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1741
  clock uncertainty                                                                                                                                               -0.1000    13.0741
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0117
  data required time                                                                                                                                                         13.0117
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0117
  data arrival time                                                                                                                                                          -3.0655
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9462


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5181 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9481 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0152   0.3870   1.0000   0.0137   0.0186 &   2.9667 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0941 &   3.0609 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0000 &   3.0609 r
  data arrival time                                                                                                                                                           3.0609

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0977   1.0000  -0.0008   0.0007 &  13.1065 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0679 &  13.1744 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0001 &  13.1745 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1745
  clock uncertainty                                                                                                                                               -0.1000    13.0745
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0118
  data required time                                                                                                                                                         13.0118
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0118
  data arrival time                                                                                                                                                          -3.0609
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9509


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5181 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9481 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3859   1.0000   0.0136   0.0196 &   2.9677 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0927 &   3.0605 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.0605 r
  data arrival time                                                                                                                                                           3.0605

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0978   1.0000  -0.0008   0.0011 &  13.1069 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0681 &  13.1749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000  -0.0000   0.0001 &  13.1750 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1750
  clock uncertainty                                                                                                                                               -0.1000    13.0750
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0125
  data required time                                                                                                                                                         13.0125
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0125
  data arrival time                                                                                                                                                          -3.0605
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9520


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5181 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9481 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0175 &   2.9656 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0957 &   3.0613 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0000 &   3.0613 r
  data arrival time                                                                                                                                                           3.0613

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.0979   1.0000  -0.0008   0.0059 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0488   1.0000            0.0668 &  13.1784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0488   1.0000   0.0000   0.0001 &  13.1785 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1785
  clock uncertainty                                                                                                                                               -0.1000    13.0785
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0157
  data required time                                                                                                                                                         13.0157
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0157
  data arrival time                                                                                                                                                          -3.0613
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9543


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.5181 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9481 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0161 &   2.9642 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0927 &   3.0569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0569 r
  data arrival time                                                                                                                                                           3.0569

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0980   1.0000  -0.0008   0.0048 &  13.1105 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0482   1.0000            0.0662 &  13.1767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0482   1.0000   0.0000   0.0001 &  13.1768 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1768
  clock uncertainty                                                                                                                                               -0.1000    13.0768
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0143
  data required time                                                                                                                                                         13.0143
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0143
  data arrival time                                                                                                                                                          -3.0569
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9574


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5186 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6485 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6486 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9278 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0247   0.3564   1.0000   0.0247   0.0318 &   2.9596 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0935 &   3.0531 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0532 r
  data arrival time                                                                                                                                                           3.0532

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0036 &  13.1097 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1754 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1754 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1754
  clock uncertainty                                                                                                                                               -0.1000    13.0754
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0129
  data required time                                                                                                                                                         13.0129
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0129
  data arrival time                                                                                                                                                          -3.0532
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9598


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5186 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6485 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6486 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9278 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0248   0.3564   1.0000   0.0248   0.0333 &   2.9611 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0936 &   3.0547 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0547 r
  data arrival time                                                                                                                                                           3.0547

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0042 &  13.1104 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0669 &  13.1773 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1774 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1774
  clock uncertainty                                                                                                                                               -0.1000    13.0774
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0148
  data required time                                                                                                                                                         13.0148
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0148
  data arrival time                                                                                                                                                          -3.0547
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9601


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5376 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6674 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3446   1.0000   0.0026   0.0134 &   2.9495 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0349   1.0000            0.0920 &   3.0416 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0349   1.0000   0.0000   0.0000 &   3.0416 r
  data arrival time                                                                                                                                                           3.0416

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0059   0.0898   1.0000  -0.0016   0.0008 &  13.1023 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0466   1.0000            0.0635 &  13.1658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0466   1.0000   0.0000   0.0001 &  13.1658 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1658
  clock uncertainty                                                                                                                                               -0.1000    13.0658
  clock gating setup time                                                                                                                        1.0000           -0.0622    13.0036
  data required time                                                                                                                                                         13.0036
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0036
  data arrival time                                                                                                                                                          -3.0416
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9620


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5380 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6680 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3242   1.0000   0.0000   0.0108 &   2.9355 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0358   1.0000            0.0935 &   3.0290 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0358   1.0000   0.0000   0.0000 &   3.0290 r
  data arrival time                                                                                                                                                           3.0290

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0777   1.0000   0.0000   0.0024 &  13.0937 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0447   1.0000            0.0599 &  13.1536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0447   1.0000   0.0000   0.0001 &  13.1537 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1537
  clock uncertainty                                                                                                                                               -0.1000    13.0537
  clock gating setup time                                                                                                                        1.0000           -0.0623    12.9914
  data required time                                                                                                                                                         12.9914
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9914
  data arrival time                                                                                                                                                          -3.0290
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9624


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5376 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6674 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3446   1.0000   0.0026   0.0139 &   2.9500 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0935 &   3.0435 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0000 &   3.0436 r
  data arrival time                                                                                                                                                           3.0436

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0898   1.0000  -0.0016   0.0013 &  13.1029 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0661 &  13.1690 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000   0.0000   0.0001 &  13.1691 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1691
  clock uncertainty                                                                                                                                               -0.1000    13.0691
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0066
  data required time                                                                                                                                                         13.0066
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0066
  data arrival time                                                                                                                                                          -3.0436
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9630


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6296 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9131 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0269   0.3608   1.0000   0.0263   0.0358 &   2.9489 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0931 &   3.0420 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0000 &   3.0420 r
  data arrival time                                                                                                                                                           3.0420

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0047 &  13.1048 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0468   1.0000            0.0636 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0468   1.0000  -0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0061
  data required time                                                                                                                                                         13.0061
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0061
  data arrival time                                                                                                                                                          -3.0420
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9641


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5186 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6485 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6486 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9278 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3562   1.0000   0.0245   0.0261 &   2.9540 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0362   1.0000            0.0930 &   3.0469 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0362   1.0000   0.0000   0.0000 &   3.0470 r
  data arrival time                                                                                                                                                           3.0470

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0968   1.0000  -0.0008   0.0021 &  13.1083 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1739 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1739 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1739
  clock uncertainty                                                                                                                                               -0.1000    13.0739
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0115
  data required time                                                                                                                                                         13.0115
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0115
  data arrival time                                                                                                                                                          -3.0470
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9645


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5376 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6674 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3444   1.0000   0.0027   0.0056 &   2.9418 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0944 &   3.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0372   1.0000   0.0015   0.0015 &   3.0377 r
  data arrival time                                                                                                                                                           3.0377

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0900   1.0000  -0.0016   0.0010 &  13.1025 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0464   1.0000            0.0634 &  13.1659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0464   1.0000   0.0000   0.0000 &  13.1659 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1659
  clock uncertainty                                                                                                                                               -0.1000    13.0659
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0034
  data required time                                                                                                                                                         13.0034
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0034
  data arrival time                                                                                                                                                          -3.0377
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9658


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6296 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9131 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0288 &   2.9419 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0389   1.0000            0.0956 &   3.0375 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0389   1.0000   0.0000   0.0000 &   3.0375 r
  data arrival time                                                                                                                                                           3.0375

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0017 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0642 &  13.1660 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0001 &  13.1661 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1661
  clock uncertainty                                                                                                                                               -0.1000    13.0661
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0033
  data required time                                                                                                                                                         13.0033
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0033
  data arrival time                                                                                                                                                          -3.0375
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9658


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5380 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6680 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3243   1.0000   0.0000   0.0100 &   2.9347 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0349   1.0000            0.0926 &   3.0273 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0349   1.0000   0.0000   0.0000 &   3.0274 r
  data arrival time                                                                                                                                                           3.0274

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0777   1.0000   0.0000   0.0021 &  13.0935 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0470   1.0000            0.0619 &  13.1554 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0470   1.0000   0.0000   0.0001 &  13.1555 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1555
  clock uncertainty                                                                                                                                               -0.1000    13.0555
  clock gating setup time                                                                                                                        1.0000           -0.0622    12.9932
  data required time                                                                                                                                                         12.9932
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9932
  data arrival time                                                                                                                                                          -3.0274
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9659


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.5186 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6485 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6486 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.9278 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3563   1.0000   0.0245   0.0255 &   2.9533 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0357   1.0000            0.0925 &   3.0458 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0357   1.0000   0.0000   0.0000 &   3.0458 r
  data arrival time                                                                                                                                                           3.0458

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0037   0.0968   1.0000  -0.0007   0.0016 &  13.1078 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0484   1.0000            0.0662 &  13.1740 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0484   1.0000   0.0000   0.0001 &  13.1741 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1741
  clock uncertainty                                                                                                                                               -0.1000    13.0741
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0117
  data required time                                                                                                                                                         13.0117
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0117
  data arrival time                                                                                                                                                          -3.0458
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9659


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0282 &   2.9609 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0923 &   3.0532 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.0532 r
  data arrival time                                                                                                                                                           3.0532

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0049 &  13.1143 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0495   1.0000            0.0679 &  13.1822 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0495   1.0000   0.0000   0.0001 &  13.1823 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1823
  clock uncertainty                                                                                                                                               -0.1000    13.0823
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0197
  data required time                                                                                                                                                         13.0197
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0197
  data arrival time                                                                                                                                                          -3.0532
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9665


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6296 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9131 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0268   0.3608   1.0000   0.0262   0.0348 &   2.9478 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0396 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0397 r
  data arrival time                                                                                                                                                           3.0397

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0895   1.0000   0.0000   0.0042 &  13.1043 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0474   1.0000            0.0641 &  13.1684 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0474   1.0000   0.0000   0.0000 &  13.1685 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1685
  clock uncertainty                                                                                                                                               -0.1000    13.0685
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0062
  data required time                                                                                                                                                         13.0062
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0062
  data arrival time                                                                                                                                                          -3.0397
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9665


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0212 &   2.9540 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0399   1.0000            0.0956 &   3.0496 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0007   0.0399   1.0000   0.0007   0.0008 &   3.0504 r
  data arrival time                                                                                                                                                           3.0504

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0018 &  13.1112 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0509   1.0000            0.0692 &  13.1804 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0509   1.0000   0.0000   0.0001 &  13.1804 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1804
  clock uncertainty                                                                                                                                               -0.1000    13.0804
  clock gating setup time                                                                                                                        1.0000           -0.0629    13.0175
  data required time                                                                                                                                                         13.0175
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0175
  data arrival time                                                                                                                                                          -3.0504
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9671


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0184   0.4000   1.0000   0.0178   0.0265 &   2.9593 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0927 &   3.0520 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0372   1.0000   0.0000   0.0000 &   3.0521 r
  data arrival time                                                                                                                                                           3.0521

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0047 &  13.1141 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0677 &  13.1818 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000   0.0000   0.0001 &  13.1818 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1818
  clock uncertainty                                                                                                                                               -0.1000    13.0818
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0192
  data required time                                                                                                                                                         13.0192
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0192
  data arrival time                                                                                                                                                          -3.0521
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9672


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5380 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6680 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3239   1.0000   0.0000   0.0012 &   2.9258 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0949 &   3.0208 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0014   0.0372   1.0000   0.0014   0.0015 &   3.0223 r
  data arrival time                                                                                                                                                           3.0223

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0776   1.0000   0.0000   0.0018 &  13.0932 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0433   1.0000            0.0587 &  13.1519 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0433   1.0000   0.0000   0.0000 &  13.1519 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1519
  clock uncertainty                                                                                                                                               -0.1000    13.0519
  clock gating setup time                                                                                                                        1.0000           -0.0624    12.9895
  data required time                                                                                                                                                         12.9895
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9895
  data arrival time                                                                                                                                                          -3.0223
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9673


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6265 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6266 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9169 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3675   1.0000   0.0216   0.0265 &   2.9434 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0373   1.0000            0.0938 &   3.0372 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0373   1.0000   0.0000   0.0000 &   3.0372 r
  data arrival time                                                                                                                                                           3.0372

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0043 &  13.1018 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0485   1.0000            0.0660 &  13.1678 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0485   1.0000   0.0000   0.0001 &  13.1679 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1679
  clock uncertainty                                                                                                                                               -0.1000    13.0679
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0053
  data required time                                                                                                                                                         13.0053
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0053
  data arrival time                                                                                                                                                          -3.0372
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9681


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND4/X (sky130_fd_sc_hd__and4bb_2)                                                0.0419   1.0000            0.1402 &   2.6295 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0 (net)                                             1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0419   1.0000   0.0000   0.0001 &   2.6296 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3605   1.0000            0.2835 &   2.9131 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.SEL0 (net)                                  16   0.0839 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0267   0.3607   1.0000   0.0261   0.0301 &   2.9432 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0352   1.0000            0.0918 &   3.0350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0352   1.0000   0.0000   0.0000 &   3.0351 r
  data arrival time                                                                                                                                                           3.0351

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0605   1.0000   0.0000   0.0004 &  12.9397 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0892   1.0000            0.1604 &  13.1001 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                    8   0.0584 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0893   1.0000   0.0000   0.0025 &  13.1026 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0465   1.0000            0.0633 &  13.1659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0465   1.0000   0.0000   0.0001 &  13.1660 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1660
  clock uncertainty                                                                                                                                               -0.1000    13.0660
  clock gating setup time                                                                                                                        1.0000           -0.0623    13.0037
  data required time                                                                                                                                                         13.0037
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0037
  data arrival time                                                                                                                                                          -3.0351
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9687


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6265 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6266 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9169 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3682   1.0000   0.0217   0.0258 &   2.9427 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0927 &   3.0354 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0354 r
  data arrival time                                                                                                                                                           3.0354

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0049 &  13.1012 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0653 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0041
  data required time                                                                                                                                                         13.0041
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0041
  data arrival time                                                                                                                                                          -3.0354
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9687


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6265 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6266 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9169 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0236   0.3676   1.0000   0.0216   0.0255 &   2.9424 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0360   1.0000            0.0925 &   3.0348 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0360   1.0000   0.0000   0.0000 &   3.0349 r
  data arrival time                                                                                                                                                           3.0349

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0949   1.0000  -0.0068  -0.0047 &  13.1014 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0476   1.0000            0.0651 &  13.1665 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0476   1.0000   0.0000   0.0001 &  13.1666 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1666
  clock uncertainty                                                                                                                                               -0.1000    13.0666
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0042
  data required time                                                                                                                                                         13.0042
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0042
  data arrival time                                                                                                                                                          -3.0349
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9694


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND3/X (sky130_fd_sc_hd__and4b_2)                                                 0.0386   1.0000            0.1372 &   2.6265 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0 (net)                                             1   0.0042 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0386   1.0000   0.0000   0.0001 &   2.6266 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3674   1.0000            0.2903 &   2.9169 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.SEL0 (net)                                  16   0.0863 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0237   0.3685   1.0000   0.0217   0.0264 &   2.9433 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0363   1.0000            0.0928 &   3.0361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0363   1.0000   0.0000   0.0000 &   3.0361 r
  data arrival time                                                                                                                                                           3.0361

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0946   1.0000            0.1663 &  13.1061 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.CLK (net)                                    8   0.0638 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0053   0.0947   1.0000  -0.0068  -0.0044 &  13.1016 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0666 &  13.1683 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1683 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1683
  clock uncertainty                                                                                                                                               -0.1000    13.0683
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0059
  data required time                                                                                                                                                         13.0059
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0059
  data arrival time                                                                                                                                                          -3.0361
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9697


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5380 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6680 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6681 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9247 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3239   1.0000   0.0000   0.0018 &   2.9265 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0359   1.0000            0.0936 &   3.0201 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0359   1.0000   0.0000   0.0000 &   3.0201 r
  data arrival time                                                                                                                                                           3.0201

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0776   1.0000   0.0000   0.0020 &  13.0933 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0433   1.0000            0.0587 &  13.1521 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0433   1.0000   0.0000   0.0000 &  13.1521 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1521
  clock uncertainty                                                                                                                                               -0.1000    13.0521
  clock gating setup time                                                                                                                        1.0000           -0.0622    12.9899
  data required time                                                                                                                                                         12.9899
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9899
  data arrival time                                                                                                                                                          -3.0201
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9698


  Startpoint: BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Endpoint: BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]
               (rising edge-triggered flip-flop clocked by CLK)
  Last common pin: BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X
  Path Group: CLK
  Path Type: max

  Point                                                                                                                    Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK' (rise edge)                                                                                                                                                     12.5000    12.5000
  clock source latency                                                                                                                                                        0.0000    12.5000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                                  4   0.0757 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0041   1.0000   0.0000   0.0021 &  12.5021 f
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.0901   1.0000            0.1336 &  12.6357 f
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0581 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.0911   1.0000   0.0000   0.0099 &  12.6457 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.0981   1.0000            0.1757 &  12.8214 f
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0646 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                0.0000   0.0994   1.0000   0.0000   0.0115 &  12.8329 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                         0.0568   1.0000            0.1269 &  12.9598 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.CLKBUF.X (net)                                                              8   0.0192 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                           0.0000   0.0569   1.0000   0.0000   0.0004 &  12.9602 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                    0.1022   1.0000            0.1687 &  13.1289 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.CLK (net)                                               8   0.0686 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                            0.0000   0.1026   1.0000   0.0000   0.0060 &  13.1348 f
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                                     0.0526   1.0000            0.0712 &  13.2060 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.CLK_B (net)                                             1   0.0054 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                           0.0000   0.0526   1.0000   0.0000   0.0001 &  13.2061 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.genblk1.CG/GCLK (sky130_fd_sc_hd__dlclkp_1)                                   0.5967   1.0000            0.4605 &  13.6666 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.GCLK (net)                                             16   0.0773 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)               0.0611   0.5970   1.0000   0.0611   0.0723 &  13.7388 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].genblk1.STORAGE/Q (sky130_fd_sc_hd__dlxtp_1)                           0.2937   1.0000            0.4049 &  14.1437 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.Q_WIRE[1] (net)                                         2   0.0399 
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].OBUF0/A (sky130_fd_sc_hd__ebufn_4)                            0.0058   0.2938   1.0000   0.0057   0.0110 &  14.1547 r
  BANK128[0].RAM128.BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[1].OBUF0/Z (sky130_fd_sc_hd__ebufn_4)                                     1.7350   1.0000            1.2658 &  15.4206 r
  BANK128[0].RAM128.BLOCK[2].RAM32.BYTE[1].FLOATBUF0[9].Z (net)                                                              2   0.3384 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]/D (sky130_fd_sc_hd__dfxtp_1)                                           0.0326   1.7658   1.0000   0.0326   0.1038 &  15.5243 r
  data arrival time                                                                                                                                                                     15.5243

  clock CLK (rise edge)                                                                                                                                                      25.0000    25.0000
  clock source latency                                                                                                                                                        0.0000    25.0000
  CLK (in)                                                                                                                                         0.0000                     0.0000 &  25.0000 r
  CLK (net)                                                                                                                  4   0.0763 
  BANK128[0].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                             0.0000   0.0041   1.0000   0.0000   0.0022 &  25.0022 r
  BANK128[0].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                                      0.1472   1.0000            0.1512 &  25.1534 r
  BANK128[0].RAM128.BLOCK[0].RAM32.CLK (net)                                                                                 8   0.0592 
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                              0.0000   0.1483   1.0000   0.0000   0.0106 &  25.1640 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                       0.1625   1.0000            0.1990 &  25.3631 r
  BANK128[0].RAM128.BLOCK[2].RAM32.CLKBUF.X (net)                                                                           10   0.0659 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                                      0.0000   0.1627   1.0000   0.0000   0.0008 &  25.3639 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Root_CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                                               0.0547   1.0000            0.1351 &  25.4990 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLK_buf (net)                                                                     4   0.0189 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/A (sky130_fd_sc_hd__clkbuf_4)                                                     0.0000   0.0547   1.0000   0.0000   0.0004 &  25.4994 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.Do_CLKBUF[1]/X (sky130_fd_sc_hd__clkbuf_4)                                                              0.0605   1.0000            0.1138 &  25.6132 r
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.CLKBUF[1] (net)                                                                   8   0.0219 
  BANK128[0].RAM128.BLOCK[2].RAM32.Do0_REG.OUTREG_BYTE[1].Do_FF[1]/CLK (sky130_fd_sc_hd__dfxtp_1)                                         0.0000   0.0606   1.0000   0.0000   0.0006 &  25.6138 r
  clock reconvergence pessimism                                                                                                                                               0.0000    25.6138
  clock uncertainty                                                                                                                                                          -0.1000    25.5138
  library setup time                                                                                                                                        1.0000           -0.0196    25.4942
  data required time                                                                                                                                                                    25.4942
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                                    25.4942
  data arrival time                                                                                                                                                                    -15.5243
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                            9.9699


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1004   1.0000   0.0057   0.0068 &   2.4893 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND5/X (sky130_fd_sc_hd__and4b_2)                                                 0.0365   1.0000            0.1348 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0 (net)                                             1   0.0037 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0365   1.0000   0.0000   0.0001 &   2.6242 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3997   1.0000            0.3085 &   2.9328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.SEL0 (net)                                  16   0.0935 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0183   0.3998   1.0000   0.0177   0.0206 &   2.9534 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0370   1.0000            0.0926 &   3.0460 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0370   1.0000   0.0000   0.0000 &   3.0460 r
  data arrival time                                                                                                                                                           3.0460

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.1005   1.0000            0.1695 &  13.1094 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK (net)                                    8   0.0677 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.1007   1.0000   0.0000   0.0023 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0678 &  13.1794 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000  -0.0000   0.0001 &  13.1795 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1795
  clock uncertainty                                                                                                                                               -0.1000    13.0795
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0169
  data required time                                                                                                                                                         13.0169
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0169
  data arrival time                                                                                                                                                          -3.0460
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9709


  Startpoint: EN0 (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 r
  EN0 (in)                                                                                                                              0.0000                     0.0000 &   1.0000 r
  EN0 (net)                                                                                                       4   0.0889 
  DEC0.AND1/B (sky130_fd_sc_hd__and2_2)                                                                                        0.0000   0.0264   1.0000   0.0000   0.0173 &   1.0173 r
  DEC0.AND1/X (sky130_fd_sc_hd__and2_2)                                                                                                 0.0270   1.0000            0.0782 &   1.0955 r
  BANK128[1].RAM128.EN0 (net)                                                                                     1   0.0031 
  BANK128[1].RAM128.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                  0.0000   0.0270   1.0000   0.0000   0.0001 &   1.0956 r
  BANK128[1].RAM128.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                           0.1995   1.0000            0.1739 &   1.2695 r
  BANK128[1].RAM128.DEC0.EN (net)                                                                                 8   0.0454 
  BANK128[1].RAM128.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                                   0.0102   0.1998   1.0000   0.0099   0.0162 &   1.2857 r
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6201 &   1.9058 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0362 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1524 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1525 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3333 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3907 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5315 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5376 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6674 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6675 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9361 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3443   1.0000   0.0027   0.0054 &   2.9415 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0359   1.0000            0.0930 &   3.0345 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0359   1.0000   0.0000   0.0000 &   3.0346 r
  data arrival time                                                                                                                                                           3.0346

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0898   1.0000  -0.0016   0.0015 &  13.1030 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0497   1.0000            0.0664 &  13.1694 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0497   1.0000  -0.0000   0.0001 &  13.1695 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1695
  clock uncertainty                                                                                                                                               -0.1000    13.0695
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0070
  data required time                                                                                                                                                         13.0070
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0070
  data arrival time                                                                                                                                                          -3.0346
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9724


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.4889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9189 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0152   0.3870   1.0000   0.0137   0.0186 &   2.9375 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0381   1.0000            0.0941 &   3.0317 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0381   1.0000   0.0000   0.0000 &   3.0317 r
  data arrival time                                                                                                                                                           3.0317

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0977   1.0000  -0.0008   0.0007 &  13.1065 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0501   1.0000            0.0679 &  13.1744 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.CLK_B (net)                                  1   0.0050 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0501   1.0000   0.0000   0.0001 &  13.1745 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1745
  clock uncertainty                                                                                                                                               -0.1000    13.0745
  clock gating setup time                                                                                                                        1.0000           -0.0627    13.0118
  data required time                                                                                                                                                         13.0118
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0118
  data arrival time                                                                                                                                                          -3.0317
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9801


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.4889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9189 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3859   1.0000   0.0136   0.0196 &   2.9385 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0368   1.0000            0.0927 &   3.0312 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0368   1.0000   0.0000   0.0000 &   3.0313 r
  data arrival time                                                                                                                                                           3.0313

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0978   1.0000  -0.0008   0.0011 &  13.1069 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0502   1.0000            0.0681 &  13.1749 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.CLK_B (net)                                  1   0.0051 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0502   1.0000  -0.0000   0.0001 &  13.1750 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1750
  clock uncertainty                                                                                                                                               -0.1000    13.0750
  clock gating setup time                                                                                                                        1.0000           -0.0626    13.0125
  data required time                                                                                                                                                         13.0125
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0125
  data arrival time                                                                                                                                                          -3.0313
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9812


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5179 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3446   1.0000   0.0026   0.0134 &   2.9298 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0349   1.0000            0.0920 &   3.0218 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0019 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0349   1.0000   0.0000   0.0000 &   3.0219 r
  data arrival time                                                                                                                                                           3.0219

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0059   0.0898   1.0000  -0.0016   0.0008 &  13.1023 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0466   1.0000            0.0635 &  13.1658 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0466   1.0000   0.0000   0.0001 &  13.1658 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1658
  clock uncertainty                                                                                                                                               -0.1000    13.0658
  clock gating setup time                                                                                                                        1.0000           -0.0622    13.0036
  data required time                                                                                                                                                         13.0036
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0036
  data arrival time                                                                                                                                                          -3.0219
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9817


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5183 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6484 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9049 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3242   1.0000   0.0000   0.0108 &   2.9157 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0358   1.0000            0.0935 &   3.0092 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0358   1.0000   0.0000   0.0000 &   3.0093 r
  data arrival time                                                                                                                                                           3.0093

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0777   1.0000   0.0000   0.0024 &  13.0937 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0447   1.0000            0.0599 &  13.1536 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0447   1.0000   0.0000   0.0001 &  13.1537 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1537
  clock uncertainty                                                                                                                                               -0.1000    13.0537
  clock gating setup time                                                                                                                        1.0000           -0.0623    12.9914
  data required time                                                                                                                                                         12.9914
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9914
  data arrival time                                                                                                                                                          -3.0093
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9821


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5179 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3446   1.0000   0.0026   0.0139 &   2.9303 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0364   1.0000            0.0935 &   3.0238 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0364   1.0000   0.0000   0.0000 &   3.0238 r
  data arrival time                                                                                                                                                           3.0238

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0898   1.0000  -0.0016   0.0013 &  13.1029 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0494   1.0000            0.0661 &  13.1690 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0494   1.0000   0.0000   0.0001 &  13.1691 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1691
  clock uncertainty                                                                                                                                               -0.1000    13.0691
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0066
  data required time                                                                                                                                                         13.0066
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0066
  data arrival time                                                                                                                                                          -3.0238
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9828


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.4889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9189 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0175 &   2.9364 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0396   1.0000            0.0957 &   3.0321 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0396   1.0000   0.0000   0.0000 &   3.0321 r
  data arrival time                                                                                                                                                           3.0321

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0039   0.0979   1.0000  -0.0008   0.0059 &  13.1117 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0488   1.0000            0.0668 &  13.1784 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.CLK_B (net)                                  1   0.0048 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0488   1.0000   0.0000   0.0001 &  13.1785 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1785
  clock uncertainty                                                                                                                                               -0.1000    13.0785
  clock gating setup time                                                                                                                        1.0000           -0.0628    13.0157
  data required time                                                                                                                                                         13.0157
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0157
  data arrival time                                                                                                                                                          -3.0321
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9835


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5179 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3444   1.0000   0.0027   0.0056 &   2.9220 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0944 &   3.0164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0023 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0015   0.0372   1.0000   0.0015   0.0015 &   3.0179 r
  data arrival time                                                                                                                                                           3.0179

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0900   1.0000  -0.0016   0.0010 &  13.1025 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0464   1.0000            0.0634 &  13.1659 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0464   1.0000   0.0000   0.0000 &  13.1659 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1659
  clock uncertainty                                                                                                                                               -0.1000    13.0659
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0034
  data required time                                                                                                                                                         13.0034
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0034
  data arrival time                                                                                                                                                          -3.0179
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9855


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5183 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6484 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9049 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3243   1.0000   0.0000   0.0100 &   2.9150 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0349   1.0000            0.0926 &   3.0076 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0349   1.0000   0.0000   0.0000 &   3.0076 r
  data arrival time                                                                                                                                                           3.0076

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0777   1.0000   0.0000   0.0021 &  13.0935 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0470   1.0000            0.0619 &  13.1554 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.CLK_B (net)                                  1   0.0052 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0470   1.0000   0.0000   0.0001 &  13.1555 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1555
  clock uncertainty                                                                                                                                               -0.1000    13.0555
  clock gating setup time                                                                                                                        1.0000           -0.0622    12.9932
  data required time                                                                                                                                                         12.9932
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9932
  data arrival time                                                                                                                                                          -3.0076
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9856


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1004   1.0000   0.0057   0.0064 &   2.4889 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND2/X (sky130_fd_sc_hd__and4bb_2)                                                0.0321   1.0000            0.1296 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0 (net)                                             1   0.0025 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6185 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3857   1.0000            0.3004 &   2.9189 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.SEL0 (net)                                  16   0.0907 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0151   0.3858   1.0000   0.0136   0.0161 &   2.9350 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0927 &   3.0277 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0277 r
  data arrival time                                                                                                                                                           3.0277

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0974   1.0000            0.1658 &  13.1058 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK (net)                                    8   0.0643 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0980   1.0000  -0.0008   0.0048 &  13.1105 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0482   1.0000            0.0662 &  13.1767 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0482   1.0000   0.0000   0.0001 &  13.1768 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1768
  clock uncertainty                                                                                                                                               -0.1000    13.0768
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0143
  data required time                                                                                                                                                         13.0143
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0143
  data arrival time                                                                                                                                                          -3.0277
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9866


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5183 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6484 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9049 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3239   1.0000   0.0000   0.0012 &   2.9061 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0372   1.0000            0.0949 &   3.0010 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0024 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0014   0.0372   1.0000   0.0014   0.0015 &   3.0025 r
  data arrival time                                                                                                                                                           3.0025

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0776   1.0000   0.0000   0.0018 &  13.0932 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0433   1.0000            0.0587 &  13.1519 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0433   1.0000   0.0000   0.0000 &  13.1519 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1519
  clock uncertainty                                                                                                                                               -0.1000    13.0519
  clock gating setup time                                                                                                                        1.0000           -0.0624    12.9895
  data required time                                                                                                                                                         12.9895
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9895
  data arrival time                                                                                                                                                          -3.0025
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9870


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.4894 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.8986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0247   0.3564   1.0000   0.0247   0.0318 &   2.9304 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0935 &   3.0239 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0240 r
  data arrival time                                                                                                                                                           3.0240

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0036 &  13.1097 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1754 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1754 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1754
  clock uncertainty                                                                                                                                               -0.1000    13.0754
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0129
  data required time                                                                                                                                                         13.0129
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0129
  data arrival time                                                                                                                                                          -3.0240
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9890


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.4894 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.8986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0248   0.3564   1.0000   0.0248   0.0333 &   2.9319 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0367   1.0000            0.0936 &   3.0255 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0367   1.0000   0.0000   0.0000 &   3.0255 r
  data arrival time                                                                                                                                                           3.0255

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0969   1.0000  -0.0008   0.0042 &  13.1104 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0491   1.0000            0.0669 &  13.1773 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.CLK_B (net)                                  1   0.0049 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0491   1.0000   0.0000   0.0001 &  13.1774 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1774
  clock uncertainty                                                                                                                                               -0.1000    13.0774
  clock gating setup time                                                                                                                        1.0000           -0.0625    13.0148
  data required time                                                                                                                                                         13.0148
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0148
  data arrival time                                                                                                                                                          -3.0255
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9893


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/D (sky130_fd_sc_hd__and4_2)                                         0.0061   0.1002   1.0000   0.0057   0.0066 &   2.5183 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND7/X (sky130_fd_sc_hd__and4_2)                                                  0.0330   1.0000            0.1300 &   2.6483 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0 (net)                                             1   0.0030 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0330   1.0000   0.0000   0.0001 &   2.6484 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3238   1.0000            0.2566 &   2.9049 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.SEL0 (net)                                  16   0.0751 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0000   0.3239   1.0000   0.0000   0.0018 &   2.9067 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0359   1.0000            0.0936 &   3.0003 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0022 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0359   1.0000   0.0000   0.0000 &   3.0004 r
  data arrival time                                                                                                                                                           3.0004

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0006 &  12.9399 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0775   1.0000            0.1514 &  13.0913 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.CLK (net)                                    8   0.0495 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                 0.0000   0.0776   1.0000   0.0000   0.0020 &  13.0933 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0433   1.0000            0.0587 &  13.1521 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.CLK_B (net)                                  1   0.0045 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0433   1.0000   0.0000   0.0000 &  13.1521 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1521
  clock uncertainty                                                                                                                                               -0.1000    13.0521
  clock gating setup time                                                                                                                        1.0000           -0.0622    12.9899
  data required time                                                                                                                                                         12.9899
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         12.9899
  data arrival time                                                                                                                                                          -3.0004
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9895


  Startpoint: A0[6] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[6] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[6] (net)                                                                                                     4   0.1001 
  BANK128[1].RAM128.A0BUF[6].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0006   0.0294   1.0000   0.0006   0.0199 &   1.0199 f
  BANK128[1].RAM128.A0BUF[6].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1998   1.0000            0.1960 &   1.2159 f
  BANK128[1].RAM128.A0BUF[6].X (net)                                                                             16   0.0750 
  BANK128[1].RAM128.DEC0.AND0/B (sky130_fd_sc_hd__nor3b_2)                                                                     0.0046   0.2011   1.0000   0.0046   0.0173 &   1.2332 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6528 &   1.8861 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   2.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1326 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1328 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.3136 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3709 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.5117 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/D (sky130_fd_sc_hd__and4bb_2)                                       0.0061   0.1002   1.0000   0.0057   0.0062 &   2.5179 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND1/X (sky130_fd_sc_hd__and4bb_2)                                                0.0323   1.0000            0.1298 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0323   1.0000   0.0000   0.0000 &   2.6477 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3441   1.0000            0.2686 &   2.9164 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.SEL0 (net)                                  16   0.0797 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0027   0.3443   1.0000   0.0027   0.0054 &   2.9218 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0359   1.0000            0.0930 &   3.0148 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0359   1.0000   0.0000   0.0000 &   3.0148 r
  data arrival time                                                                                                                                                           3.0148

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0897   1.0000            0.1617 &  13.1015 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.CLK (net)                                    8   0.0594 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0060   0.0898   1.0000  -0.0016   0.0015 &  13.1030 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0497   1.0000            0.0664 &  13.1694 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.CLK_B (net)                                  1   0.0053 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0497   1.0000  -0.0000   0.0001 &  13.1695 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1695
  clock uncertainty                                                                                                                                               -0.1000    13.0695
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0070
  data required time                                                                                                                                                         13.0070
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0070
  data arrival time                                                                                                                                                          -3.0148
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9922


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.4894 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.8986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3562   1.0000   0.0245   0.0261 &   2.9248 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0362   1.0000            0.0930 &   3.0177 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.WE0_WIRE (net)                               1   0.0021 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0362   1.0000   0.0000   0.0000 &   3.0178 r
  data arrival time                                                                                                                                                           3.0178

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0038   0.0968   1.0000  -0.0008   0.0021 &  13.1083 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0478   1.0000            0.0656 &  13.1739 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.CLK_B (net)                                  1   0.0046 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[2].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0478   1.0000   0.0000   0.0000 &  13.1739 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1739
  clock uncertainty                                                                                                                                               -0.1000    13.0739
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0115
  data required time                                                                                                                                                         13.0115
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0115
  data arrival time                                                                                                                                                          -3.0178
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9938


  Startpoint: A0[5] (input port clocked by CLK)
  Endpoint: BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG
               (rising clock gating-check end-point clocked by CLK')
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                                         Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                                                            0.0000     0.0000
  clock network delay (propagated)                                                                                                                                 0.0000     0.0000
  input external delay                                                                                                                                             1.0000     1.0000 f
  A0[5] (in)                                                                                                                            0.0000                     0.0000 &   1.0000 f
  A0[5] (net)                                                                                                     4   0.1053 
  BANK128[1].RAM128.A0BUF[5].cell/A (sky130_fd_sc_hd__clkbuf_2)                                                                0.0005   0.0077   1.0000   0.0005   0.0061 &   1.0061 f
  BANK128[1].RAM128.A0BUF[5].cell/X (sky130_fd_sc_hd__clkbuf_2)                                                                         0.1824   1.0000            0.1768 &   1.1829 f
  BANK128[1].RAM128.A0BUF[5].X (net)                                                                             16   0.0685 
  BANK128[1].RAM128.DEC0.AND0/A (sky130_fd_sc_hd__nor3b_2)                                                                     0.0045   0.1834   1.0000   0.0045   0.0152 &   1.1980 f
  BANK128[1].RAM128.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                                              0.7820   1.0000            0.6588 &   1.8569 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0 (net)                                                                     10   0.0665 
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                                   0.1414   0.7804   1.0000   0.1270   0.1304 &   1.9873 r
  BANK128[1].RAM128.BLOCK[0].RAM32.EN0BUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                                            0.0613   1.0000            0.1162 &   2.1034 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.EN (net)                                                                  4   0.0093 
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/C_N (sky130_fd_sc_hd__nor3b_2)                                                    0.0000   0.0613   1.0000   0.0000   0.0001 &   2.1036 r
  BANK128[1].RAM128.BLOCK[0].RAM32.DEC0.AND0/Y (sky130_fd_sc_hd__nor3b_2)                                                               0.1935   1.0000            0.1808 &   2.2844 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN (net)                                                    1   0.0131 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/A (sky130_fd_sc_hd__clkbuf_2)                                      0.0595   0.1935   1.0000   0.0569   0.0573 &   2.3417 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.ENBUF/X (sky130_fd_sc_hd__clkbuf_2)                                               0.1002   1.0000            0.1408 &   2.4825 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.EN_buf (net)                                                8   0.0219 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/D (sky130_fd_sc_hd__and4b_2)                                        0.0061   0.1005   1.0000   0.0057   0.0069 &   2.4894 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.DEC0.AND6/X (sky130_fd_sc_hd__and4b_2)                                                 0.0321   1.0000            0.1299 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0 (net)                                             1   0.0026 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/A (sky130_fd_sc_hd__clkbuf_2)                               0.0000   0.0321   1.0000   0.0000   0.0000 &   2.6193 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.SEL0BUF/X (sky130_fd_sc_hd__clkbuf_2)                                        0.3562   1.0000            0.2793 &   2.8986 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.SEL0 (net)                                  16   0.0833 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/A (sky130_fd_sc_hd__and2_1)                         0.0245   0.3563   1.0000   0.0245   0.0255 &   2.9241 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CGAND/X (sky130_fd_sc_hd__and2_1)                                  0.0357   1.0000            0.0925 &   3.0165 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.WE0_WIRE (net)                               1   0.0020 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/GATE (sky130_fd_sc_hd__dlclkp_1)               0.0000   0.0357   1.0000   0.0000   0.0000 &   3.0166 r
  data arrival time                                                                                                                                                           3.0166

  clock CLK' (rise edge)                                                                                                                                          12.5000    12.5000
  clock source latency                                                                                                                                             0.0000    12.5000
  CLK (in)                                                                                                                              0.0000                     0.0000 &  12.5000 f
  CLK (net)                                                                                                       4   0.0757 
  BANK128[1].RAM128.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                                  0.0000   0.0041   1.0000   0.0000   0.0022 &  12.5022 f
  BANK128[1].RAM128.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                                           0.0724   1.0000            0.1207 &  12.6229 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLK (net)                                                                      8   0.0442 
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_4)                                                   0.0000   0.0729   1.0000   0.0000   0.0047 &  12.6277 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_4)                                                            0.1025   1.0000            0.1706 &  12.7982 f
  BANK128[1].RAM128.BLOCK[0].RAM32.CLKBUF.X (net)                                                                10   0.0674 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/A (sky130_fd_sc_hd__clkbuf_2)                                     0.0000   0.1034   1.0000   0.0000   0.0099 &  12.8082 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.cell/X (sky130_fd_sc_hd__clkbuf_2)                                              0.0604   1.0000            0.1311 &  12.9393 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.CLKBUF.X (net)                                                   8   0.0206 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/A (sky130_fd_sc_hd__clkbuf_4)                                0.0000   0.0604   1.0000   0.0000   0.0005 &  12.9398 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.CLKBUF/X (sky130_fd_sc_hd__clkbuf_4)                                         0.0966   1.0000            0.1664 &  13.1062 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK (net)                                    8   0.0645 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/A (sky130_fd_sc_hd__inv_1)                -0.0037   0.0968   1.0000  -0.0007   0.0016 &  13.1078 f
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CLKINV/Y (sky130_fd_sc_hd__inv_1)                          0.0484   1.0000            0.0662 &  13.1740 r
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.CLK_B (net)                                  1   0.0047 
  BANK128[1].RAM128.BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.genblk1.CG/CLK (sky130_fd_sc_hd__dlclkp_1)                0.0000   0.0484   1.0000   0.0000   0.0001 &  13.1741 r
  clock reconvergence pessimism                                                                                                                                    0.0000    13.1741
  clock uncertainty                                                                                                                                               -0.1000    13.0741
  clock gating setup time                                                                                                                        1.0000           -0.0624    13.0117
  data required time                                                                                                                                                         13.0117
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                                                         13.0117
  data arrival time                                                                                                                                                          -3.0166
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                                                 9.9951


1
