Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 09:02:23 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mic_to_led_pc_timing_summary_routed.rpt -pb mic_to_led_pc_timing_summary_routed.pb -rpx mic_to_led_pc_timing_summary_routed.rpx -warn_on_violation
| Design       : mic_to_led_pc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  1440        
TIMING-18  Warning   Missing input or output delay                              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.755        0.000                      0                58629        0.048        0.000                      0                58629       40.410        0.000                       0                  6264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        55.755        0.000                      0                58629        0.048        0.000                      0                58629       40.410        0.000                       0                  6264  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       55.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.755ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.691ns  (logic 11.754ns (44.037%)  route 14.937ns (55.963%))
  Logic Levels:           26  (CARRY4=17 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 88.289 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[18]
                         net (fo=2, routed)           1.075    25.462    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_87
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.586 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3/O
                         net (fo=1, routed)           0.000    25.586    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.136 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.136    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.358 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry__0/O[0]
                         net (fo=162, routed)         5.426    31.784    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/D
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.594    88.289    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/WCLK
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_A/CLK
                         clock pessimism              0.186    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X42Y126        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.539    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.539    
                         arrival time                         -31.784    
  -------------------------------------------------------------------
                         slack                                 55.755    

Slack (MET) :             55.850ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.617ns  (logic 11.229ns (42.188%)  route 15.388ns (57.812%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 88.310 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.909    31.710    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/D
    SLICE_X8Y103         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.615    88.310    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/WCLK
    SLICE_X8Y103         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.496    
                         clock uncertainty           -0.035    88.460    
    SLICE_X8Y103         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.560    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_512_767_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -31.710    
  -------------------------------------------------------------------
                         slack                                 55.850    

Slack (MET) :             55.851ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.617ns  (logic 11.229ns (42.188%)  route 15.388ns (57.812%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 88.311 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.909    31.710    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/D
    SLICE_X8Y101         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.616    88.311    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/WCLK
    SLICE_X8Y101         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.497    
                         clock uncertainty           -0.035    88.461    
    SLICE_X8Y101         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.561    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_3840_4095_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.561    
                         arrival time                         -31.710    
  -------------------------------------------------------------------
                         slack                                 55.851    

Slack (MET) :             55.904ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.564ns  (logic 11.229ns (42.272%)  route 15.335ns (57.728%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 88.311 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.856    31.658    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/D
    SLICE_X14Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.616    88.311    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/WCLK
    SLICE_X14Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.497    
                         clock uncertainty           -0.035    88.461    
    SLICE_X14Y100        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.561    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_4096_4351_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.561    
                         arrival time                         -31.658    
  -------------------------------------------------------------------
                         slack                                 55.904    

Slack (MET) :             55.954ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.339ns  (logic 11.229ns (42.633%)  route 15.110ns (57.367%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 88.136 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.631    31.433    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/D
    SLICE_X10Y97         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.442    88.136    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/WCLK
    SLICE_X10Y97         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.322    
                         clock uncertainty           -0.035    88.287    
    SLICE_X10Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.387    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_5632_5887_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.387    
                         arrival time                         -31.433    
  -------------------------------------------------------------------
                         slack                                 55.954    

Slack (MET) :             56.013ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.455ns  (logic 11.229ns (42.446%)  route 15.226ns (57.554%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 88.311 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.747    31.548    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/D
    SLICE_X10Y102        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.616    88.311    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/WCLK
    SLICE_X10Y102        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.497    
                         clock uncertainty           -0.035    88.461    
    SLICE_X10Y102        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.561    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_6656_6911_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.561    
                         arrival time                         -31.548    
  -------------------------------------------------------------------
                         slack                                 56.013    

Slack (MET) :             56.032ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.412ns  (logic 11.754ns (44.503%)  route 14.658ns (55.497%))
  Logic Levels:           26  (CARRY4=17 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 88.287 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[18]
                         net (fo=2, routed)           1.075    25.462    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_87
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.586 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3/O
                         net (fo=1, routed)           0.000    25.586    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.136 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.136    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.358 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry__0/O[0]
                         net (fo=162, routed)         5.147    31.506    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/D
    SLICE_X42Y125        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.592    88.287    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/WCLK
    SLICE_X42Y125        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/RAMS64E_A/CLK
                         clock pessimism              0.186    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X42Y125        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.537    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_9984_10239_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.537    
                         arrival time                         -31.506    
  -------------------------------------------------------------------
                         slack                                 56.032    

Slack (MET) :             56.041ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.427ns  (logic 11.229ns (42.490%)  route 15.198ns (57.510%))
  Logic Levels:           25  (CARRY4=16 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 88.311 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[17]
                         net (fo=2, routed)           1.043    25.430    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_88
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.554 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4/O
                         net (fo=1, routed)           0.000    25.554    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_4_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    25.801 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/O[0]
                         net (fo=162, routed)         5.719    31.521    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/D
    SLICE_X10Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.616    88.311    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/WCLK
    SLICE_X10Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A/CLK
                         clock pessimism              0.186    88.497    
                         clock uncertainty           -0.035    88.461    
    SLICE_X10Y100        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    87.561    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_2048_2303_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         87.561    
                         arrival time                         -31.521    
  -------------------------------------------------------------------
                         slack                                 56.041    

Slack (MET) :             56.042ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.691ns  (logic 11.754ns (44.037%)  route 14.937ns (55.963%))
  Logic Levels:           26  (CARRY4=17 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 88.289 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[18]
                         net (fo=2, routed)           1.075    25.462    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_87
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.586 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3/O
                         net (fo=1, routed)           0.000    25.586    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.136 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.136    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.358 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry__0/O[0]
                         net (fo=162, routed)         5.426    31.784    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/D
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.594    88.289    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/WCLK
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_C/CLK
                         clock pessimism              0.186    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X42Y126        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.613    87.826    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         87.826    
                         arrival time                         -31.784    
  -------------------------------------------------------------------
                         slack                                 56.042    

Slack (MET) :             56.043ns  (required time - arrival time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        26.691ns  (logic 11.754ns (44.037%)  route 14.937ns (55.963%))
  Logic Levels:           26  (CARRY4=17 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 88.289 - 83.330 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.550     5.094    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  adc_dig_uart/adc_to_fifo/adc_to_processing/acc_reg[5]/Q
                         net (fo=27, routed)          1.538     7.088    adc_dig_uart/adc_to_fifo/adc_to_processing/acc[5]
    SLICE_X39Y65         LUT3 (Prop_lut3_I2_O)        0.152     7.240 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1/O
                         net (fo=1, routed)           0.490     7.730    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     8.317 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry/CO[3]
                         net (fo=1, routed)           0.000     8.317    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.431 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.431    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__0_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.545 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.545    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__1_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.659 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.659    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.972 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3/O[3]
                         net (fo=3, routed)           1.112    10.084    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__88_carry__3_n_4
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.306    10.390 f  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9/O
                         net (fo=2, routed)           0.802    11.191    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_9_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152    11.343 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1/O
                         net (fo=2, routed)           0.813    12.156    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_1_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.332    12.488 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5/O
                         net (fo=1, routed)           0.000    12.488    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_i_5_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.889 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.889    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__4_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.128 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5/O[2]
                         net (fo=6, routed)           0.859    13.988    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__177_carry__5_n_5
    SLICE_X37Y71         LUT2 (Prop_lut2_I1_O)        0.302    14.290 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.290    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_i_3_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.840 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.840    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__0_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.174 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1/O[1]
                         net (fo=3, routed)           0.658    15.832    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__261_carry__1_n_6
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.303    16.135 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7/O
                         net (fo=1, routed)           0.000    16.135    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_i_7_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.685 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.685    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__1_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.913 r  adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2/CO[2]
                         net (fo=24, routed)          1.016    17.929    adc_dig_uart/adc_to_fifo/adc_to_processing/mean__302_carry__2_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I4_O)        0.313    18.242 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4/O
                         net (fo=1, routed)           0.000    18.242    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_i_4_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.774 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.774    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.888 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.888    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__0_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.002 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.002    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.224 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2/O[0]
                         net (fo=36, routed)          1.147    20.372    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff0_carry__2_n_7
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      4.016    24.388 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff/P[18]
                         net (fo=2, routed)           1.075    25.462    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_n_87
    SLICE_X53Y70         LUT2 (Prop_lut2_I0_O)        0.124    25.586 r  adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3/O
                         net (fo=1, routed)           0.000    25.586    adc_dig_uart/adc_to_fifo/adc_to_processing/i__carry_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.136 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.136    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.358 r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_inferred__0/i__carry__0/O[0]
                         net (fo=162, routed)         5.426    31.784    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/D
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.594    88.289    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/WCLK
    SLICE_X42Y126        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_B/CLK
                         clock pessimism              0.186    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X42Y126        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.612    87.827    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_8704_8959_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         87.827    
                         arrival time                         -31.784    
  -------------------------------------------------------------------
                         slack                                 56.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.647     1.551    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/Q
                         net (fo=172, routed)         0.230     1.922    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/A0
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.920     2.070    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/WCLK
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.505     1.564    
    SLICE_X54Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.647     1.551    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/Q
                         net (fo=172, routed)         0.230     1.922    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/A0
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.920     2.070    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/WCLK
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.564    
    SLICE_X54Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.647     1.551    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/Q
                         net (fo=172, routed)         0.230     1.922    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/A0
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.920     2.070    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/WCLK
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_C/CLK
                         clock pessimism             -0.505     1.564    
    SLICE_X54Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.647     1.551    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X55Y100        FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__11/Q
                         net (fo=172, routed)         0.230     1.922    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/A0
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.920     2.070    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/WCLK
    SLICE_X54Y100        RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.505     1.564    
    SLICE_X54Y100        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/sq_diff_buffer_reg_256_511_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.567     1.471    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/Q
                         net (fo=172, routed)         0.242     1.853    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/A0
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/WCLK
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X56Y42         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.567     1.471    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/Q
                         net (fo=172, routed)         0.242     1.853    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/A0
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/WCLK
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X56Y42         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.567     1.471    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/Q
                         net (fo=172, routed)         0.242     1.853    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/A0
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/WCLK
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X56Y42         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.567     1.471    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__25/Q
                         net (fo=172, routed)         0.242     1.853    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/A0
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.836     1.985    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/WCLK
    SLICE_X56Y42         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X56Y42         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.794    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4352_4607_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.588     1.492    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/Q
                         net (fo=172, routed)         0.242     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/A0
    SLICE_X60Y64         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.856     2.006    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.505    
    SLICE_X60Y64         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.815    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.588     1.492    adc_dig_uart/adc_to_fifo/adc_to_processing/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  adc_dig_uart/adc_to_fifo/adc_to_processing/pointer_reg[0]_rep__20/Q
                         net (fo=172, routed)         0.242     1.874    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/A0
    SLICE_X60Y64         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.856     2.006    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/WCLK
    SLICE_X60Y64         RAMS64E                                      r  adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.505    
    SLICE_X60Y64         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.815    adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_4608_4863_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      xadc/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y18   <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.330      80.386     RAMB18_X0Y18   <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X28Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X29Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X29Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X28Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X29Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X29Y68   adc_dig_uart/adc_to_fifo/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X38Y76   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         41.670      40.420     SLICE_X38Y76   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X54Y50   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X38Y76   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         41.660      40.410     SLICE_X38Y76   adc_dig_uart/adc_to_fifo/adc_to_processing/data_buffer_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 5.106ns (45.952%)  route 6.006ns (54.048%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           4.260     5.734    led1_OBUF
    SLICE_X0Y124         LUT1 (Prop_lut1_I0_O)        0.124     5.858 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.746     7.604    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.112 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.112    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.311ns  (logic 4.967ns (48.168%)  route 5.344ns (51.832%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           5.344     6.819    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.311 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    10.311    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.436ns (42.176%)  route 1.968ns (57.824%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.968     2.211    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.404 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.404    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.726ns  (logic 1.496ns (40.156%)  route 2.230ns (59.844%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.833     2.075    led1_OBUF
    SLICE_X0Y124         LUT1 (Prop_lut1_I0_O)        0.045     2.120 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.397     2.517    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.726 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.726    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 3.981ns (65.970%)  route 2.053ns (34.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.638     5.182    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y46          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDSE (Prop_fdse_C_Q)         0.456     5.638 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.053     7.691    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.216 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.216    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.367ns (73.631%)  route 0.489ns (26.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.595     1.499    adc_dig_uart/fifo_to_uart/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y46          FDSE                                         r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDSE (Prop_fdse_C_Q)         0.141     1.640 r  adc_dig_uart/fifo_to_uart/uart_inst/tx_reg/Q
                         net (fo=1, routed)           0.489     2.129    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.355 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.355    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.474ns (38.452%)  route 2.360ns (61.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           2.360     3.834    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X15Y69         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        1.429     4.793    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod1
                            (input port)
  Destination:            adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.242ns (19.314%)  route 1.012ns (80.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  pmod1 (IN)
                         net (fo=0)                   0.000     0.000    pmod1
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pmod1_IBUF_inst/O
                         net (fo=3, routed)           1.012     1.254    adc_dig_uart/adc_to_fifo/led1_OBUF
    SLICE_X15Y69         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=6263, routed)        0.823     1.973    adc_dig_uart/adc_to_fifo/clk_IBUF_BUFG
    SLICE_X15Y69         FDRE                                         r  adc_dig_uart/adc_to_fifo/i_dig_sync_0_reg/C





