smi 5 0
<part> smd 21
acis 21 1
*
1
0 0 0
10000 10000 4812.8000000000002
1 1007 0 0
0 0 0 0 0
10000 10000 4812.8000000000002
_sim_empty
0 
0 0 0 0

0
2 11 20 12
0 0 0 0
3
1 4 1
10 4 1
34 4 1
1 0 0 0 0 0 3
1 10 34 
_sim_empty
1 
10000 0 812.80000000000018
3 4 2
16 4 2
50 4 2
2 0 0 0 0 0 3
3 16 50 
_sim_empty
2 
0 0 812.80000000000018
5 4 3
14 4 3
19 4 3
3 0 0 0 0 0 3
5 14 19 
_sim_empty
3 
0 10000 812.80000000000018
7 4 4
12 4 4
18 4 4
4 0 0 0 0 0 3
7 12 18 
_sim_empty
4 
10000 10000 812.80000000000018
21 4 5
30 4 5
5 0 0 0 0 0 2
21 30 
_sim_empty
5 
0 10000 4812.8000000000002
24 4 6
28 4 6
6 0 0 0 0 0 2
24 28 
_sim_empty
6 
10000 10000 4812.8000000000002
40 4 7
44 4 7
7 0 0 0 0 0 2
40 44 
_sim_empty
7 
10000 0 4812.8000000000002
56 4 8
60 4 8
8 0 0 0 0 0 2
56 60 
_sim_empty
8 
0 0 4812.8000000000002
101 4 9
109 4 9
9 0 0 0 0 0 2
101 109 
_sim_empty
9 
10000 0 0
103 4 10
108 4 10
10 0 0 0 0 0 2
103 108 
_sim_empty
10 
10000 10000 0
119 4 11
124 4 11
11 0 0 0 0 0 2
119 124 
_sim_empty
11 
0 10000 0
135 4 12
140 4 12
12 0 0 0 0 0 2
135 140 
_sim_empty
12 
0 0 0
1 5 1 1 3 
8 5 1 10 16 
25 5 1 34 50 
1 1 0 0 1 0 3 1 2
1 8 25 
_sim_empty
1 
1 0 5000 0 812.80000000000018
0
2 5 2 3 5 
7 5 2 16 14 
33 5 2 50 19 
2 1 0 0 1 0 3 2 3
2 7 33 
_sim_empty
2 
1 0 0 5000 812.80000000000018
0
3 5 3 5 7 
6 5 3 14 12 
9 5 3 19 18 
3 1 0 0 1 0 3 3 4
3 6 9 
_sim_empty
3 
1 0 5000 10000 812.80000000000018
0
4 5 4 7 1 
5 5 4 12 10 
17 5 4 18 34 
4 1 0 0 1 0 3 4 1
4 5 17 
_sim_empty
4 
1 0 10000 5000 812.80000000000018
0
10 5 5 19 21 
15 5 5 14 30 
5 1 0 0 1 0 2 3 5
10 15 
_sim_empty
5 
1 2812.8000000000002 0 10000 2812.8000000000002
0
11 5 6 21 24 
14 5 6 30 28 
6 1 0 0 1 0 2 5 6
11 14 
_sim_empty
6 
1 -5000 5000 10000 4812.8000000000002
0
12 5 7 18 24 
13 5 7 12 28 
7 1 0 0 1 0 2 4 6
12 13 
_sim_empty
7 
1 2812.8000000000002 10000 10000 2812.8000000000002
0
19 5 8 24 40 
22 5 8 28 44 
8 1 0 0 1 0 2 6 7
19 22 
_sim_empty
8 
1 -5000 10000 5000 4812.8000000000002
0
20 5 9 34 40 
21 5 9 10 44 
9 1 0 0 1 0 2 1 7
20 21 
_sim_empty
9 
1 2812.8000000000002 10000 0 2812.8000000000002
0
27 5 10 40 56 
30 5 10 44 60 
10 1 0 0 1 0 2 7 8
27 30 
_sim_empty
10 
1 -5000 5000 0 4812.8000000000002
0
28 5 11 50 56 
29 5 11 16 60 
11 1 0 0 1 0 2 2 8
28 29 
_sim_empty
11 
1 2812.8000000000002 0 0 2812.8000000000002
0
35 5 12 56 21 
38 5 12 60 30 
12 1 0 0 1 0 2 8 5
35 38 
_sim_empty
12 
1 -5000 0 5000 4812.8000000000002
0
50 5 13 101 34 
55 5 13 109 1 
13 1 0 0 1 0 2 9 1
50 55 
_sim_empty
13 
1 406.40000000000003 10000 0 406.40000000000003
0
51 5 14 101 103 
54 5 14 109 108 
14 1 0 0 1 0 2 9 10
51 54 
_sim_empty
14 
1 5000 10000 5000 0
0
52 5 15 103 18 
53 5 15 108 7 
15 1 0 0 1 0 2 10 4
52 53 
_sim_empty
15 
1 406.40000000000003 10000 10000 406.40000000000003
0
59 5 16 103 119 
62 5 16 108 124 
16 1 0 0 1 0 2 10 11
59 62 
_sim_empty
16 
1 5000 5000 10000 0
0
60 5 17 119 19 
61 5 17 124 5 
17 1 0 0 1 0 2 11 3
60 61 
_sim_empty
17 
1 406.40000000000003 0 10000 406.40000000000003
0
67 5 18 119 135 
70 5 18 124 140 
18 1 0 0 1 0 2 11 12
67 70 
_sim_empty
18 
1 5000 0 5000 0
0
68 5 19 135 50 
69 5 19 140 3 
19 1 0 0 1 0 2 12 2
68 69 
_sim_empty
19 
1 406.40000000000003 0 0 406.40000000000003
0
75 5 20 135 101 
78 5 20 140 109 
20 1 0 0 1 0 2 12 9
75 78 
_sim_empty
20 
1 5000 5000 0 0
0
1 6 1 1 0 2
4 1 1 1 2 2 1 3 3 1 4 4 1 2 6 1 0 0 1
4 4 5 0 3 6 0 2 7 0 1 8 0 1 2 0 0 2 0
1 1 
0

  1 2 
0

0
_sim_empty
1 
1 -4998.8761031994954 -748.37754282559217 1.1238968005045535 4251.6224571744078 812.80000000000018
0
3 6 2 1 0 4
4 3 9 0 5 10 1 6 11 1 7 12 0 4 6 2 0 0 3
4 7 13 1 6 14 0 5 15 0 3 6 1 2 2 0 0 2 0
1 3 
0

  1 4 
0

0
_sim_empty
2 
1 -4998.8761031994954 2513.4489828697633 9998.8761031994945 10000 2513.4489828697633
0
5 6 3 1 0 6
4 4 17 0 7 12 1 8 19 1 9 20 0 6 6 3 0 0 5
4 9 21 1 8 22 0 7 13 0 4 5 1 3 2 0 0 2 0
1 5 
0

  1 6 
0

0
_sim_empty
3 
1 -4998.8761031994954 2513.4489828697633 10000 1.1238968005045535 2513.4489828697633
0
7 6 4 1 0 8
4 1 25 0 9 20 1 10 27 1 11 28 0 8 6 4 0 0 7
4 11 29 1 10 30 0 9 21 0 1 8 1 4 2 0 0 2 0
1 7 
0

  1 8 
0

0
_sim_empty
4 
1 -4998.8761031994954 2513.4489828697633 1.1238968005045535 0 2513.4489828697633
0
9 6 5 1 0 10
4 2 33 0 11 28 1 12 35 1 5 10 0 10 6 5 0 0 9
4 5 15 1 12 38 0 11 29 0 2 7 1 5 2 0 0 2 0
1 9 
0

  1 10 
0

0
_sim_empty
5 
1 -4998.8761031994954 2513.4489828697633 0 9998.8761031994945 2513.4489828697633
0
11 6 6 1 0 12
4 12 35 0 10 27 0 8 19 0 6 11 0 12 6 6 0 0 11
4 6 14 1 8 22 1 10 30 1 12 38 1 6 2 0 0 2 0
1 11 
0

  1 12 
0

0
_sim_empty
6 
1 -4998.8761031994954 -748.37754282559217 1.1238968005045535 4251.6224571744078 4812.8000000000002
0
13 6 7 1 0 14
4 4 17 1 13 50 0 14 51 1 15 52 1 14 6 7 0 0 13
4 15 53 0 14 54 0 13 55 1 4 4 0 7 2 0 0 2 0
1 13 
0

  1 14 
0

0
_sim_empty
7 
1 -4998.8761031994954 345.57187331913599 10000 1.1238968005045535 345.57187331913599
0
15 6 8 1 0 16
4 3 9 1 15 52 0 16 59 1 17 60 1 16 6 8 0 0 15
4 17 61 0 16 62 0 15 53 1 3 3 0 8 2 0 0 2 0
1 15 
0

  1 16 
0

0
_sim_empty
8 
1 -4998.8761031994954 345.57187331913599 9998.8761031994945 10000 345.57187331913599
0
17 6 9 1 0 18
4 2 33 1 17 60 0 18 67 1 19 68 1 18 6 9 0 0 17
4 19 69 0 18 70 0 17 61 1 2 2 0 9 2 0 0 2 0
1 17 
0

  1 18 
0

0
_sim_empty
9 
1 -4998.8761031994954 345.57187331913599 0 9998.8761031994945 345.57187331913599
0
19 6 10 1 0 20
4 1 25 1 19 68 0 20 75 1 13 50 1 20 6 10 0 0 19
4 13 55 0 20 78 0 19 69 1 1 1 0 10 2 0 0 2 0
1 19 
0

  1 20 
0

0
_sim_empty
10 
1 -4998.8761031994954 345.57187331913599 1.1238968005045535 0 345.57187331913599
0
21 6 11 1 0 22
4 20 75 0 18 67 0 16 59 0 14 51 0 22 6 11 0 0 21
4 14 54 1 16 62 1 18 70 1 20 78 1 11 2 0 0 2 0
1 21 
0

  1 22 
0

0
_sim_empty
11 
1 -4998.8761031994954 -748.37754282559217 1.1238968005045535 4251.6224571744078 0
0
1 8 1 6
1 0 2 0 3 0 4 0 5 0 6 0 1 3 0 0 3 0 1 
1 
0
0
_sim_empty
1 
2 8 2 6
1 1 7 0 8 0 9 0 10 0 11 0 2 3 0 0 3 0 1 
2 
0
0
_sim_empty
2 
0 -1
4 8 3 10
2 1 3 1 4 1 5 1 6 1 9 1 10 1 7 1 8 1 11 1 3 3 8 0 303 0 1 
4 
0
0
_sim_empty
-1
0
0 -1
0 -1
0 -1
<part> auxmm 3
0
0
<index>
2
smd 8
auxmm 6016
</index>
<header>
4
160 file:///C|/Users/Moin/OneDrive/Documents/GitHub/Master-s-Thesis/Thesis Work/Simulation/Subcircuit for S parameters/TEMP/SparaMeasurement/EM Structure$8.DS8.msmd19 model.assembly.acis6 # 1 0 0 
0
1
6 native4
24 ./EM Structure$8.DS8.sat16 nativeModel.acis6 # 1 0 0 
</header>
6035 6071                                                                                                                      
