{:input (genetic.crossover/dumb-crossover 311167882 (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif"))) (genetic.mutation/change-constant-value 1621701363 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_17, \\wire:missing_edge , \\wire10_:missing , \\wire11_:missing_18 , wire13_24);\n  wire \\:missing_edge ;\n  output wire0_17;\n  wire wire0_17;\n  wire wire1;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  input \\wire11_:missing_18 ;\n  wire \\wire11_:missing_18 ;\n  output wire13_24;\n  wire wire13_24;\n  wire wire14;\n  wire wire15;\n  wire wire17_21;\n  wire wire17_22;\n  wire wire18_24;\n  wire wire19_20;\n  wire wire20_25;\n  wire wire2_3_5_6;\n  wire wire3_17;\n  wire \\wire5_:missing ;\n  wire wire6;\n  wire wire6_20;\n  wire wire6_23;\n  wire wire6_9;\n  wire \\wire6_:missing ;\n  wire \\wire6_:missing_4 ;\n  wire \\wire:missing_17_19_20 ;\n  wire \\wire:missing_18_22 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire2_3_5_6;\n  assign wire18_24 = 4'h8 >> { \\wire11_:missing_18 , \\wire:missing_18_22  };\n  assign wire19_20 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_17_19_20  };\n  assign \\wire:missing_17_19_20  = 4'he >> { wire6_20, wire19_20 };\n  assign \\wire:missing_edge  = 4'h6 >> { wire3_17, wire2_3_5_6 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire6_:missing_4 , \\wire:missing_edge  };\n  assign \\wire5_:missing  = 4'h8 >> { \\wire:missing_edge , wire2_3_5_6 };\n  assign wire0_17 = 4'h6 >> { wire17_21, \\wire:missing_17_19_20  };\n  assign wire1 = 1'h0;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire20_25;\n  assign wire13_24 = wire18_24;\n  assign \\wire:missing_23  = wire6_23;\n  assign \\wire:missing_18_22  = wire17_22;\n  assign wire17_21 = \\wire:missing_edge ;\n  assign \\wire:missing_9  = wire6_9;\n  assign \\wire:missing_8  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire6_:missing  = wire6;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:3.1-59.10\" *)\nmodule postsynth(wire0_17, \\wire:missing_edge , \\wire10_:missing , \\wire11_:missing_18 , wire13_24);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:5.10-5.18\" *)\n  output wire0_17;\n  wire wire0_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:8.9-8.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:10.9-10.28\" *)\n  input \\wire11_:missing_18 ;\n  wire \\wire11_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:12.10-12.19\" *)\n  output wire13_24;\n  wire wire13_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:14.8-14.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:15.8-15.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:16.8-16.17\" *)\n  wire wire17_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:17.8-17.17\" *)\n  wire wire17_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:18.8-18.17\" *)\n  wire wire18_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:19.8-19.17\" *)\n  wire wire19_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:20.8-20.17\" *)\n  wire wire20_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:25.8-25.16\" *)\n  wire wire6_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:30.8-30.30\" *)\n  wire \\wire:missing_17_19_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:31.8-31.27\" *)\n  wire \\wire:missing_18_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:33.8-33.23\" *)\n  wire \\wire:missing_8 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:35.10-35.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_17 = 1'hx;\n  assign wire1 = 1'h0;\n  assign wire13_24 = 1'hx;\n  assign wire14 = 1'h1;\n  assign wire15 = 1'h0;\n  assign wire17_21 = 1'h0;\n  assign wire17_22 = 1'hx;\n  assign wire18_24 = 1'hx;\n  assign wire19_20 = 1'hx;\n  assign wire20_25 = 1'h0;\n  assign wire6_20 = 1'hx;\n  assign \\wire:missing_17_19_20  = 1'hx;\n  assign \\wire:missing_18_22  = 1'hx;\n  assign \\wire:missing_8  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:14:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um/src/top.v'.\nSBY  1:14:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] Copy '/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um/src/E1E7B9FC.v'.\nSBY  1:14:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] Copy '/tmp/fuzzmount2DDF5D8C/E1E7B9FC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um/src/E1E7B9FC.post.v'.\nSBY  1:14:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: abc pdr\nSBY  1:14:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:42$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:42$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:41$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:41$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:37$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:37$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: Wire presynth.\\wire6_20 is used but has no driver.\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: Wire presynth.\\wire:missing_18_22 is used but has no driver.\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: Warning: found logic loop in module presynth:\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:39$25 ($shr)\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:40$26 ($shr)\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: wire \\wire19_20\nSBY  1:14:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: wire \\wire:missing_17_19_20\nSBY  1:14:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] base: finished (returncode=0)\nSBY  1:14:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: Warning: Wire presynth.\\wire6_20 is used but has no driver.\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: Warning: Wire presynth.\\wire:missing_18_22 is used but has no driver.\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: Warning: found logic loop in module presynth:\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:39$25 ($shr)\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/E1E7B9FC.v:40$26 ($shr)\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: wire \\wire19_20\nSBY  1:14:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: wire \\wire:missing_17_19_20\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] aig: finished (returncode=0)\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: Warning: The network has no constraints.\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: finished (returncode=0)\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] engine_0: Status returned by engine: FAIL\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:10 (10)\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um'.\nSBY  1:14:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphii2n6um] DONE (FAIL, rc=2)\n", :err ""}}}