$date
	Thu Jun 19 20:23:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_controller $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 # REack $end
$var wire 1 $ Rreq $end
$var wire 1 % clk $end
$var wire 1 & sample $end
$var reg 1 ' Err0 $end
$var reg 1 ( Err1 $end
$var reg 1 ) LEack $end
$var reg 1 * Lreq $end
$var reg 1 + REreq $end
$var reg 1 , Rack $end
$var reg 2 - counter_error [1:0] $end
$var reg 2 . counter_rack [1:0] $end
$var integer 32 / done [31:0] $end
$var integer 32 0 i [31:0] $end
$var reg 1 1 rst $end
$var reg 1 2 state $end
$scope module uut $end
$var wire 1 3 Err0 $end
$var wire 1 4 Err1 $end
$var wire 1 5 LEack $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 6 Lreq $end
$var wire 1 # REack $end
$var wire 1 7 REreq $end
$var wire 1 8 Rack $end
$var wire 1 $ Rreq $end
$var wire 1 9 a $end
$var wire 1 : b $end
$var wire 1 % clk $end
$var wire 1 ; goLM $end
$var wire 1 < goML $end
$var wire 1 = rst $end
$var wire 1 & sample $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
x<
x;
x:
x9
08
07
06
05
04
03
12
01
b1 0
b0 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
x&
x%
x$
x#
x"
x!
$end
#1
0;
0!
#2
0%
0$
#3
0#
#4
0&
0<
#5
0"
09
#10
11
1=
#12
1*
16
#13
1!
#15
0:
#33
1)
15
#34
1;
#35
1%
1$
#55
1+
17
#56
1&
#61
1'
13
#62
0%
1<
#63
1"
#66
19
#67
0&
1#
#72
b1 -
0'
03
#73
0*
06
#74
0!
#77
09
#87
b1 .
1,
18
#94
0)
05
#95
0;
#96
1%
0$
#116
0+
07
#117
1&
#122
1'
13
#123
0%
0<
#124
0"
#127
19
#128
0&
0#
#133
02
b0 -
0'
03
#134
1*
16
#135
1!
#138
09
#148
b10 .
0,
08
#155
1)
15
#156
1;
#157
1%
1$
#177
1+
17
#178
1&
#183
1(
14
#184
0%
1<
#185
1"
#195
0*
06
#196
0!
#198
1:
#199
0&
1#
#204
b1 -
0(
04
#216
0)
05
#217
0;
#219
0:
b11 .
1,
18
#220
1%
0$
#240
0+
07
#241
1&
#246
1(
14
#247
0%
0<
#248
0"
#258
1*
16
#259
1!
#261
1:
#262
0#
0&
#267
12
b0 -
0(
04
#279
1)
15
#280
1;
#282
0:
#312
b0 .
0,
08
#313
1%
1$
#333
1+
17
#334
1&
#339
1'
13
#340
0%
1<
#341
1"
#344
19
#345
0&
1#
#350
b1 -
0'
03
#351
0*
06
#352
0!
#355
09
#365
b1 .
1,
18
#372
0)
05
#373
0;
#374
1%
0$
#394
0+
07
#395
1&
#400
1'
13
#401
0%
0<
#402
0"
#405
19
#406
0&
0#
#411
02
b0 -
0'
03
#412
1*
16
#413
1!
#416
09
#426
b10 .
0,
08
#433
1)
15
#434
1;
#435
1%
1$
#455
1+
17
#456
1&
#461
1(
14
#462
0%
1<
#463
1"
#473
0*
06
#474
0!
#476
1:
#477
0&
1#
#482
b1 -
0(
04
#494
0)
05
#495
0;
#497
0:
b11 .
1,
18
#498
1%
0$
#512
