\doxysection{tlm\+::tlm\+\_\+delayed\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__delayed__write__if}{}\label{classtlm_1_1tlm__delayed__write__if}\index{tlm::tlm\_delayed\_write\_if$<$ T $>$@{tlm::tlm\_delayed\_write\_if$<$ T $>$}}


{\ttfamily \#include $<$tlm\+\_\+write\+\_\+if.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+delayed\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=209pt]{classtlm_1_1tlm__delayed__write__if__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for tlm\+::tlm\+\_\+delayed\+\_\+write\+\_\+if\texorpdfstring{$<$}{<} T \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=194pt]{classtlm_1_1tlm__delayed__write__if__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__delayed__write__if_a30a4bdf64a877483975cca60940b396e}{write}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&t, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&\mbox{\hyperlink{class_sysc_add__pv}{time}})=0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__delayed__write__if_a30a4bdf64a877483975cca60940b396e}\label{classtlm_1_1tlm__delayed__write__if_a30a4bdf64a877483975cca60940b396e} 
\index{tlm::tlm\_delayed\_write\_if$<$ T $>$@{tlm::tlm\_delayed\_write\_if$<$ T $>$}!write@{write}}
\index{write@{write}!tlm::tlm\_delayed\_write\_if$<$ T $>$@{tlm::tlm\_delayed\_write\_if$<$ T $>$}}
\doxysubsubsection{\texorpdfstring{write()}{write()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classtlm_1_1tlm__delayed__write__if}{tlm\+::tlm\+\_\+delayed\+\_\+write\+\_\+if}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$\+::write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} \&}]{t,  }\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__time}{sc\+\_\+core\+::sc\+\_\+time}} \&}]{time }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+1/tlm\+\_\+analysis/\mbox{\hyperlink{tlm__write__if_8h}{tlm\+\_\+write\+\_\+if.\+h}}\end{DoxyCompactItemize}
