// Seed: 3422192255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output supply1 id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply0 id_2
);
  reg  id_4;
  wire id_5;
  generate
    assign id_0 = id_5;
    for (id_6 = id_5; id_5; id_4 = id_2) begin : LABEL_0
      genvar id_7;
      assign id_5 = 1;
    end
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
