set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/image_loaded]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/enqueueFSM[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/enqueueFSM[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/dequeueFSM[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/dequeueFSM[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/sRxtoTx_Meta_V_tlast_fifo_U/processed_word_tx_reg[1][0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/sRxtoTx_Meta_V_tlast_fifo_U/processed_word_tx_reg[1][1]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_word_tx0]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_word_tx[5]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/skip_read]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/write_chunk_to_ddr_p]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/ready_to_accept_new_2_reg_1375]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/ready_to_accept_new_5_reg_1474_reg[0]_1}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/signal_init0]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_3_empty_n]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_3_full_n]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[1]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_empty_n]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_full_n]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[16]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[10]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[12]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[14]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[18]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[20]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[22]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[24]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[26]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[28]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[30]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[32]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[34]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[36]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[38]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[40]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[42]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[44]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[46]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[48]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[50]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[52]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[54]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[56]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[58]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[60]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[62]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[15]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[8]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[9]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[11]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[13]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[17]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[19]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[21]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[23]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[25]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[27]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[29]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[31]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[33]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[35]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[37]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[39]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[41]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[43]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[45]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[47]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[49]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[51]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[53]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[55]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[57]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[59]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[61]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[63]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[42]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[63]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[45]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[40]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[38]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[56]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[47]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[49]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[52]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[54]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[48]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[62]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[51]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[57]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[44]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[43]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[41]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[23]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[55]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[53]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[50]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[39]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[46]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[58]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/soMemWrCmdP0_TREADY]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[61]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[60]}]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWrCmdP0_TDATA[59]}]
set_property MARK_DEBUG true [get_nets ROLE/soMemWrCmdP0_TVALID]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/siMemWrStsP0_TDATA[2]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/siMemWrStsP0_TVALID]
set_property MARK_DEBUG true [get_nets ROLE/siMemWrStsP0_TREADY]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWriteP0_TLAST[0]}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/soMemWriteP0_TREADY]
set_property MARK_DEBUG true [get_nets {ROLE/soMemWriteP0_TKEEP[0]}]
set_property MARK_DEBUG true [get_nets ROLE/soMemWriteP0_TVALID]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[19]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[40]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[56]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[48]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[52]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[44]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[36]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[63]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[55]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[59]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[47]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[51]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[60]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[43]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[39]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[35]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[9]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[32]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[30]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[28]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[26]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[24]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[8]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[11]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[20]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[9]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[22]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[17]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[15]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[29]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[16]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[21]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[10]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[14]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[12]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[18]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[27]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[25]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[23]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[31]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[13]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[43]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[47]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[51]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[39]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[35]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[62]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[54]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[58]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[46]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[50]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[63]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[59]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[55]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[42]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[38]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[34]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[38]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[58]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[46]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[50]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[42]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[34]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[61]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[53]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[57]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[45]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[49]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[62]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[54]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[41]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[37]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[33]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[18]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[25]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[31]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[29]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[27]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[23]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[10]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[12]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[21]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[19]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[16]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[14]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_AWADDR[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[32]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[30]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[17]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[22]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[11]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[8]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[15]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[13]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[20]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[28]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[26]}]
set_property MARK_DEBUG true [get_nets {ROLE/m_axi_moMEM_Mp1_ARADDR[24]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[37]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[57]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[45]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[49]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[41]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[33]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[60]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[52]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[56]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[44]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[48]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[61]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[53]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[40]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[36]}]
connect_debug_port u_ila_0/probe0 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[2]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[3]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[4]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[5]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[6]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_din[7]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[2]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[3]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[4]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[5]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[6]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/U_fifo_w8_d65_A_shiftReg/img_in_axi_stream_V_1_dout[7]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/dequeueFSM[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/dequeueFSM[1]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/fsmStateDDR[2]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/HarrisFSM[2]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/sRxtoTx_Meta_V_tlast_fifo_U/processed_word_tx_reg[1][0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/sRxtoTx_Meta_V_tlast_fifo_U/processed_word_tx_reg[1][1]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/enqueueFSM[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/enqueueFSM[1]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[2]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[3]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[4]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[5]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[6]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[7]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[8]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[9]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[10]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[11]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[12]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[13]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[14]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[15]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[16]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[17]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[18]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[19]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[20]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[21]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[22]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[23]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[24]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[25]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[26]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[27]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[28]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[29]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[30]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[31]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[32]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[33]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[34]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[35]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[36]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[37]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[38]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[39]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[40]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[41]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[42]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[43]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[44]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[45]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[46]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[47]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[48]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[49]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[50]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[51]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[52]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[53]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[54]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[55]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[56]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[57]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[58]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[59]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[60]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[61]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[62]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_dout[63]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[0]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[1]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[2]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[3]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[4]} {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_bytes_rx_reg[5]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_word_tx[5]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/image_loaded]]
connect_debug_port u_ila_0/probe19 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_3_empty_n]]
connect_debug_port u_ila_0/probe20 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_3_full_n]]
connect_debug_port u_ila_0/probe21 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_empty_n]]
connect_debug_port u_ila_0/probe22 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_out_axi_stream_V_1_full_n]]
connect_debug_port u_ila_0/probe23 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/processed_word_tx0]]
connect_debug_port u_ila_0/probe24 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/ready_to_accept_new_2_reg_1375]]
connect_debug_port u_ila_0/probe25 [get_nets [list {ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/ready_to_accept_new_5_reg_1474_reg[0]_1}]]
connect_debug_port u_ila_0/probe26 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/img_in_axi_stream_V_1_fifo_U/signal_init0]]
connect_debug_port u_ila_0/probe29 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/skip_read]]
connect_debug_port u_ila_0/probe34 [get_nets [list ROLE/UAF/U0/Block_codeRepl144_pr_U0/write_chunk_to_ddr_p]]

set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[2]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[8]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[25]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[20]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[22]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[19]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[21]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[16]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[15]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[31]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[17]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[18]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[26]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[27]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[1]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[28]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[3]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[4]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[5]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[6]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[7]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[9]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[14]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[13]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[11]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[12]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[10]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[24]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[29]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[30]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[23]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded[0]_i_1_n_3}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded[0]_i_2_n_3}]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_load_reg_3820]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_loc_4_reg_1483]
set_property MARK_DEBUG true [get_nets ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_new_6_reg_1559]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_reg_n_3_[0]}]
set_property MARK_DEBUG true [get_nets {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_flag_4_reg_1445_reg_n_3_[0]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list SHELL/SuperCfg.ETH0/ETH/CORE/IP/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 31 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[33]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[34]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[35]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[36]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[37]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[38]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[39]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[40]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[41]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[42]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[43]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[44]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[45]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[46]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[47]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[48]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[49]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[50]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[51]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[52]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[53]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[54]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[55]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[56]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[57]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[58]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[59]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[60]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[61]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[62]} {ROLE/UAF/m_axi_moMEM_Mp1_ARADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 31 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[33]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[34]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[35]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[36]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[37]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[38]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[39]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[40]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[41]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[42]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[43]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[44]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[45]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[46]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[47]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[48]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[49]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[50]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[51]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[52]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[53]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[54]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[55]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[56]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[57]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[58]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[59]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[60]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[61]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[62]} {ROLE/UAF/m_axi_moMEM_Mp1_AWADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ROLE/UAF/siMemWrStsP0_TDATA[0]} {ROLE/UAF/siMemWrStsP0_TDATA[1]} {ROLE/UAF/siMemWrStsP0_TDATA[2]} {ROLE/UAF/siMemWrStsP0_TDATA[3]} {ROLE/UAF/siMemWrStsP0_TDATA[4]} {ROLE/UAF/siMemWrStsP0_TDATA[5]} {ROLE/UAF/siMemWrStsP0_TDATA[6]} {ROLE/UAF/siMemWrStsP0_TDATA[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[0]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[1]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[2]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[3]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[4]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[5]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[6]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[7]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[8]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[9]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[10]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[11]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[12]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[13]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[14]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[15]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[16]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[17]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[18]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[19]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[20]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[21]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[22]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[23]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[24]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[25]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[26]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[27]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[28]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[29]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[30]} {ROLE/UAF/U0/Block_codeRepl140_pr_U0/timeoutCnt_V_reg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 28 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ROLE/m_axi_moMEM_Mp1_ARADDR[0]} {ROLE/m_axi_moMEM_Mp1_ARADDR[6]} {ROLE/m_axi_moMEM_Mp1_ARADDR[7]} {ROLE/m_axi_moMEM_Mp1_ARADDR[8]} {ROLE/m_axi_moMEM_Mp1_ARADDR[9]} {ROLE/m_axi_moMEM_Mp1_ARADDR[10]} {ROLE/m_axi_moMEM_Mp1_ARADDR[11]} {ROLE/m_axi_moMEM_Mp1_ARADDR[12]} {ROLE/m_axi_moMEM_Mp1_ARADDR[13]} {ROLE/m_axi_moMEM_Mp1_ARADDR[14]} {ROLE/m_axi_moMEM_Mp1_ARADDR[15]} {ROLE/m_axi_moMEM_Mp1_ARADDR[16]} {ROLE/m_axi_moMEM_Mp1_ARADDR[17]} {ROLE/m_axi_moMEM_Mp1_ARADDR[18]} {ROLE/m_axi_moMEM_Mp1_ARADDR[19]} {ROLE/m_axi_moMEM_Mp1_ARADDR[20]} {ROLE/m_axi_moMEM_Mp1_ARADDR[21]} {ROLE/m_axi_moMEM_Mp1_ARADDR[22]} {ROLE/m_axi_moMEM_Mp1_ARADDR[23]} {ROLE/m_axi_moMEM_Mp1_ARADDR[24]} {ROLE/m_axi_moMEM_Mp1_ARADDR[25]} {ROLE/m_axi_moMEM_Mp1_ARADDR[26]} {ROLE/m_axi_moMEM_Mp1_ARADDR[27]} {ROLE/m_axi_moMEM_Mp1_ARADDR[28]} {ROLE/m_axi_moMEM_Mp1_ARADDR[29]} {ROLE/m_axi_moMEM_Mp1_ARADDR[30]} {ROLE/m_axi_moMEM_Mp1_ARADDR[31]} {ROLE/m_axi_moMEM_Mp1_ARADDR[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 27 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ROLE/m_axi_moMEM_Mp1_AWADDR[6]} {ROLE/m_axi_moMEM_Mp1_AWADDR[7]} {ROLE/m_axi_moMEM_Mp1_AWADDR[8]} {ROLE/m_axi_moMEM_Mp1_AWADDR[9]} {ROLE/m_axi_moMEM_Mp1_AWADDR[10]} {ROLE/m_axi_moMEM_Mp1_AWADDR[11]} {ROLE/m_axi_moMEM_Mp1_AWADDR[12]} {ROLE/m_axi_moMEM_Mp1_AWADDR[13]} {ROLE/m_axi_moMEM_Mp1_AWADDR[14]} {ROLE/m_axi_moMEM_Mp1_AWADDR[15]} {ROLE/m_axi_moMEM_Mp1_AWADDR[16]} {ROLE/m_axi_moMEM_Mp1_AWADDR[17]} {ROLE/m_axi_moMEM_Mp1_AWADDR[18]} {ROLE/m_axi_moMEM_Mp1_AWADDR[19]} {ROLE/m_axi_moMEM_Mp1_AWADDR[20]} {ROLE/m_axi_moMEM_Mp1_AWADDR[21]} {ROLE/m_axi_moMEM_Mp1_AWADDR[22]} {ROLE/m_axi_moMEM_Mp1_AWADDR[23]} {ROLE/m_axi_moMEM_Mp1_AWADDR[24]} {ROLE/m_axi_moMEM_Mp1_AWADDR[25]} {ROLE/m_axi_moMEM_Mp1_AWADDR[26]} {ROLE/m_axi_moMEM_Mp1_AWADDR[27]} {ROLE/m_axi_moMEM_Mp1_AWADDR[28]} {ROLE/m_axi_moMEM_Mp1_AWADDR[29]} {ROLE/m_axi_moMEM_Mp1_AWADDR[30]} {ROLE/m_axi_moMEM_Mp1_AWADDR[31]} {ROLE/m_axi_moMEM_Mp1_AWADDR[32]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 28 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ROLE/soMemWrCmdP0_TDATA[0]} {ROLE/soMemWrCmdP0_TDATA[23]} {ROLE/soMemWrCmdP0_TDATA[38]} {ROLE/soMemWrCmdP0_TDATA[39]} {ROLE/soMemWrCmdP0_TDATA[40]} {ROLE/soMemWrCmdP0_TDATA[41]} {ROLE/soMemWrCmdP0_TDATA[42]} {ROLE/soMemWrCmdP0_TDATA[43]} {ROLE/soMemWrCmdP0_TDATA[44]} {ROLE/soMemWrCmdP0_TDATA[45]} {ROLE/soMemWrCmdP0_TDATA[46]} {ROLE/soMemWrCmdP0_TDATA[47]} {ROLE/soMemWrCmdP0_TDATA[48]} {ROLE/soMemWrCmdP0_TDATA[49]} {ROLE/soMemWrCmdP0_TDATA[50]} {ROLE/soMemWrCmdP0_TDATA[51]} {ROLE/soMemWrCmdP0_TDATA[52]} {ROLE/soMemWrCmdP0_TDATA[53]} {ROLE/soMemWrCmdP0_TDATA[54]} {ROLE/soMemWrCmdP0_TDATA[55]} {ROLE/soMemWrCmdP0_TDATA[56]} {ROLE/soMemWrCmdP0_TDATA[57]} {ROLE/soMemWrCmdP0_TDATA[58]} {ROLE/soMemWrCmdP0_TDATA[59]} {ROLE/soMemWrCmdP0_TDATA[60]} {ROLE/soMemWrCmdP0_TDATA[61]} {ROLE/soMemWrCmdP0_TDATA[62]} {ROLE/soMemWrCmdP0_TDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ROLE/soMemWriteP0_TKEEP[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ROLE/soMemWriteP0_TLAST[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded[0]_i_1_n_3}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded[0]_i_2_n_3}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_flag_4_reg_1445_reg_n_3_[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_load_reg_3820]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_loc_4_reg_1483]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_new_6_reg_1559]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {ROLE/UAF/U0/Block_codeRepl140_pr_U0/image_loaded_reg_n_3_[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ROLE/siMemWrStsP0_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ROLE/UAF/siMemWrStsP0_TVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ROLE/UAF/soMemWrCmdP0_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list ROLE/soMemWrCmdP0_TVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ROLE/UAF/soMemWriteP0_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list ROLE/soMemWriteP0_TVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
