verilog work "sorting_part.v"
verilog work "output_part.v"
verilog work "input_part.v"
verilog work "project1.v"
verilog work "test_project1.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
