\section{core\_\-t::core\_\-t::core\_\-memory\_\-t Struct Reference}
\label{structcore__t_1_1core__memory__t}\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}}
{\tt \#include $<$zesto-core.h$>$}

Collaboration diagram for core\_\-t::core\_\-t::core\_\-memory\_\-t:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=400pt]{structcore__t_1_1core__memory__t__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Attributes}
\begin{CompactItemize}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf IL1}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf ITLB}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf DL1}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf DL2}
\item 
struct {\bf bus\_\-t} $\ast$ {\bf DL2\_\-bus}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf DTLB}
\item 
struct {\bf cache\_\-t} $\ast$ {\bf DTLB2}
\item 
struct {\bf bus\_\-t} $\ast$ {\bf DTLB\_\-bus}
\end{CompactItemize}


\subsection{Detailed Description}


Definition at line 199 of file zesto-core.h.

\subsection{Member Data Documentation}
\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DL1@{DL1}}
\index{DL1@{DL1}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DL1}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DL1\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_5a91d2a6ce0026324cafd070c12d4b42}




Definition at line 203 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t(), emergency\_\-recovery(), core\_\-exec\_\-STM\_\-t::LDQ\_\-schedule(), core\_\-exec\_\-DPM\_\-t::LDQ\_\-schedule(), core\_\-exec\_\-STM\_\-t::LDST\_\-exec(), core\_\-exec\_\-DPM\_\-t::LDST\_\-exec(), prefetch\_\-core\_\-caches(), core\_\-exec\_\-STM\_\-t::reg\_\-stats(), core\_\-exec\_\-DPM\_\-t::reg\_\-stats(), core\_\-exec\_\-DPM\_\-t::RS\_\-schedule(), sim\_\-fastfwd(), step\_\-core\_\-PF\_\-controllers(), core\_\-exec\_\-STM\_\-t::STQ\_\-deallocate\_\-std(), and core\_\-exec\_\-DPM\_\-t::STQ\_\-deallocate\_\-std().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DL2@{DL2}}
\index{DL2@{DL2}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DL2}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DL2\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_9b342dd887c9993db9a797f69ead9dd8}




Definition at line 204 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), cache\_\-process(), core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t(), core\_\-fetch\_\-DPM\_\-t::core\_\-fetch\_\-DPM\_\-t(), core\_\-fetch\_\-STM\_\-t::core\_\-fetch\_\-STM\_\-t(), core\_\-exec\_\-STM\_\-t::LDST\_\-exec(), core\_\-exec\_\-DPM\_\-t::LDST\_\-exec(), prefetch\_\-core\_\-caches(), core\_\-exec\_\-STM\_\-t::reg\_\-stats(), core\_\-exec\_\-DPM\_\-t::reg\_\-stats(), sim\_\-fastfwd(), and step\_\-core\_\-PF\_\-controllers().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DL2\_\-bus@{DL2\_\-bus}}
\index{DL2\_\-bus@{DL2\_\-bus}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DL2\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf bus\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DL2\_\-bus\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_8924d67219e4fbf56363be1d20d57d87}




Definition at line 205 of file zesto-core.h.

Referenced by core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t(), core\_\-fetch\_\-DPM\_\-t::core\_\-fetch\_\-DPM\_\-t(), core\_\-fetch\_\-STM\_\-t::core\_\-fetch\_\-STM\_\-t(), and core\_\-exec\_\-STM\_\-t::reg\_\-stats().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DTLB@{DTLB}}
\index{DTLB@{DTLB}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DTLB}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DTLB\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_503b1a0b936482ad183fef9ee544d1f8}




Definition at line 206 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t(), emergency\_\-recovery(), core\_\-exec\_\-STM\_\-t::LDQ\_\-schedule(), core\_\-exec\_\-DPM\_\-t::LDQ\_\-schedule(), core\_\-exec\_\-STM\_\-t::LDST\_\-exec(), core\_\-exec\_\-DPM\_\-t::LDST\_\-exec(), core\_\-exec\_\-STM\_\-t::reg\_\-stats(), core\_\-exec\_\-DPM\_\-t::reg\_\-stats(), sim\_\-fastfwd(), core\_\-exec\_\-STM\_\-t::STQ\_\-deallocate\_\-std(), and core\_\-exec\_\-DPM\_\-t::STQ\_\-deallocate\_\-std().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DTLB2@{DTLB2}}
\index{DTLB2@{DTLB2}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DTLB2}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DTLB2\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_e617139a2ae1293e5f62c28d9e1e9e42}




Definition at line 207 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t(), emergency\_\-recovery(), core\_\-exec\_\-DPM\_\-t::LDST\_\-exec(), core\_\-exec\_\-DPM\_\-t::reg\_\-stats(), sim\_\-fastfwd(), and core\_\-exec\_\-DPM\_\-t::STQ\_\-deallocate\_\-std().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!DTLB\_\-bus@{DTLB\_\-bus}}
\index{DTLB\_\-bus@{DTLB\_\-bus}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{DTLB\_\-bus}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf bus\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::DTLB\_\-bus\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_5c59f3f4dafe66ce402afea3b3b73b59}




Definition at line 208 of file zesto-core.h.

Referenced by core\_\-exec\_\-DPM\_\-t::core\_\-exec\_\-DPM\_\-t(), and core\_\-exec\_\-STM\_\-t::core\_\-exec\_\-STM\_\-t().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!IL1@{IL1}}
\index{IL1@{IL1}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{IL1}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::IL1\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_6d174a98e852ec20f0f8a3410d84b4a9}




Definition at line 200 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), core\_\-fetch\_\-DPM\_\-t::core\_\-fetch\_\-DPM\_\-t(), core\_\-fetch\_\-STM\_\-t::core\_\-fetch\_\-STM\_\-t(), emergency\_\-recovery(), prefetch\_\-core\_\-caches(), core\_\-fetch\_\-STM\_\-t::reg\_\-stats(), core\_\-fetch\_\-DPM\_\-t::reg\_\-stats(), sim\_\-fastfwd(), core\_\-fetch\_\-STM\_\-t::step(), core\_\-fetch\_\-DPM\_\-t::step(), and step\_\-core\_\-PF\_\-controllers().\index{core\_\-t::core\_\-memory\_\-t@{core\_\-t::core\_\-memory\_\-t}!ITLB@{ITLB}}
\index{ITLB@{ITLB}!core_t::core_memory_t@{core\_\-t::core\_\-memory\_\-t}}
\subsubsection[{ITLB}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf cache\_\-t}$\ast$ core\_\-t::core\_\-t::core\_\-memory\_\-t::ITLB\hspace{0.3cm}{\tt  [read]}}\label{structcore__t_1_1core__memory__t_e842ebfb4b6de70536a46020eaa92417}




Definition at line 201 of file zesto-core.h.

Referenced by cache\_\-freeze\_\-stats(), core\_\-fetch\_\-DPM\_\-t::core\_\-fetch\_\-DPM\_\-t(), core\_\-fetch\_\-STM\_\-t::core\_\-fetch\_\-STM\_\-t(), emergency\_\-recovery(), core\_\-fetch\_\-STM\_\-t::reg\_\-stats(), core\_\-fetch\_\-DPM\_\-t::reg\_\-stats(), sim\_\-fastfwd(), core\_\-fetch\_\-STM\_\-t::step(), and core\_\-fetch\_\-DPM\_\-t::step().

The documentation for this struct was generated from the following file:\begin{CompactItemize}
\item 
{\bf zesto-core.h}\end{CompactItemize}
