Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan  7 14:29:53 2024
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_lcd_touch_FSM_control_sets_placed.rpt
| Design       : top_lcd_touch_FSM
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           81 |
| No           | No                    | Yes                    |             216 |          107 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             259 |           93 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                           Enable Signal                          |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  dri_clk                         | u_touch_top/u_touch_dri/touch_rst_n0                             | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk                         | u_touch_top/u_i2c_dri/scl_i_1_n_0                                | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/slave_addr0                              | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              3 |         3.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/data_shift[17]_i_1_n_0 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              4 |         4.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/data_shift[21]_i_1_n_0 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              4 |         4.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/data_shift[13]_i_1_n_0 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              4 |         4.00 |
|  posedge_detect_reg0_reg_i_1_n_0 | u_touch_top/u_touch_dri/E[0]                                     | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              4 |         4.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/shift_flag             | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                1 |              5 |         5.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1_n_0                 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/tp_y_coord_t[7]_i_1_n_0                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/tp_x_coord_t[7]_i_1_n_0                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_1_n_0                 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0                 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk                         | u_touch_top/u_touch_dri/chip_version[7]_i_1_n_0                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |              8 |         2.67 |
|  dri_clk                         | u_touch_top/u_i2c_dri/reg_cnt[7]_i_1_n_0                         | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk                         | u_touch_top/u_i2c_dri/i2c_data_r[7]_i_1_n_0                      | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |              8 |         2.67 |
|  posedge_detect_reg0_reg_i_1_n_0 | u_FSM_top/u_AutoVendingFSM/currentstate_reg[0]_6[0]              | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |              8 |         2.00 |
|  dri_clk                         | u_touch_top/u_i2c_dri/addr_t                                     | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |              9 |         3.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/data_shift[9]_i_1_n_0  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |             10 |         3.33 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_driver/sel                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |             11 |         2.75 |
|  posedge_detect_reg0_reg_i_1_n_0 | u_FSM_top/u_AutoVendingFSM/E[0]                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                3 |             11 |         3.67 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_display/u_binary2bcd/bcd_data[11]_i_1_n_0   | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |             12 |         3.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/i2c_addr0                                | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                4 |             12 |         3.00 |
|  posedge_detect_reg0_reg_i_1_n_0 |                                                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |               10 |             16 |         1.60 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_driver/E[0]                                 | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                6 |             18 |         3.00 |
|  lcd_clk_OBUF_BUFG               | u_lcd_rgb_char/u_lcd_driver/pixel_ypos_reg[10]_0[0]              | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                7 |             18 |         2.57 |
|  sys_clk_IBUF_BUFG               |                                                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |               10 |             30 |         3.00 |
|  dri_clk                         | u_touch_top/u_touch_dri/touch_valid                              | u_lcd_rgb_char/u_lcd_display/sys_rst_n |               14 |             30 |         2.14 |
|  dri_clk                         | u_touch_top/u_touch_dri/tp_x_coord0                              | u_lcd_rgb_char/u_lcd_display/sys_rst_n |                8 |             30 |         3.75 |
|  dri_clk                         |                                                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |               37 |             77 |         2.08 |
|  lcd_clk_OBUF_BUFG               |                                                                  | u_lcd_rgb_char/u_lcd_display/sys_rst_n |               50 |             93 |         1.86 |
|  lcd_clk_OBUF_BUFG               |                                                                  |                                        |               81 |            122 |         1.51 |
+----------------------------------+------------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


