library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity register is
   port
   (
      clk : in std_logic;

      rst : in std_logic;
      
      d : in std_logic_vector(31 downto 0);

      q : out std_logic_vector(31 downto 0)
   );
end entity register;
 
architecture flip of register is

begin
   process (clk) is
   begin
      if (clk'event and clk = '1') then  
         if (rst='1') then   
            q <= (others => '0');
         else
				q <= d;
         end if;
      end if;
   end process;
end architecture flip;