circuit Datapath :
  module AluSimple :
    input clock : Clock
    input reset : Reset
    output io : { flip A : UInt<64>, flip B : UInt<64>, flip width_type : UInt<2>, flip alu_op : UInt<4>, out : UInt<64>, sum : UInt<64>}

    wire out : UInt<64>
    out <= UInt<64>("h0")
    wire sum : UInt<64>
    sum <= UInt<64>("h0")
    node _shamt_T = eq(io.width_type, UInt<2>("h1")) @[alu.scala 50:39]
    node _shamt_T_1 = bits(io.B, 4, 0) @[alu.scala 50:52]
    node _shamt_T_2 = bits(io.B, 5, 0) @[alu.scala 50:71]
    node shamt = mux(_shamt_T, _shamt_T_1, _shamt_T_2) @[alu.scala 50:24]
    node _out_T = add(io.A, io.B) @[alu.scala 55:42]
    node _out_T_1 = tail(_out_T, 1) @[alu.scala 55:42]
    node _out_T_2 = sub(io.A, io.B) @[alu.scala 56:42]
    node _out_T_3 = tail(_out_T_2, 1) @[alu.scala 56:42]
    node _out_T_4 = eq(io.width_type, UInt<2>("h1")) @[alu.scala 57:55]
    node _out_T_5 = bits(io.A, 31, 0) @[alu.scala 57:68]
    node _out_T_6 = asSInt(_out_T_5) @[alu.scala 57:75]
    node _out_T_7 = asSInt(io.A) @[alu.scala 57:88]
    node _out_T_8 = mux(_out_T_4, _out_T_6, _out_T_7) @[alu.scala 57:40]
    node _out_T_9 = dshr(_out_T_8, shamt) @[alu.scala 57:96]
    node _out_T_10 = asUInt(_out_T_9) @[alu.scala 57:106]
    node _out_T_11 = dshr(io.A, shamt) @[alu.scala 58:42]
    node _out_T_12 = dshl(io.A, shamt) @[alu.scala 59:42]
    node _out_T_13 = asSInt(io.A) @[alu.scala 60:42]
    node _out_T_14 = asSInt(io.B) @[alu.scala 60:56]
    node _out_T_15 = lt(_out_T_13, _out_T_14) @[alu.scala 60:49]
    node _out_T_16 = lt(io.A, io.B) @[alu.scala 61:43]
    node _out_T_17 = and(io.A, io.B) @[alu.scala 62:42]
    node _out_T_18 = or(io.A, io.B) @[alu.scala 63:41]
    node _out_T_19 = xor(io.A, io.B) @[alu.scala 64:42]
    node _out_T_20 = mul(io.A, io.B) @[alu.scala 65:42]
    node _out_T_21 = eq(io.width_type, UInt<2>("h1")) @[alu.scala 66:54]
    node _out_T_22 = bits(io.A, 31, 0) @[alu.scala 66:69]
    node _out_T_23 = asSInt(_out_T_22) @[alu.scala 66:76]
    node _out_T_24 = bits(io.B, 31, 0) @[alu.scala 66:91]
    node _out_T_25 = asSInt(_out_T_24) @[alu.scala 66:98]
    node _out_T_26 = div(_out_T_23, _out_T_25) @[alu.scala 66:84]
    node _out_T_27 = asUInt(_out_T_26) @[alu.scala 66:107]
    node _out_T_28 = asSInt(io.A) @[alu.scala 66:121]
    node _out_T_29 = asSInt(io.B) @[alu.scala 66:135]
    node _out_T_30 = div(_out_T_28, _out_T_29) @[alu.scala 66:128]
    node _out_T_31 = asUInt(_out_T_30) @[alu.scala 66:143]
    node _out_T_32 = mux(_out_T_21, _out_T_27, _out_T_31) @[alu.scala 66:39]
    node _out_T_33 = eq(io.width_type, UInt<2>("h1")) @[alu.scala 67:55]
    node _out_T_34 = bits(io.A, 31, 0) @[alu.scala 67:68]
    node _out_T_35 = bits(io.B, 31, 0) @[alu.scala 67:81]
    node _out_T_36 = div(_out_T_34, _out_T_35) @[alu.scala 67:75]
    node _out_T_37 = div(io.A, io.B) @[alu.scala 67:94]
    node _out_T_38 = mux(_out_T_33, _out_T_36, _out_T_37) @[alu.scala 67:40]
    node _out_T_39 = eq(io.width_type, UInt<2>("h1")) @[alu.scala 68:54]
    node _out_T_40 = bits(io.A, 31, 0) @[alu.scala 68:69]
    node _out_T_41 = asSInt(_out_T_40) @[alu.scala 68:76]
    node _out_T_42 = bits(io.B, 31, 0) @[alu.scala 68:91]
    node _out_T_43 = asSInt(_out_T_42) @[alu.scala 68:98]
    node _out_T_44 = rem(_out_T_41, _out_T_43) @[alu.scala 68:84]
    node _out_T_45 = asUInt(_out_T_44) @[alu.scala 68:107]
    node _out_T_46 = asSInt(io.A) @[alu.scala 68:121]
    node _out_T_47 = asSInt(io.B) @[alu.scala 68:135]
    node _out_T_48 = rem(_out_T_46, _out_T_47) @[alu.scala 68:128]
    node _out_T_49 = asUInt(_out_T_48) @[alu.scala 68:143]
    node _out_T_50 = mux(_out_T_39, _out_T_45, _out_T_49) @[alu.scala 68:39]
    node _out_T_51 = eq(io.width_type, UInt<2>("h1")) @[alu.scala 69:55]
    node _out_T_52 = bits(io.A, 31, 0) @[alu.scala 69:68]
    node _out_T_53 = bits(io.B, 31, 0) @[alu.scala 69:81]
    node _out_T_54 = rem(_out_T_52, _out_T_53) @[alu.scala 69:75]
    node _out_T_55 = rem(io.A, io.B) @[alu.scala 69:94]
    node _out_T_56 = mux(_out_T_51, _out_T_54, _out_T_55) @[alu.scala 69:40]
    node _out_T_57 = eq(UInt<5>("h0"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_58 = mux(_out_T_57, _out_T_1, io.B) @[Mux.scala 81:58]
    node _out_T_59 = eq(UInt<5>("h1"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_60 = mux(_out_T_59, _out_T_3, _out_T_58) @[Mux.scala 81:58]
    node _out_T_61 = eq(UInt<5>("h9"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_62 = mux(_out_T_61, _out_T_10, _out_T_60) @[Mux.scala 81:58]
    node _out_T_63 = eq(UInt<5>("h8"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_64 = mux(_out_T_63, _out_T_11, _out_T_62) @[Mux.scala 81:58]
    node _out_T_65 = eq(UInt<5>("h6"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_66 = mux(_out_T_65, _out_T_12, _out_T_64) @[Mux.scala 81:58]
    node _out_T_67 = eq(UInt<5>("h5"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_68 = mux(_out_T_67, _out_T_15, _out_T_66) @[Mux.scala 81:58]
    node _out_T_69 = eq(UInt<5>("h7"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_70 = mux(_out_T_69, _out_T_16, _out_T_68) @[Mux.scala 81:58]
    node _out_T_71 = eq(UInt<5>("h2"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_72 = mux(_out_T_71, _out_T_17, _out_T_70) @[Mux.scala 81:58]
    node _out_T_73 = eq(UInt<5>("h3"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_74 = mux(_out_T_73, _out_T_18, _out_T_72) @[Mux.scala 81:58]
    node _out_T_75 = eq(UInt<5>("h4"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_76 = mux(_out_T_75, _out_T_19, _out_T_74) @[Mux.scala 81:58]
    node _out_T_77 = eq(UInt<5>("hc"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_78 = mux(_out_T_77, _out_T_20, _out_T_76) @[Mux.scala 81:58]
    node _out_T_79 = eq(UInt<5>("hd"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_80 = mux(_out_T_79, _out_T_32, _out_T_78) @[Mux.scala 81:58]
    node _out_T_81 = eq(UInt<5>("hf"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_82 = mux(_out_T_81, _out_T_38, _out_T_80) @[Mux.scala 81:58]
    node _out_T_83 = eq(UInt<5>("he"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_84 = mux(_out_T_83, _out_T_50, _out_T_82) @[Mux.scala 81:58]
    node _out_T_85 = eq(UInt<5>("h10"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_86 = mux(_out_T_85, _out_T_56, _out_T_84) @[Mux.scala 81:58]
    node _out_T_87 = eq(UInt<5>("ha"), io.alu_op) @[Mux.scala 81:61]
    node _out_T_88 = mux(_out_T_87, io.A, _out_T_86) @[Mux.scala 81:58]
    out <= _out_T_88 @[alu.scala 51:13]
    node _sum_T = bits(io.alu_op, 0, 0) @[alu.scala 74:36]
    node _sum_T_1 = sub(UInt<1>("h0"), io.B) @[alu.scala 74:41]
    node _sum_T_2 = tail(_sum_T_1, 1) @[alu.scala 74:41]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.B) @[alu.scala 74:26]
    node _sum_T_4 = add(io.A, _sum_T_3) @[alu.scala 74:21]
    node _sum_T_5 = tail(_sum_T_4, 1) @[alu.scala 74:21]
    sum <= _sum_T_5 @[alu.scala 74:13]
    node _io_out_T = eq(io.width_type, UInt<2>("h1")) @[alu.scala 76:37]
    node _io_out_T_1 = bits(out, 31, 31) @[alu.scala 76:62]
    node _io_out_T_2 = bits(_io_out_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _io_out_T_3 = mux(_io_out_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _io_out_T_4 = bits(out, 31, 0) @[alu.scala 76:72]
    node _io_out_T_5 = cat(_io_out_T_3, _io_out_T_4) @[Cat.scala 31:58]
    node _io_out_T_6 = mux(_io_out_T, _io_out_T_5, out) @[alu.scala 76:22]
    io.out <= _io_out_T_6 @[alu.scala 76:16]
    node _io_sum_T = eq(io.width_type, UInt<2>("h1")) @[alu.scala 77:37]
    node _io_sum_T_1 = bits(sum, 31, 31) @[alu.scala 77:62]
    node _io_sum_T_2 = bits(_io_sum_T_1, 0, 0) @[Bitwise.scala 74:15]
    node _io_sum_T_3 = mux(_io_sum_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _io_sum_T_4 = bits(sum, 31, 0) @[alu.scala 77:72]
    node _io_sum_T_5 = cat(_io_sum_T_3, _io_sum_T_4) @[Cat.scala 31:58]
    node _io_sum_T_6 = mux(_io_sum_T, _io_sum_T_5, sum) @[alu.scala 77:22]
    io.sum <= _io_sum_T_6 @[alu.scala 77:16]

  module ImmGenWire :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, flip sel : UInt<3>, out : UInt<64>}

    node sign = bits(io.inst, 31, 31) @[immGen.scala 19:27]
    node _Iimm_T = bits(sign, 0, 0) @[Bitwise.scala 74:15]
    node _Iimm_T_1 = mux(_Iimm_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Iimm_T_2 = bits(io.inst, 31, 20) @[immGen.scala 21:47]
    node _Iimm_T_3 = asSInt(_Iimm_T_2) @[immGen.scala 21:56]
    node Iimm_lo = asUInt(_Iimm_T_3) @[Cat.scala 31:58]
    node _Iimm_T_4 = cat(_Iimm_T_1, Iimm_lo) @[Cat.scala 31:58]
    node Iimm = asSInt(_Iimm_T_4) @[immGen.scala 21:64]
    node _Simm_T = bits(sign, 0, 0) @[Bitwise.scala 74:15]
    node _Simm_T_1 = mux(_Simm_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Simm_T_2 = bits(io.inst, 31, 25) @[immGen.scala 22:51]
    node _Simm_T_3 = bits(io.inst, 11, 7) @[immGen.scala 22:68]
    node _Simm_T_4 = cat(_Simm_T_2, _Simm_T_3) @[Cat.scala 31:58]
    node _Simm_T_5 = asSInt(_Simm_T_4) @[immGen.scala 22:77]
    node Simm_lo = asUInt(_Simm_T_5) @[Cat.scala 31:58]
    node _Simm_T_6 = cat(_Simm_T_1, Simm_lo) @[Cat.scala 31:58]
    node Simm = asSInt(_Simm_T_6) @[immGen.scala 22:85]
    node _Bimm_T = bits(sign, 0, 0) @[Bitwise.scala 74:15]
    node _Bimm_T_1 = mux(_Bimm_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Bimm_T_2 = bits(io.inst, 31, 31) @[immGen.scala 23:51]
    node _Bimm_T_3 = bits(io.inst, 7, 7) @[immGen.scala 23:64]
    node _Bimm_T_4 = bits(io.inst, 30, 25) @[immGen.scala 23:76]
    node _Bimm_T_5 = bits(io.inst, 11, 8) @[immGen.scala 23:93]
    node Bimm_lo = cat(_Bimm_T_5, UInt<1>("h0")) @[Cat.scala 31:58]
    node Bimm_hi_hi = cat(_Bimm_T_2, _Bimm_T_3) @[Cat.scala 31:58]
    node Bimm_hi = cat(Bimm_hi_hi, _Bimm_T_4) @[Cat.scala 31:58]
    node _Bimm_T_6 = cat(Bimm_hi, Bimm_lo) @[Cat.scala 31:58]
    node _Bimm_T_7 = asSInt(_Bimm_T_6) @[immGen.scala 23:112]
    node Bimm_lo_1 = asUInt(_Bimm_T_7) @[Cat.scala 31:58]
    node _Bimm_T_8 = cat(_Bimm_T_1, Bimm_lo_1) @[Cat.scala 31:58]
    node Bimm = asSInt(_Bimm_T_8) @[immGen.scala 23:120]
    node _Uimm_T = bits(sign, 0, 0) @[Bitwise.scala 74:15]
    node _Uimm_T_1 = mux(_Uimm_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Uimm_T_2 = bits(io.inst, 31, 12) @[immGen.scala 24:51]
    node _Uimm_T_3 = cat(_Uimm_T_2, UInt<12>("h0")) @[Cat.scala 31:58]
    node _Uimm_T_4 = asSInt(_Uimm_T_3) @[immGen.scala 24:72]
    node Uimm_lo = asUInt(_Uimm_T_4) @[Cat.scala 31:58]
    node _Uimm_T_5 = cat(_Uimm_T_1, Uimm_lo) @[Cat.scala 31:58]
    node Uimm = asSInt(_Uimm_T_5) @[immGen.scala 24:80]
    node _Jimm_T = bits(sign, 0, 0) @[Bitwise.scala 74:15]
    node _Jimm_T_1 = mux(_Jimm_T, UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Jimm_T_2 = bits(io.inst, 31, 31) @[immGen.scala 25:51]
    node _Jimm_T_3 = bits(io.inst, 19, 12) @[immGen.scala 25:64]
    node _Jimm_T_4 = bits(io.inst, 20, 20) @[immGen.scala 25:81]
    node _Jimm_T_5 = bits(io.inst, 30, 25) @[immGen.scala 25:94]
    node _Jimm_T_6 = bits(io.inst, 24, 21) @[immGen.scala 25:111]
    node Jimm_lo_hi = cat(_Jimm_T_5, _Jimm_T_6) @[Cat.scala 31:58]
    node Jimm_lo = cat(Jimm_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
    node Jimm_hi_hi = cat(_Jimm_T_2, _Jimm_T_3) @[Cat.scala 31:58]
    node Jimm_hi = cat(Jimm_hi_hi, _Jimm_T_4) @[Cat.scala 31:58]
    node _Jimm_T_7 = cat(Jimm_hi, Jimm_lo) @[Cat.scala 31:58]
    node _Jimm_T_8 = asSInt(_Jimm_T_7) @[immGen.scala 25:131]
    node Jimm_lo_1 = asUInt(_Jimm_T_8) @[Cat.scala 31:58]
    node _Jimm_T_9 = cat(_Jimm_T_1, Jimm_lo_1) @[Cat.scala 31:58]
    node Jimm = asSInt(_Jimm_T_9) @[immGen.scala 25:139]
    node _Zimm_T = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _Zimm_T_1 = bits(io.inst, 19, 15) @[immGen.scala 26:46]
    node _Zimm_T_2 = cvt(_Zimm_T_1) @[immGen.scala 26:55]
    node Zimm_lo = asUInt(_Zimm_T_2) @[Cat.scala 31:58]
    node _Zimm_T_3 = cat(_Zimm_T, Zimm_lo) @[Cat.scala 31:58]
    node Zimm = asSInt(_Zimm_T_3) @[immGen.scala 26:61]
    node _io_out_T = and(Iimm, asSInt(UInt<2>("h2"))) @[immGen.scala 31:22]
    node _io_out_T_1 = asSInt(_io_out_T) @[immGen.scala 31:22]
    node _io_out_T_2 = eq(UInt<3>("h1"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_3 = mux(_io_out_T_2, Iimm, _io_out_T_1) @[Mux.scala 81:58]
    node _io_out_T_4 = eq(UInt<3>("h2"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_5 = mux(_io_out_T_4, Simm, _io_out_T_3) @[Mux.scala 81:58]
    node _io_out_T_6 = eq(UInt<3>("h5"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_7 = mux(_io_out_T_6, Bimm, _io_out_T_5) @[Mux.scala 81:58]
    node _io_out_T_8 = eq(UInt<3>("h3"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_9 = mux(_io_out_T_8, Uimm, _io_out_T_7) @[Mux.scala 81:58]
    node _io_out_T_10 = eq(UInt<3>("h4"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_11 = mux(_io_out_T_10, Jimm, _io_out_T_9) @[Mux.scala 81:58]
    node _io_out_T_12 = eq(UInt<3>("h6"), io.sel) @[Mux.scala 81:61]
    node _io_out_T_13 = mux(_io_out_T_12, Zimm, _io_out_T_11) @[Mux.scala 81:58]
    node _io_out_T_14 = asUInt(_io_out_T_13) @[immGen.scala 33:11]
    io.out <= _io_out_T_14 @[immGen.scala 29:16]

  module BrCondSimple :
    input clock : Clock
    input reset : Reset
    output io : { flip rs1 : UInt<64>, flip rs2 : UInt<64>, flip br_type : UInt<3>, taken : UInt<1>}

    node eq = eq(io.rs1, io.rs2) @[BrCond.scala 21:25]
    node neq = eq(eq, UInt<1>("h0")) @[BrCond.scala 22:19]
    node _lt_T = asSInt(io.rs1) @[BrCond.scala 23:25]
    node _lt_T_1 = asSInt(io.rs2) @[BrCond.scala 23:41]
    node lt = lt(_lt_T, _lt_T_1) @[BrCond.scala 23:32]
    node ge = eq(lt, UInt<1>("h0")) @[BrCond.scala 24:18]
    node ltu = lt(io.rs1, io.rs2) @[BrCond.scala 25:26]
    node geu = eq(ltu, UInt<1>("h0")) @[BrCond.scala 26:19]
    node _io_taken_T = eq(io.br_type, UInt<3>("h3")) @[BrCond.scala 28:30]
    node _io_taken_T_1 = and(_io_taken_T, eq) @[BrCond.scala 28:41]
    node _io_taken_T_2 = eq(io.br_type, UInt<3>("h6")) @[BrCond.scala 29:30]
    node _io_taken_T_3 = and(_io_taken_T_2, neq) @[BrCond.scala 29:41]
    node _io_taken_T_4 = or(_io_taken_T_1, _io_taken_T_3) @[BrCond.scala 28:48]
    node _io_taken_T_5 = eq(io.br_type, UInt<3>("h2")) @[BrCond.scala 30:30]
    node _io_taken_T_6 = and(_io_taken_T_5, lt) @[BrCond.scala 30:41]
    node _io_taken_T_7 = or(_io_taken_T_4, _io_taken_T_6) @[BrCond.scala 29:49]
    node _io_taken_T_8 = eq(io.br_type, UInt<3>("h5")) @[BrCond.scala 31:30]
    node _io_taken_T_9 = and(_io_taken_T_8, ge) @[BrCond.scala 31:41]
    node _io_taken_T_10 = or(_io_taken_T_7, _io_taken_T_9) @[BrCond.scala 30:48]
    node _io_taken_T_11 = eq(io.br_type, UInt<3>("h1")) @[BrCond.scala 32:30]
    node _io_taken_T_12 = and(_io_taken_T_11, ltu) @[BrCond.scala 32:42]
    node _io_taken_T_13 = or(_io_taken_T_10, _io_taken_T_12) @[BrCond.scala 31:48]
    node _io_taken_T_14 = eq(io.br_type, UInt<3>("h4")) @[BrCond.scala 33:30]
    node _io_taken_T_15 = and(_io_taken_T_14, geu) @[BrCond.scala 33:42]
    node _io_taken_T_16 = or(_io_taken_T_13, _io_taken_T_15) @[BrCond.scala 32:50]
    io.taken <= _io_taken_T_16 @[BrCond.scala 27:18]

  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip wen : UInt<1>, flip waddr : UInt<5>, flip wdata : UInt<64>, flip raddr : UInt<5>[35], rdata : UInt<64>[35]}

    wire _reg_WIRE : UInt<64>[32] @[datapath.scala 25:30]
    _reg_WIRE[0] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[1] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[2] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[3] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[4] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[5] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[6] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[7] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[8] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[9] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[10] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[11] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[12] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[13] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[14] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[15] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[16] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[17] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[18] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[19] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[20] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[21] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[22] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[23] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[24] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[25] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[26] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[27] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[28] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[29] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[30] <= UInt<64>("h0") @[datapath.scala 25:30]
    _reg_WIRE[31] <= UInt<64>("h0") @[datapath.scala 25:30]
    reg reg : UInt<64>[32], clock with :
      reset => (reset, _reg_WIRE) @[datapath.scala 25:22]
    when io.wen : @[datapath.scala 28:17]
      reg[io.waddr] <= io.wdata @[datapath.scala 29:23]
    io.rdata[0] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[1] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[2] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[3] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[4] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[5] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[6] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[7] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[8] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[9] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[10] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[11] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[12] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[13] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[14] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[15] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[16] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[17] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[18] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[19] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[20] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[21] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[22] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[23] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[24] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[25] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[26] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[27] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[28] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[29] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[30] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[31] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[32] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[33] <= UInt<1>("h0") @[datapath.scala 34:29]
    io.rdata[34] <= UInt<1>("h0") @[datapath.scala 34:29]
    node _T = eq(io.raddr[0], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T : @[datapath.scala 37:42]
      io.rdata[0] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[0] <= reg[io.raddr[0]] @[datapath.scala 40:37]
    node _T_1 = eq(io.raddr[1], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_1 : @[datapath.scala 37:42]
      io.rdata[1] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[1] <= reg[io.raddr[1]] @[datapath.scala 40:37]
    node _T_2 = eq(io.raddr[2], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_2 : @[datapath.scala 37:42]
      io.rdata[2] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[2] <= reg[io.raddr[2]] @[datapath.scala 40:37]
    node _T_3 = eq(io.raddr[3], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_3 : @[datapath.scala 37:42]
      io.rdata[3] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[3] <= reg[io.raddr[3]] @[datapath.scala 40:37]
    node _T_4 = eq(io.raddr[4], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_4 : @[datapath.scala 37:42]
      io.rdata[4] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[4] <= reg[io.raddr[4]] @[datapath.scala 40:37]
    node _T_5 = eq(io.raddr[5], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_5 : @[datapath.scala 37:42]
      io.rdata[5] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[5] <= reg[io.raddr[5]] @[datapath.scala 40:37]
    node _T_6 = eq(io.raddr[6], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_6 : @[datapath.scala 37:42]
      io.rdata[6] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[6] <= reg[io.raddr[6]] @[datapath.scala 40:37]
    node _T_7 = eq(io.raddr[7], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_7 : @[datapath.scala 37:42]
      io.rdata[7] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[7] <= reg[io.raddr[7]] @[datapath.scala 40:37]
    node _T_8 = eq(io.raddr[8], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_8 : @[datapath.scala 37:42]
      io.rdata[8] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[8] <= reg[io.raddr[8]] @[datapath.scala 40:37]
    node _T_9 = eq(io.raddr[9], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_9 : @[datapath.scala 37:42]
      io.rdata[9] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[9] <= reg[io.raddr[9]] @[datapath.scala 40:37]
    node _T_10 = eq(io.raddr[10], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_10 : @[datapath.scala 37:42]
      io.rdata[10] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[10] <= reg[io.raddr[10]] @[datapath.scala 40:37]
    node _T_11 = eq(io.raddr[11], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_11 : @[datapath.scala 37:42]
      io.rdata[11] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[11] <= reg[io.raddr[11]] @[datapath.scala 40:37]
    node _T_12 = eq(io.raddr[12], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_12 : @[datapath.scala 37:42]
      io.rdata[12] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[12] <= reg[io.raddr[12]] @[datapath.scala 40:37]
    node _T_13 = eq(io.raddr[13], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_13 : @[datapath.scala 37:42]
      io.rdata[13] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[13] <= reg[io.raddr[13]] @[datapath.scala 40:37]
    node _T_14 = eq(io.raddr[14], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_14 : @[datapath.scala 37:42]
      io.rdata[14] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[14] <= reg[io.raddr[14]] @[datapath.scala 40:37]
    node _T_15 = eq(io.raddr[15], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_15 : @[datapath.scala 37:42]
      io.rdata[15] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[15] <= reg[io.raddr[15]] @[datapath.scala 40:37]
    node _T_16 = eq(io.raddr[16], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_16 : @[datapath.scala 37:42]
      io.rdata[16] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[16] <= reg[io.raddr[16]] @[datapath.scala 40:37]
    node _T_17 = eq(io.raddr[17], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_17 : @[datapath.scala 37:42]
      io.rdata[17] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[17] <= reg[io.raddr[17]] @[datapath.scala 40:37]
    node _T_18 = eq(io.raddr[18], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_18 : @[datapath.scala 37:42]
      io.rdata[18] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[18] <= reg[io.raddr[18]] @[datapath.scala 40:37]
    node _T_19 = eq(io.raddr[19], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_19 : @[datapath.scala 37:42]
      io.rdata[19] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[19] <= reg[io.raddr[19]] @[datapath.scala 40:37]
    node _T_20 = eq(io.raddr[20], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_20 : @[datapath.scala 37:42]
      io.rdata[20] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[20] <= reg[io.raddr[20]] @[datapath.scala 40:37]
    node _T_21 = eq(io.raddr[21], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_21 : @[datapath.scala 37:42]
      io.rdata[21] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[21] <= reg[io.raddr[21]] @[datapath.scala 40:37]
    node _T_22 = eq(io.raddr[22], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_22 : @[datapath.scala 37:42]
      io.rdata[22] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[22] <= reg[io.raddr[22]] @[datapath.scala 40:37]
    node _T_23 = eq(io.raddr[23], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_23 : @[datapath.scala 37:42]
      io.rdata[23] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[23] <= reg[io.raddr[23]] @[datapath.scala 40:37]
    node _T_24 = eq(io.raddr[24], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_24 : @[datapath.scala 37:42]
      io.rdata[24] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[24] <= reg[io.raddr[24]] @[datapath.scala 40:37]
    node _T_25 = eq(io.raddr[25], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_25 : @[datapath.scala 37:42]
      io.rdata[25] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[25] <= reg[io.raddr[25]] @[datapath.scala 40:37]
    node _T_26 = eq(io.raddr[26], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_26 : @[datapath.scala 37:42]
      io.rdata[26] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[26] <= reg[io.raddr[26]] @[datapath.scala 40:37]
    node _T_27 = eq(io.raddr[27], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_27 : @[datapath.scala 37:42]
      io.rdata[27] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[27] <= reg[io.raddr[27]] @[datapath.scala 40:37]
    node _T_28 = eq(io.raddr[28], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_28 : @[datapath.scala 37:42]
      io.rdata[28] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[28] <= reg[io.raddr[28]] @[datapath.scala 40:37]
    node _T_29 = eq(io.raddr[29], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_29 : @[datapath.scala 37:42]
      io.rdata[29] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[29] <= reg[io.raddr[29]] @[datapath.scala 40:37]
    node _T_30 = eq(io.raddr[30], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_30 : @[datapath.scala 37:42]
      io.rdata[30] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[30] <= reg[io.raddr[30]] @[datapath.scala 40:37]
    node _T_31 = eq(io.raddr[31], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_31 : @[datapath.scala 37:42]
      io.rdata[31] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[31] <= reg[io.raddr[31]] @[datapath.scala 40:37]
    node _T_32 = eq(io.raddr[32], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_32 : @[datapath.scala 37:42]
      io.rdata[32] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[32] <= reg[io.raddr[32]] @[datapath.scala 40:37]
    node _T_33 = eq(io.raddr[33], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_33 : @[datapath.scala 37:42]
      io.rdata[33] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[33] <= reg[io.raddr[33]] @[datapath.scala 40:37]
    node _T_34 = eq(io.raddr[34], UInt<1>("h0")) @[datapath.scala 37:34]
    when _T_34 : @[datapath.scala 37:42]
      io.rdata[34] <= UInt<1>("h0") @[datapath.scala 38:37]
    else :
      io.rdata[34] <= reg[io.raddr[34]] @[datapath.scala 40:37]

  extmodule Mem :
    input clock : Clock
    input reset : UInt<1>
    input pc_addr : UInt<64>
    output pc_data : UInt<64>
    input waddr : UInt<64>
    input raddr : UInt<64>
    input wdata : UInt<64>
    input mask : UInt<8>
    output rdata : UInt<64>
    input enable : UInt<1>
    input wen : UInt<1>
    defname = Mem

  extmodule Mem_1 :
    input clock : Clock
    input reset : UInt<1>
    input pc_addr : UInt<64>
    output pc_data : UInt<64>
    input waddr : UInt<64>
    input raddr : UInt<64>
    input wdata : UInt<64>
    input mask : UInt<8>
    output rdata : UInt<64>
    input enable : UInt<1>
    input wen : UInt<1>
    defname = Mem

  module CSR :
    input clock : Clock
    input reset : Reset
    output io : { flush_mask : UInt<4>, flip r_op : UInt<3>, flip r_addr : UInt<12>, r_data : UInt<64>, flip w_op : UInt<3>, flip w_addr : UInt<12>, flip w_data : UInt<64>, flip retired : UInt<1>, flip inst : UInt<32>, flip illegal_inst : UInt<32>, flip inst_mode : UInt<2>, flip int_timer : UInt<1>, flip int_soft : UInt<1>, flip extern : UInt<1>, flip fetch_misalign : UInt<1>, flip load_misalign : UInt<1>, flip store_misalign : UInt<1>, flip isSret : UInt<1>, flip isMret : UInt<1>, flip pc_fetch_misalign : UInt<64>, flip load_misalign_addr : UInt<64>, flip store_misalign_addr : UInt<64>, flip ebreak_addr : UInt<64>, flip excPC : UInt<64>, excValue : UInt<64>, trapVec : UInt<64>, flip stall : UInt<1>, trap : UInt<1>}

    reg mode : UInt<2>, clock with :
      reset => (reset, UInt<2>("h3")) @[csr.scala 150:27]
    wire _mstatus_WIRE : { sd : UInt<1>, wpri0 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, wpri1 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, wpri2 : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, wpri3 : UInt<1>, mie : UInt<1>, wpri4 : UInt<1>, sie : UInt<1>, wpri5 : UInt<1>} @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri5 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.sie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri4 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri3 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.spie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.ube <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mpie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.spp <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri2 <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mpp <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.fs <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.xs <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mprv <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.sum <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mxr <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.tvm <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.tw <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.tsr <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri1 <= UInt<9>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.uxl <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.sxl <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.sbe <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.mbe <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.wpri0 <= UInt<25>("h0") @[csrFile.scala 43:39]
    _mstatus_WIRE.sd <= UInt<1>("h0") @[csrFile.scala 43:39]
    reg mstatus : { sd : UInt<1>, wpri0 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, wpri1 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, wpri2 : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, wpri3 : UInt<1>, mie : UInt<1>, wpri4 : UInt<1>, sie : UInt<1>, wpri5 : UInt<1>}, clock with :
      reset => (reset, _mstatus_WIRE) @[csr.scala 155:30]
    wire misa : { mxl : UInt<2>, wlrl : UInt<28>, ext : UInt<26>} @[csrFile.scala 260:58]
    misa.ext <= UInt<26>("h1100") @[csrFile.scala 260:58]
    misa.wlrl <= UInt<28>("h0") @[csrFile.scala 260:58]
    misa.mxl <= UInt<2>("h0") @[csrFile.scala 260:58]
    wire _medeleg_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _medeleg_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg medeleg : { data : UInt<64>}, clock with :
      reset => (reset, _medeleg_WIRE) @[csr.scala 157:30]
    wire _mideleg_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _mideleg_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg mideleg : { data : UInt<64>}, clock with :
      reset => (reset, _mideleg_WIRE) @[csr.scala 158:30]
    wire _mie_WIRE : { wpri0 : UInt<52>, meie : UInt<1>, wpri1 : UInt<1>, seie : UInt<1>, wpri2 : UInt<1>, mtie : UInt<1>, wpri3 : UInt<1>, stie : UInt<1>, wpri4 : UInt<1>, msie : UInt<1>, wpri5 : UInt<1>, ssie : UInt<1>, wpri6 : UInt<1>} @[csrFile.scala 43:39]
    _mie_WIRE.wpri6 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.ssie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri5 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.msie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri4 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.stie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri3 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.mtie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri2 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.seie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri1 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.meie <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mie_WIRE.wpri0 <= UInt<52>("h0") @[csrFile.scala 43:39]
    reg mie : { wpri0 : UInt<52>, meie : UInt<1>, wpri1 : UInt<1>, seie : UInt<1>, wpri2 : UInt<1>, mtie : UInt<1>, wpri3 : UInt<1>, stie : UInt<1>, wpri4 : UInt<1>, msie : UInt<1>, wpri5 : UInt<1>, ssie : UInt<1>, wpri6 : UInt<1>}, clock with :
      reset => (reset, _mie_WIRE) @[csr.scala 159:34]
    wire _mtvec_WIRE : { base : UInt<62>, mode : UInt<2>} @[csrFile.scala 43:39]
    _mtvec_WIRE.mode <= UInt<2>("h0") @[csrFile.scala 43:39]
    _mtvec_WIRE.base <= UInt<62>("h0") @[csrFile.scala 43:39]
    reg mtvec : { base : UInt<62>, mode : UInt<2>}, clock with :
      reset => (reset, _mtvec_WIRE) @[csr.scala 160:34]
    wire _mscratch_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _mscratch_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg mscratch : { data : UInt<64>}, clock with :
      reset => (reset, _mscratch_WIRE) @[csr.scala 161:30]
    wire _mepc_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _mepc_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg mepc : { data : UInt<64>}, clock with :
      reset => (reset, _mepc_WIRE) @[csr.scala 162:34]
    wire _mcause_WIRE : { int : UInt<1>, code : UInt<63>} @[csrFile.scala 43:39]
    _mcause_WIRE.code <= UInt<63>("h0") @[csrFile.scala 43:39]
    _mcause_WIRE.int <= UInt<1>("h0") @[csrFile.scala 43:39]
    reg mcause : { int : UInt<1>, code : UInt<63>}, clock with :
      reset => (reset, _mcause_WIRE) @[csr.scala 163:34]
    wire _mtval_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _mtval_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg mtval : { data : UInt<64>}, clock with :
      reset => (reset, _mtval_WIRE) @[csr.scala 164:34]
    wire _mip_WIRE : { wpri0 : UInt<52>, meip : UInt<1>, wpri1 : UInt<1>, seip : UInt<1>, wpri2 : UInt<1>, mtip : UInt<1>, wpri3 : UInt<1>, stip : UInt<1>, wpri4 : UInt<1>, msip : UInt<1>, wpri5 : UInt<1>, ssip : UInt<1>, wpri6 : UInt<1>} @[csrFile.scala 43:39]
    _mip_WIRE.wpri6 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.ssip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri5 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.msip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri4 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.stip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri3 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.mtip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri2 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.seip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri1 <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.meip <= UInt<1>("h0") @[csrFile.scala 43:39]
    _mip_WIRE.wpri0 <= UInt<52>("h0") @[csrFile.scala 43:39]
    reg mip : { wpri0 : UInt<52>, meip : UInt<1>, wpri1 : UInt<1>, seip : UInt<1>, wpri2 : UInt<1>, mtip : UInt<1>, wpri3 : UInt<1>, stip : UInt<1>, wpri4 : UInt<1>, msip : UInt<1>, wpri5 : UInt<1>, ssip : UInt<1>, wpri6 : UInt<1>}, clock with :
      reset => (reset, _mip_WIRE) @[csr.scala 165:34]
    wire _mcycle_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _mcycle_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg mcycle : { data : UInt<64>}, clock with :
      reset => (reset, _mcycle_WIRE) @[csr.scala 167:34]
    wire _minstret_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _minstret_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg minstret : { data : UInt<64>}, clock with :
      reset => (reset, _minstret_WIRE) @[csr.scala 168:30]
    wire sstatus : { sd : UInt<1>, wpri0 : UInt<29>, uxl : UInt<2>, wpri1 : UInt<12>, mxr : UInt<1>, sum : UInt<1>, wpri2 : UInt<1>, xs : UInt<2>, fs : UInt<2>, wpri3 : UInt<4>, spp : UInt<1>, wpri4 : UInt<1>, ube : UInt<1>, spie : UInt<1>, wpri5 : UInt<3>, sie : UInt<1>, wpri6 : UInt<1>} @[csrFile.scala 43:39]
    sstatus.wpri6 <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.sie <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.wpri5 <= UInt<3>("h0") @[csrFile.scala 43:39]
    sstatus.spie <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.ube <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.wpri4 <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.spp <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.wpri3 <= UInt<4>("h0") @[csrFile.scala 43:39]
    sstatus.fs <= UInt<2>("h0") @[csrFile.scala 43:39]
    sstatus.xs <= UInt<2>("h0") @[csrFile.scala 43:39]
    sstatus.wpri2 <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.sum <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.mxr <= UInt<1>("h0") @[csrFile.scala 43:39]
    sstatus.wpri1 <= UInt<12>("h0") @[csrFile.scala 43:39]
    sstatus.uxl <= UInt<2>("h0") @[csrFile.scala 43:39]
    sstatus.wpri0 <= UInt<29>("h0") @[csrFile.scala 43:39]
    sstatus.sd <= UInt<1>("h0") @[csrFile.scala 43:39]
    node sstatus_lo_lo_lo_hi = cat(mstatus.wpri4, mstatus.sie) @[csrFile.scala 47:30]
    node sstatus_lo_lo_lo = cat(sstatus_lo_lo_lo_hi, mstatus.wpri5) @[csrFile.scala 47:30]
    node sstatus_lo_lo_hi_hi = cat(mstatus.spie, mstatus.wpri3) @[csrFile.scala 47:30]
    node sstatus_lo_lo_hi = cat(sstatus_lo_lo_hi_hi, mstatus.mie) @[csrFile.scala 47:30]
    node sstatus_lo_lo = cat(sstatus_lo_lo_hi, sstatus_lo_lo_lo) @[csrFile.scala 47:30]
    node sstatus_lo_hi_lo_hi = cat(mstatus.spp, mstatus.mpie) @[csrFile.scala 47:30]
    node sstatus_lo_hi_lo = cat(sstatus_lo_hi_lo_hi, mstatus.ube) @[csrFile.scala 47:30]
    node sstatus_lo_hi_hi_lo = cat(mstatus.mpp, mstatus.wpri2) @[csrFile.scala 47:30]
    node sstatus_lo_hi_hi_hi = cat(mstatus.xs, mstatus.fs) @[csrFile.scala 47:30]
    node sstatus_lo_hi_hi = cat(sstatus_lo_hi_hi_hi, sstatus_lo_hi_hi_lo) @[csrFile.scala 47:30]
    node sstatus_lo_hi = cat(sstatus_lo_hi_hi, sstatus_lo_hi_lo) @[csrFile.scala 47:30]
    node sstatus_lo = cat(sstatus_lo_hi, sstatus_lo_lo) @[csrFile.scala 47:30]
    node sstatus_hi_lo_lo_hi = cat(mstatus.mxr, mstatus.sum) @[csrFile.scala 47:30]
    node sstatus_hi_lo_lo = cat(sstatus_hi_lo_lo_hi, mstatus.mprv) @[csrFile.scala 47:30]
    node sstatus_hi_lo_hi_hi = cat(mstatus.tsr, mstatus.tw) @[csrFile.scala 47:30]
    node sstatus_hi_lo_hi = cat(sstatus_hi_lo_hi_hi, mstatus.tvm) @[csrFile.scala 47:30]
    node sstatus_hi_lo = cat(sstatus_hi_lo_hi, sstatus_hi_lo_lo) @[csrFile.scala 47:30]
    node sstatus_hi_hi_lo_hi = cat(mstatus.sxl, mstatus.uxl) @[csrFile.scala 47:30]
    node sstatus_hi_hi_lo = cat(sstatus_hi_hi_lo_hi, mstatus.wpri1) @[csrFile.scala 47:30]
    node sstatus_hi_hi_hi_lo = cat(mstatus.mbe, mstatus.sbe) @[csrFile.scala 47:30]
    node sstatus_hi_hi_hi_hi = cat(mstatus.sd, mstatus.wpri0) @[csrFile.scala 47:30]
    node sstatus_hi_hi_hi = cat(sstatus_hi_hi_hi_hi, sstatus_hi_hi_hi_lo) @[csrFile.scala 47:30]
    node sstatus_hi_hi = cat(sstatus_hi_hi_hi, sstatus_hi_hi_lo) @[csrFile.scala 47:30]
    node sstatus_hi = cat(sstatus_hi_hi, sstatus_hi_lo) @[csrFile.scala 47:30]
    node _sstatus_T = cat(sstatus_hi, sstatus_lo) @[csrFile.scala 47:30]
    node _sstatus_init_sum_T = bits(_sstatus_T, 18, 18) @[csrFile.scala 96:29]
    sstatus.sum <= _sstatus_init_sum_T @[csrFile.scala 96:22]
    node _sstatus_init_spp_T = bits(_sstatus_T, 8, 8) @[csrFile.scala 97:33]
    sstatus.spp <= _sstatus_init_spp_T @[csrFile.scala 97:26]
    node _sstatus_init_spie_T = bits(_sstatus_T, 5, 5) @[csrFile.scala 98:29]
    sstatus.spie <= _sstatus_init_spie_T @[csrFile.scala 98:22]
    node _sstatus_init_sie_T = bits(_sstatus_T, 1, 1) @[csrFile.scala 99:29]
    sstatus.sie <= _sstatus_init_sie_T @[csrFile.scala 99:22]
    wire sie : { wpri0 : UInt<54>, seie : UInt<1>, wpri1 : UInt<3>, stie : UInt<1>, wpri2 : UInt<3>, ssie : UInt<1>, wpri3 : UInt<1>} @[csrFile.scala 43:39]
    sie.wpri3 <= UInt<1>("h0") @[csrFile.scala 43:39]
    sie.ssie <= UInt<1>("h0") @[csrFile.scala 43:39]
    sie.wpri2 <= UInt<3>("h0") @[csrFile.scala 43:39]
    sie.stie <= UInt<1>("h0") @[csrFile.scala 43:39]
    sie.wpri1 <= UInt<3>("h0") @[csrFile.scala 43:39]
    sie.seie <= UInt<1>("h0") @[csrFile.scala 43:39]
    sie.wpri0 <= UInt<54>("h0") @[csrFile.scala 43:39]
    node sie_lo_lo_hi = cat(mie.wpri5, mie.ssie) @[csrFile.scala 47:30]
    node sie_lo_lo = cat(sie_lo_lo_hi, mie.wpri6) @[csrFile.scala 47:30]
    node sie_lo_hi_hi = cat(mie.stie, mie.wpri4) @[csrFile.scala 47:30]
    node sie_lo_hi = cat(sie_lo_hi_hi, mie.msie) @[csrFile.scala 47:30]
    node sie_lo = cat(sie_lo_hi, sie_lo_lo) @[csrFile.scala 47:30]
    node sie_hi_lo_hi = cat(mie.wpri2, mie.mtie) @[csrFile.scala 47:30]
    node sie_hi_lo = cat(sie_hi_lo_hi, mie.wpri3) @[csrFile.scala 47:30]
    node sie_hi_hi_lo = cat(mie.wpri1, mie.seie) @[csrFile.scala 47:30]
    node sie_hi_hi_hi = cat(mie.wpri0, mie.meie) @[csrFile.scala 47:30]
    node sie_hi_hi = cat(sie_hi_hi_hi, sie_hi_hi_lo) @[csrFile.scala 47:30]
    node sie_hi = cat(sie_hi_hi, sie_hi_lo) @[csrFile.scala 47:30]
    node _sie_T = cat(sie_hi, sie_lo) @[csrFile.scala 47:30]
    node _sie_init_seie_T = bits(_sie_T, 9, 9) @[csrFile.scala 63:29]
    sie.seie <= _sie_init_seie_T @[csrFile.scala 63:22]
    node _sie_init_stie_T = bits(_sie_T, 5, 5) @[csrFile.scala 64:29]
    sie.stie <= _sie_init_stie_T @[csrFile.scala 64:22]
    node _sie_init_ssie_T = bits(_sie_T, 1, 1) @[csrFile.scala 65:29]
    sie.ssie <= _sie_init_ssie_T @[csrFile.scala 65:22]
    wire sip : { wpri0 : UInt<54>, seip : UInt<1>, wpri1 : UInt<3>, stip : UInt<1>, wpri2 : UInt<3>, ssip : UInt<1>, wpri3 : UInt<1>} @[csrFile.scala 43:39]
    sip.wpri3 <= UInt<1>("h0") @[csrFile.scala 43:39]
    sip.ssip <= UInt<1>("h0") @[csrFile.scala 43:39]
    sip.wpri2 <= UInt<3>("h0") @[csrFile.scala 43:39]
    sip.stip <= UInt<1>("h0") @[csrFile.scala 43:39]
    sip.wpri1 <= UInt<3>("h0") @[csrFile.scala 43:39]
    sip.seip <= UInt<1>("h0") @[csrFile.scala 43:39]
    sip.wpri0 <= UInt<54>("h0") @[csrFile.scala 43:39]
    node sip_lo_lo_hi = cat(mip.wpri5, mip.ssip) @[csrFile.scala 47:30]
    node sip_lo_lo = cat(sip_lo_lo_hi, mip.wpri6) @[csrFile.scala 47:30]
    node sip_lo_hi_hi = cat(mip.stip, mip.wpri4) @[csrFile.scala 47:30]
    node sip_lo_hi = cat(sip_lo_hi_hi, mip.msip) @[csrFile.scala 47:30]
    node sip_lo = cat(sip_lo_hi, sip_lo_lo) @[csrFile.scala 47:30]
    node sip_hi_lo_hi = cat(mip.wpri2, mip.mtip) @[csrFile.scala 47:30]
    node sip_hi_lo = cat(sip_hi_lo_hi, mip.wpri3) @[csrFile.scala 47:30]
    node sip_hi_hi_lo = cat(mip.wpri1, mip.seip) @[csrFile.scala 47:30]
    node sip_hi_hi_hi = cat(mip.wpri0, mip.meip) @[csrFile.scala 47:30]
    node sip_hi_hi = cat(sip_hi_hi_hi, sip_hi_hi_lo) @[csrFile.scala 47:30]
    node sip_hi = cat(sip_hi_hi, sip_hi_lo) @[csrFile.scala 47:30]
    node _sip_T = cat(sip_hi, sip_lo) @[csrFile.scala 47:30]
    node _sip_init_ssip_T = bits(_sip_T, 1, 1) @[csrFile.scala 119:29]
    sip.ssip <= _sip_init_ssip_T @[csrFile.scala 119:22]
    wire _stvec_WIRE : { base : UInt<62>, mode : UInt<2>} @[csrFile.scala 43:39]
    _stvec_WIRE.mode <= UInt<2>("h0") @[csrFile.scala 43:39]
    _stvec_WIRE.base <= UInt<62>("h0") @[csrFile.scala 43:39]
    reg stvec : { base : UInt<62>, mode : UInt<2>}, clock with :
      reset => (reset, _stvec_WIRE) @[csr.scala 172:34]
    wire _sscratch_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _sscratch_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg sscratch : { data : UInt<64>}, clock with :
      reset => (reset, _sscratch_WIRE) @[csr.scala 173:30]
    wire _sepc_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _sepc_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg sepc : { data : UInt<64>}, clock with :
      reset => (reset, _sepc_WIRE) @[csr.scala 174:34]
    wire _scause_WIRE : { int : UInt<1>, code : UInt<63>} @[csrFile.scala 43:39]
    _scause_WIRE.code <= UInt<63>("h0") @[csrFile.scala 43:39]
    _scause_WIRE.int <= UInt<1>("h0") @[csrFile.scala 43:39]
    reg scause : { int : UInt<1>, code : UInt<63>}, clock with :
      reset => (reset, _scause_WIRE) @[csr.scala 175:34]
    wire _stval_WIRE : { data : UInt<64>} @[csrFile.scala 43:39]
    _stval_WIRE.data <= UInt<64>("h0") @[csrFile.scala 43:39]
    reg stval : { data : UInt<64>}, clock with :
      reset => (reset, _stval_WIRE) @[csr.scala 176:34]
    wire _satp_WIRE : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>} @[csrFile.scala 43:39]
    _satp_WIRE.ppn <= UInt<44>("h0") @[csrFile.scala 43:39]
    _satp_WIRE.asid <= UInt<16>("h0") @[csrFile.scala 43:39]
    _satp_WIRE.mode <= UInt<4>("h0") @[csrFile.scala 43:39]
    reg satp : { mode : UInt<4>, asid : UInt<16>, ppn : UInt<44>}, clock with :
      reset => (reset, _satp_WIRE) @[csr.scala 177:34]
    node lo_lo_lo = cat(sstatus.sie, sstatus.wpri6) @[csr.scala 188:70]
    node lo_lo_hi = cat(sstatus.spie, sstatus.wpri5) @[csr.scala 188:70]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[csr.scala 188:70]
    node lo_hi_lo = cat(sstatus.wpri4, sstatus.ube) @[csr.scala 188:70]
    node lo_hi_hi = cat(sstatus.wpri3, sstatus.spp) @[csr.scala 188:70]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[csr.scala 188:70]
    node lo = cat(lo_hi, lo_lo) @[csr.scala 188:70]
    node hi_lo_lo = cat(sstatus.xs, sstatus.fs) @[csr.scala 188:70]
    node hi_lo_hi = cat(sstatus.sum, sstatus.wpri2) @[csr.scala 188:70]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[csr.scala 188:70]
    node hi_hi_lo = cat(sstatus.wpri1, sstatus.mxr) @[csr.scala 188:70]
    node hi_hi_hi_hi = cat(sstatus.sd, sstatus.wpri0) @[csr.scala 188:70]
    node hi_hi_hi = cat(hi_hi_hi_hi, sstatus.uxl) @[csr.scala 188:70]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[csr.scala 188:70]
    node hi = cat(hi_hi, hi_lo) @[csr.scala 188:70]
    node _T = cat(hi, lo) @[csr.scala 188:70]
    node lo_hi_1 = cat(sie.wpri2, sie.ssie) @[csr.scala 189:66]
    node lo_1 = cat(lo_hi_1, sie.wpri3) @[csr.scala 189:66]
    node hi_lo_1 = cat(sie.wpri1, sie.stie) @[csr.scala 189:66]
    node hi_hi_1 = cat(sie.wpri0, sie.seie) @[csr.scala 189:66]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[csr.scala 189:66]
    node _T_1 = cat(hi_1, lo_1) @[csr.scala 189:66]
    node _T_2 = cat(stvec.base, stvec.mode) @[csr.scala 190:68]
    node _T_3 = cat(scause.int, scause.code) @[csr.scala 194:69]
    node lo_hi_2 = cat(sip.wpri2, sip.ssip) @[csr.scala 196:66]
    node lo_2 = cat(lo_hi_2, sip.wpri3) @[csr.scala 196:66]
    node hi_lo_2 = cat(sip.wpri1, sip.stip) @[csr.scala 196:66]
    node hi_hi_2 = cat(sip.wpri0, sip.seip) @[csr.scala 196:66]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[csr.scala 196:66]
    node _T_4 = cat(hi_2, lo_2) @[csr.scala 196:66]
    node hi_3 = cat(satp.mode, satp.asid) @[csr.scala 197:67]
    node _T_5 = cat(hi_3, satp.ppn) @[csr.scala 197:67]
    node lo_lo_lo_hi = cat(mstatus.wpri4, mstatus.sie) @[csr.scala 202:70]
    node lo_lo_lo_1 = cat(lo_lo_lo_hi, mstatus.wpri5) @[csr.scala 202:70]
    node lo_lo_hi_hi = cat(mstatus.spie, mstatus.wpri3) @[csr.scala 202:70]
    node lo_lo_hi_1 = cat(lo_lo_hi_hi, mstatus.mie) @[csr.scala 202:70]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[csr.scala 202:70]
    node lo_hi_lo_hi = cat(mstatus.spp, mstatus.mpie) @[csr.scala 202:70]
    node lo_hi_lo_1 = cat(lo_hi_lo_hi, mstatus.ube) @[csr.scala 202:70]
    node lo_hi_hi_lo = cat(mstatus.mpp, mstatus.wpri2) @[csr.scala 202:70]
    node lo_hi_hi_hi = cat(mstatus.xs, mstatus.fs) @[csr.scala 202:70]
    node lo_hi_hi_1 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[csr.scala 202:70]
    node lo_hi_3 = cat(lo_hi_hi_1, lo_hi_lo_1) @[csr.scala 202:70]
    node lo_3 = cat(lo_hi_3, lo_lo_1) @[csr.scala 202:70]
    node hi_lo_lo_hi = cat(mstatus.mxr, mstatus.sum) @[csr.scala 202:70]
    node hi_lo_lo_1 = cat(hi_lo_lo_hi, mstatus.mprv) @[csr.scala 202:70]
    node hi_lo_hi_hi = cat(mstatus.tsr, mstatus.tw) @[csr.scala 202:70]
    node hi_lo_hi_1 = cat(hi_lo_hi_hi, mstatus.tvm) @[csr.scala 202:70]
    node hi_lo_3 = cat(hi_lo_hi_1, hi_lo_lo_1) @[csr.scala 202:70]
    node hi_hi_lo_hi = cat(mstatus.sxl, mstatus.uxl) @[csr.scala 202:70]
    node hi_hi_lo_1 = cat(hi_hi_lo_hi, mstatus.wpri1) @[csr.scala 202:70]
    node hi_hi_hi_lo = cat(mstatus.mbe, mstatus.sbe) @[csr.scala 202:70]
    node hi_hi_hi_hi_1 = cat(mstatus.sd, mstatus.wpri0) @[csr.scala 202:70]
    node hi_hi_hi_1 = cat(hi_hi_hi_hi_1, hi_hi_hi_lo) @[csr.scala 202:70]
    node hi_hi_3 = cat(hi_hi_hi_1, hi_hi_lo_1) @[csr.scala 202:70]
    node hi_4 = cat(hi_hi_3, hi_lo_3) @[csr.scala 202:70]
    node _T_6 = cat(hi_4, lo_3) @[csr.scala 202:70]
    node hi_5 = cat(misa.mxl, misa.wlrl) @[csr.scala 203:67]
    node _T_7 = cat(hi_5, misa.ext) @[csr.scala 203:67]
    node lo_lo_hi_2 = cat(mie.wpri5, mie.ssie) @[csr.scala 206:66]
    node lo_lo_2 = cat(lo_lo_hi_2, mie.wpri6) @[csr.scala 206:66]
    node lo_hi_hi_2 = cat(mie.stie, mie.wpri4) @[csr.scala 206:66]
    node lo_hi_4 = cat(lo_hi_hi_2, mie.msie) @[csr.scala 206:66]
    node lo_4 = cat(lo_hi_4, lo_lo_2) @[csr.scala 206:66]
    node hi_lo_hi_2 = cat(mie.wpri2, mie.mtie) @[csr.scala 206:66]
    node hi_lo_4 = cat(hi_lo_hi_2, mie.wpri3) @[csr.scala 206:66]
    node hi_hi_lo_2 = cat(mie.wpri1, mie.seie) @[csr.scala 206:66]
    node hi_hi_hi_2 = cat(mie.wpri0, mie.meie) @[csr.scala 206:66]
    node hi_hi_4 = cat(hi_hi_hi_2, hi_hi_lo_2) @[csr.scala 206:66]
    node hi_6 = cat(hi_hi_4, hi_lo_4) @[csr.scala 206:66]
    node _T_8 = cat(hi_6, lo_4) @[csr.scala 206:66]
    node _T_9 = cat(mtvec.base, mtvec.mode) @[csr.scala 207:68]
    node _T_10 = cat(mcause.int, mcause.code) @[csr.scala 211:69]
    node lo_lo_hi_3 = cat(mip.wpri5, mip.ssip) @[csr.scala 213:66]
    node lo_lo_3 = cat(lo_lo_hi_3, mip.wpri6) @[csr.scala 213:66]
    node lo_hi_hi_3 = cat(mip.stip, mip.wpri4) @[csr.scala 213:66]
    node lo_hi_5 = cat(lo_hi_hi_3, mip.msip) @[csr.scala 213:66]
    node lo_5 = cat(lo_hi_5, lo_lo_3) @[csr.scala 213:66]
    node hi_lo_hi_3 = cat(mip.wpri2, mip.mtip) @[csr.scala 213:66]
    node hi_lo_5 = cat(hi_lo_hi_3, mip.wpri3) @[csr.scala 213:66]
    node hi_hi_lo_3 = cat(mip.wpri1, mip.seip) @[csr.scala 213:66]
    node hi_hi_hi_3 = cat(mip.wpri0, mip.meip) @[csr.scala 213:66]
    node hi_hi_5 = cat(hi_hi_hi_3, hi_hi_lo_3) @[csr.scala 213:66]
    node hi_7 = cat(hi_hi_5, hi_lo_5) @[csr.scala 213:66]
    node _T_11 = cat(hi_7, lo_5) @[csr.scala 213:66]
    node _T_12 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_13 = eq(UInt<12>("hc00"), _T_12) @[Lookup.scala 31:38]
    node _T_14 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_15 = eq(UInt<12>("hc02"), _T_14) @[Lookup.scala 31:38]
    node _T_16 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_17 = eq(UInt<9>("h100"), _T_16) @[Lookup.scala 31:38]
    node _T_18 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_19 = eq(UInt<9>("h104"), _T_18) @[Lookup.scala 31:38]
    node _T_20 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_21 = eq(UInt<9>("h105"), _T_20) @[Lookup.scala 31:38]
    node _T_22 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_23 = eq(UInt<9>("h106"), _T_22) @[Lookup.scala 31:38]
    node _T_24 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_25 = eq(UInt<9>("h140"), _T_24) @[Lookup.scala 31:38]
    node _T_26 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_27 = eq(UInt<9>("h141"), _T_26) @[Lookup.scala 31:38]
    node _T_28 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_29 = eq(UInt<9>("h142"), _T_28) @[Lookup.scala 31:38]
    node _T_30 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_31 = eq(UInt<9>("h143"), _T_30) @[Lookup.scala 31:38]
    node _T_32 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_33 = eq(UInt<9>("h144"), _T_32) @[Lookup.scala 31:38]
    node _T_34 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_35 = eq(UInt<9>("h180"), _T_34) @[Lookup.scala 31:38]
    node _T_36 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_37 = eq(UInt<12>("hf11"), _T_36) @[Lookup.scala 31:38]
    node _T_38 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_39 = eq(UInt<12>("hf12"), _T_38) @[Lookup.scala 31:38]
    node _T_40 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_41 = eq(UInt<12>("hf13"), _T_40) @[Lookup.scala 31:38]
    node _T_42 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_43 = eq(UInt<12>("hf14"), _T_42) @[Lookup.scala 31:38]
    node _T_44 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_45 = eq(UInt<10>("h300"), _T_44) @[Lookup.scala 31:38]
    node _T_46 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_47 = eq(UInt<10>("h301"), _T_46) @[Lookup.scala 31:38]
    node _T_48 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_49 = eq(UInt<10>("h302"), _T_48) @[Lookup.scala 31:38]
    node _T_50 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_51 = eq(UInt<10>("h303"), _T_50) @[Lookup.scala 31:38]
    node _T_52 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_53 = eq(UInt<10>("h304"), _T_52) @[Lookup.scala 31:38]
    node _T_54 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_55 = eq(UInt<10>("h305"), _T_54) @[Lookup.scala 31:38]
    node _T_56 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_57 = eq(UInt<10>("h306"), _T_56) @[Lookup.scala 31:38]
    node _T_58 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_59 = eq(UInt<10>("h340"), _T_58) @[Lookup.scala 31:38]
    node _T_60 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_61 = eq(UInt<10>("h341"), _T_60) @[Lookup.scala 31:38]
    node _T_62 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_63 = eq(UInt<10>("h342"), _T_62) @[Lookup.scala 31:38]
    node _T_64 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_65 = eq(UInt<10>("h343"), _T_64) @[Lookup.scala 31:38]
    node _T_66 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_67 = eq(UInt<10>("h344"), _T_66) @[Lookup.scala 31:38]
    node _T_68 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_69 = eq(UInt<12>("hb00"), _T_68) @[Lookup.scala 31:38]
    node _T_70 = and(io.r_addr, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _T_71 = eq(UInt<12>("hb02"), _T_70) @[Lookup.scala 31:38]
    node _T_72 = mux(_T_71, minstret.data, UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_73 = mux(_T_69, mcycle.data, _T_72) @[Lookup.scala 34:39]
    node _T_74 = mux(_T_67, _T_11, _T_73) @[Lookup.scala 34:39]
    node _T_75 = mux(_T_65, mtval.data, _T_74) @[Lookup.scala 34:39]
    node _T_76 = mux(_T_63, _T_10, _T_75) @[Lookup.scala 34:39]
    node _T_77 = mux(_T_61, mepc.data, _T_76) @[Lookup.scala 34:39]
    node _T_78 = mux(_T_59, mscratch.data, _T_77) @[Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>("h0"), _T_78) @[Lookup.scala 34:39]
    node _T_80 = mux(_T_55, _T_9, _T_79) @[Lookup.scala 34:39]
    node _T_81 = mux(_T_53, _T_8, _T_80) @[Lookup.scala 34:39]
    node _T_82 = mux(_T_51, mideleg.data, _T_81) @[Lookup.scala 34:39]
    node _T_83 = mux(_T_49, medeleg.data, _T_82) @[Lookup.scala 34:39]
    node _T_84 = mux(_T_47, _T_7, _T_83) @[Lookup.scala 34:39]
    node _T_85 = mux(_T_45, _T_6, _T_84) @[Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<1>("h0"), _T_85) @[Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<1>("h0"), _T_86) @[Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<1>("h0"), _T_87) @[Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<1>("h0"), _T_88) @[Lookup.scala 34:39]
    node _T_90 = mux(_T_35, _T_5, _T_89) @[Lookup.scala 34:39]
    node _T_91 = mux(_T_33, _T_4, _T_90) @[Lookup.scala 34:39]
    node _T_92 = mux(_T_31, stval.data, _T_91) @[Lookup.scala 34:39]
    node _T_93 = mux(_T_29, _T_3, _T_92) @[Lookup.scala 34:39]
    node _T_94 = mux(_T_27, sepc.data, _T_93) @[Lookup.scala 34:39]
    node _T_95 = mux(_T_25, sscratch.data, _T_94) @[Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<1>("h0"), _T_95) @[Lookup.scala 34:39]
    node _T_97 = mux(_T_21, _T_2, _T_96) @[Lookup.scala 34:39]
    node _T_98 = mux(_T_19, _T_1, _T_97) @[Lookup.scala 34:39]
    node _T_99 = mux(_T_17, _T, _T_98) @[Lookup.scala 34:39]
    node _T_100 = mux(_T_15, minstret.data, _T_99) @[Lookup.scala 34:39]
    node data = mux(_T_13, mcycle.data, _T_100) @[Lookup.scala 34:39]
    node _T_101 = mux(_T_71, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_102 = mux(_T_69, UInt<1>("h1"), _T_101) @[Lookup.scala 34:39]
    node _T_103 = mux(_T_67, UInt<1>("h1"), _T_102) @[Lookup.scala 34:39]
    node _T_104 = mux(_T_65, UInt<1>("h1"), _T_103) @[Lookup.scala 34:39]
    node _T_105 = mux(_T_63, UInt<1>("h1"), _T_104) @[Lookup.scala 34:39]
    node _T_106 = mux(_T_61, UInt<1>("h1"), _T_105) @[Lookup.scala 34:39]
    node _T_107 = mux(_T_59, UInt<1>("h1"), _T_106) @[Lookup.scala 34:39]
    node _T_108 = mux(_T_57, UInt<1>("h1"), _T_107) @[Lookup.scala 34:39]
    node _T_109 = mux(_T_55, UInt<1>("h1"), _T_108) @[Lookup.scala 34:39]
    node _T_110 = mux(_T_53, UInt<1>("h1"), _T_109) @[Lookup.scala 34:39]
    node _T_111 = mux(_T_51, UInt<1>("h1"), _T_110) @[Lookup.scala 34:39]
    node _T_112 = mux(_T_49, UInt<1>("h1"), _T_111) @[Lookup.scala 34:39]
    node _T_113 = mux(_T_47, UInt<1>("h1"), _T_112) @[Lookup.scala 34:39]
    node _T_114 = mux(_T_45, UInt<1>("h1"), _T_113) @[Lookup.scala 34:39]
    node _T_115 = mux(_T_43, UInt<1>("h1"), _T_114) @[Lookup.scala 34:39]
    node _T_116 = mux(_T_41, UInt<1>("h1"), _T_115) @[Lookup.scala 34:39]
    node _T_117 = mux(_T_39, UInt<1>("h1"), _T_116) @[Lookup.scala 34:39]
    node _T_118 = mux(_T_37, UInt<1>("h1"), _T_117) @[Lookup.scala 34:39]
    node _T_119 = mux(_T_35, UInt<1>("h1"), _T_118) @[Lookup.scala 34:39]
    node _T_120 = mux(_T_33, UInt<1>("h1"), _T_119) @[Lookup.scala 34:39]
    node _T_121 = mux(_T_31, UInt<1>("h1"), _T_120) @[Lookup.scala 34:39]
    node _T_122 = mux(_T_29, UInt<1>("h1"), _T_121) @[Lookup.scala 34:39]
    node _T_123 = mux(_T_27, UInt<1>("h1"), _T_122) @[Lookup.scala 34:39]
    node _T_124 = mux(_T_25, UInt<1>("h1"), _T_123) @[Lookup.scala 34:39]
    node _T_125 = mux(_T_23, UInt<1>("h1"), _T_124) @[Lookup.scala 34:39]
    node _T_126 = mux(_T_21, UInt<1>("h1"), _T_125) @[Lookup.scala 34:39]
    node _T_127 = mux(_T_19, UInt<1>("h1"), _T_126) @[Lookup.scala 34:39]
    node _T_128 = mux(_T_17, UInt<1>("h1"), _T_127) @[Lookup.scala 34:39]
    node _T_129 = mux(_T_15, UInt<1>("h1"), _T_128) @[Lookup.scala 34:39]
    node readable = mux(_T_13, UInt<1>("h1"), _T_129) @[Lookup.scala 34:39]
    node _T_130 = mux(_T_71, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _T_131 = mux(_T_69, UInt<1>("h1"), _T_130) @[Lookup.scala 34:39]
    node _T_132 = mux(_T_67, UInt<1>("h1"), _T_131) @[Lookup.scala 34:39]
    node _T_133 = mux(_T_65, UInt<1>("h1"), _T_132) @[Lookup.scala 34:39]
    node _T_134 = mux(_T_63, UInt<1>("h1"), _T_133) @[Lookup.scala 34:39]
    node _T_135 = mux(_T_61, UInt<1>("h1"), _T_134) @[Lookup.scala 34:39]
    node _T_136 = mux(_T_59, UInt<1>("h1"), _T_135) @[Lookup.scala 34:39]
    node _T_137 = mux(_T_57, UInt<1>("h1"), _T_136) @[Lookup.scala 34:39]
    node _T_138 = mux(_T_55, UInt<1>("h1"), _T_137) @[Lookup.scala 34:39]
    node _T_139 = mux(_T_53, UInt<1>("h1"), _T_138) @[Lookup.scala 34:39]
    node _T_140 = mux(_T_51, UInt<1>("h1"), _T_139) @[Lookup.scala 34:39]
    node _T_141 = mux(_T_49, UInt<1>("h1"), _T_140) @[Lookup.scala 34:39]
    node _T_142 = mux(_T_47, UInt<1>("h0"), _T_141) @[Lookup.scala 34:39]
    node _T_143 = mux(_T_45, UInt<1>("h1"), _T_142) @[Lookup.scala 34:39]
    node _T_144 = mux(_T_43, UInt<1>("h0"), _T_143) @[Lookup.scala 34:39]
    node _T_145 = mux(_T_41, UInt<1>("h0"), _T_144) @[Lookup.scala 34:39]
    node _T_146 = mux(_T_39, UInt<1>("h0"), _T_145) @[Lookup.scala 34:39]
    node _T_147 = mux(_T_37, UInt<1>("h0"), _T_146) @[Lookup.scala 34:39]
    node _T_148 = mux(_T_35, UInt<1>("h1"), _T_147) @[Lookup.scala 34:39]
    node _T_149 = mux(_T_33, UInt<1>("h1"), _T_148) @[Lookup.scala 34:39]
    node _T_150 = mux(_T_31, UInt<1>("h1"), _T_149) @[Lookup.scala 34:39]
    node _T_151 = mux(_T_29, UInt<1>("h1"), _T_150) @[Lookup.scala 34:39]
    node _T_152 = mux(_T_27, UInt<1>("h1"), _T_151) @[Lookup.scala 34:39]
    node _T_153 = mux(_T_25, UInt<1>("h1"), _T_152) @[Lookup.scala 34:39]
    node _T_154 = mux(_T_23, UInt<1>("h1"), _T_153) @[Lookup.scala 34:39]
    node _T_155 = mux(_T_21, UInt<1>("h1"), _T_154) @[Lookup.scala 34:39]
    node _T_156 = mux(_T_19, UInt<1>("h1"), _T_155) @[Lookup.scala 34:39]
    node _T_157 = mux(_T_17, UInt<1>("h1"), _T_156) @[Lookup.scala 34:39]
    node _T_158 = mux(_T_15, UInt<1>("h0"), _T_157) @[Lookup.scala 34:39]
    node writable = mux(_T_13, UInt<1>("h0"), _T_158) @[Lookup.scala 34:39]
    node _instValid_T = and(readable, writable) @[csr.scala 225:43]
    node _instValid_T_1 = and(readable, writable) @[csr.scala 226:43]
    node _instValid_T_2 = and(readable, writable) @[csr.scala 227:43]
    node _instValid_T_3 = eq(UInt<3>("h1"), io.r_op) @[Mux.scala 81:61]
    node _instValid_T_4 = mux(_instValid_T_3, readable, UInt<1>("h0")) @[Mux.scala 81:58]
    node _instValid_T_5 = eq(UInt<3>("h2"), io.r_op) @[Mux.scala 81:61]
    node _instValid_T_6 = mux(_instValid_T_5, writable, _instValid_T_4) @[Mux.scala 81:58]
    node _instValid_T_7 = eq(UInt<3>("h3"), io.r_op) @[Mux.scala 81:61]
    node _instValid_T_8 = mux(_instValid_T_7, _instValid_T, _instValid_T_6) @[Mux.scala 81:58]
    node _instValid_T_9 = eq(UInt<3>("h4"), io.r_op) @[Mux.scala 81:61]
    node _instValid_T_10 = mux(_instValid_T_9, _instValid_T_1, _instValid_T_8) @[Mux.scala 81:58]
    node _instValid_T_11 = eq(UInt<3>("h5"), io.r_op) @[Mux.scala 81:61]
    node instValid = mux(_instValid_T_11, _instValid_T_2, _instValid_T_10) @[Mux.scala 81:58]
    node _modeValid_T = bits(io.r_addr, 9, 8) @[csr.scala 243:35]
    node _modeValid_T_1 = leq(_modeValid_T, mode) @[csr.scala 243:41]
    node _modeValid_T_2 = leq(io.inst_mode, mode) @[csr.scala 243:67]
    node modeValid = and(_modeValid_T_1, _modeValid_T_2) @[csr.scala 243:50]
    node valid = and(instValid, modeValid) @[csr.scala 244:31]
    io.r_data <= data @[csr.scala 245:19]
    node _csrData_T = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_1 = eq(UInt<12>("hc00"), _csrData_T) @[Lookup.scala 31:38]
    node _csrData_T_2 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_3 = eq(UInt<12>("hc02"), _csrData_T_2) @[Lookup.scala 31:38]
    node _csrData_T_4 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_5 = eq(UInt<9>("h100"), _csrData_T_4) @[Lookup.scala 31:38]
    node _csrData_T_6 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_7 = eq(UInt<9>("h104"), _csrData_T_6) @[Lookup.scala 31:38]
    node _csrData_T_8 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_9 = eq(UInt<9>("h105"), _csrData_T_8) @[Lookup.scala 31:38]
    node _csrData_T_10 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_11 = eq(UInt<9>("h106"), _csrData_T_10) @[Lookup.scala 31:38]
    node _csrData_T_12 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_13 = eq(UInt<9>("h140"), _csrData_T_12) @[Lookup.scala 31:38]
    node _csrData_T_14 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_15 = eq(UInt<9>("h141"), _csrData_T_14) @[Lookup.scala 31:38]
    node _csrData_T_16 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_17 = eq(UInt<9>("h142"), _csrData_T_16) @[Lookup.scala 31:38]
    node _csrData_T_18 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_19 = eq(UInt<9>("h143"), _csrData_T_18) @[Lookup.scala 31:38]
    node _csrData_T_20 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_21 = eq(UInt<9>("h144"), _csrData_T_20) @[Lookup.scala 31:38]
    node _csrData_T_22 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_23 = eq(UInt<9>("h180"), _csrData_T_22) @[Lookup.scala 31:38]
    node _csrData_T_24 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_25 = eq(UInt<12>("hf11"), _csrData_T_24) @[Lookup.scala 31:38]
    node _csrData_T_26 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_27 = eq(UInt<12>("hf12"), _csrData_T_26) @[Lookup.scala 31:38]
    node _csrData_T_28 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_29 = eq(UInt<12>("hf13"), _csrData_T_28) @[Lookup.scala 31:38]
    node _csrData_T_30 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_31 = eq(UInt<12>("hf14"), _csrData_T_30) @[Lookup.scala 31:38]
    node _csrData_T_32 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_33 = eq(UInt<10>("h300"), _csrData_T_32) @[Lookup.scala 31:38]
    node _csrData_T_34 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_35 = eq(UInt<10>("h301"), _csrData_T_34) @[Lookup.scala 31:38]
    node _csrData_T_36 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_37 = eq(UInt<10>("h302"), _csrData_T_36) @[Lookup.scala 31:38]
    node _csrData_T_38 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_39 = eq(UInt<10>("h303"), _csrData_T_38) @[Lookup.scala 31:38]
    node _csrData_T_40 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_41 = eq(UInt<10>("h304"), _csrData_T_40) @[Lookup.scala 31:38]
    node _csrData_T_42 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_43 = eq(UInt<10>("h305"), _csrData_T_42) @[Lookup.scala 31:38]
    node _csrData_T_44 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_45 = eq(UInt<10>("h306"), _csrData_T_44) @[Lookup.scala 31:38]
    node _csrData_T_46 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_47 = eq(UInt<10>("h340"), _csrData_T_46) @[Lookup.scala 31:38]
    node _csrData_T_48 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_49 = eq(UInt<10>("h341"), _csrData_T_48) @[Lookup.scala 31:38]
    node _csrData_T_50 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_51 = eq(UInt<10>("h342"), _csrData_T_50) @[Lookup.scala 31:38]
    node _csrData_T_52 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_53 = eq(UInt<10>("h343"), _csrData_T_52) @[Lookup.scala 31:38]
    node _csrData_T_54 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_55 = eq(UInt<10>("h344"), _csrData_T_54) @[Lookup.scala 31:38]
    node _csrData_T_56 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_57 = eq(UInt<12>("hb00"), _csrData_T_56) @[Lookup.scala 31:38]
    node _csrData_T_58 = and(io.w_op, UInt<12>("hfff")) @[Lookup.scala 31:38]
    node _csrData_T_59 = eq(UInt<12>("hb02"), _csrData_T_58) @[Lookup.scala 31:38]
    node _csrData_T_60 = mux(_csrData_T_59, minstret.data, UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csrData_T_61 = mux(_csrData_T_57, mcycle.data, _csrData_T_60) @[Lookup.scala 34:39]
    node _csrData_T_62 = mux(_csrData_T_55, _T_11, _csrData_T_61) @[Lookup.scala 34:39]
    node _csrData_T_63 = mux(_csrData_T_53, mtval.data, _csrData_T_62) @[Lookup.scala 34:39]
    node _csrData_T_64 = mux(_csrData_T_51, _T_10, _csrData_T_63) @[Lookup.scala 34:39]
    node _csrData_T_65 = mux(_csrData_T_49, mepc.data, _csrData_T_64) @[Lookup.scala 34:39]
    node _csrData_T_66 = mux(_csrData_T_47, mscratch.data, _csrData_T_65) @[Lookup.scala 34:39]
    node _csrData_T_67 = mux(_csrData_T_45, UInt<1>("h0"), _csrData_T_66) @[Lookup.scala 34:39]
    node _csrData_T_68 = mux(_csrData_T_43, _T_9, _csrData_T_67) @[Lookup.scala 34:39]
    node _csrData_T_69 = mux(_csrData_T_41, _T_8, _csrData_T_68) @[Lookup.scala 34:39]
    node _csrData_T_70 = mux(_csrData_T_39, mideleg.data, _csrData_T_69) @[Lookup.scala 34:39]
    node _csrData_T_71 = mux(_csrData_T_37, medeleg.data, _csrData_T_70) @[Lookup.scala 34:39]
    node _csrData_T_72 = mux(_csrData_T_35, _T_7, _csrData_T_71) @[Lookup.scala 34:39]
    node _csrData_T_73 = mux(_csrData_T_33, _T_6, _csrData_T_72) @[Lookup.scala 34:39]
    node _csrData_T_74 = mux(_csrData_T_31, UInt<1>("h0"), _csrData_T_73) @[Lookup.scala 34:39]
    node _csrData_T_75 = mux(_csrData_T_29, UInt<1>("h0"), _csrData_T_74) @[Lookup.scala 34:39]
    node _csrData_T_76 = mux(_csrData_T_27, UInt<1>("h0"), _csrData_T_75) @[Lookup.scala 34:39]
    node _csrData_T_77 = mux(_csrData_T_25, UInt<1>("h0"), _csrData_T_76) @[Lookup.scala 34:39]
    node _csrData_T_78 = mux(_csrData_T_23, _T_5, _csrData_T_77) @[Lookup.scala 34:39]
    node _csrData_T_79 = mux(_csrData_T_21, _T_4, _csrData_T_78) @[Lookup.scala 34:39]
    node _csrData_T_80 = mux(_csrData_T_19, stval.data, _csrData_T_79) @[Lookup.scala 34:39]
    node _csrData_T_81 = mux(_csrData_T_17, _T_3, _csrData_T_80) @[Lookup.scala 34:39]
    node _csrData_T_82 = mux(_csrData_T_15, sepc.data, _csrData_T_81) @[Lookup.scala 34:39]
    node _csrData_T_83 = mux(_csrData_T_13, sscratch.data, _csrData_T_82) @[Lookup.scala 34:39]
    node _csrData_T_84 = mux(_csrData_T_11, UInt<1>("h0"), _csrData_T_83) @[Lookup.scala 34:39]
    node _csrData_T_85 = mux(_csrData_T_9, _T_2, _csrData_T_84) @[Lookup.scala 34:39]
    node _csrData_T_86 = mux(_csrData_T_7, _T_1, _csrData_T_85) @[Lookup.scala 34:39]
    node _csrData_T_87 = mux(_csrData_T_5, _T, _csrData_T_86) @[Lookup.scala 34:39]
    node _csrData_T_88 = mux(_csrData_T_3, minstret.data, _csrData_T_87) @[Lookup.scala 34:39]
    node csrData = mux(_csrData_T_1, mcycle.data, _csrData_T_88) @[Lookup.scala 34:39]
    node _csrData_T_89 = mux(_csrData_T_59, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csrData_T_90 = mux(_csrData_T_57, UInt<1>("h1"), _csrData_T_89) @[Lookup.scala 34:39]
    node _csrData_T_91 = mux(_csrData_T_55, UInt<1>("h1"), _csrData_T_90) @[Lookup.scala 34:39]
    node _csrData_T_92 = mux(_csrData_T_53, UInt<1>("h1"), _csrData_T_91) @[Lookup.scala 34:39]
    node _csrData_T_93 = mux(_csrData_T_51, UInt<1>("h1"), _csrData_T_92) @[Lookup.scala 34:39]
    node _csrData_T_94 = mux(_csrData_T_49, UInt<1>("h1"), _csrData_T_93) @[Lookup.scala 34:39]
    node _csrData_T_95 = mux(_csrData_T_47, UInt<1>("h1"), _csrData_T_94) @[Lookup.scala 34:39]
    node _csrData_T_96 = mux(_csrData_T_45, UInt<1>("h1"), _csrData_T_95) @[Lookup.scala 34:39]
    node _csrData_T_97 = mux(_csrData_T_43, UInt<1>("h1"), _csrData_T_96) @[Lookup.scala 34:39]
    node _csrData_T_98 = mux(_csrData_T_41, UInt<1>("h1"), _csrData_T_97) @[Lookup.scala 34:39]
    node _csrData_T_99 = mux(_csrData_T_39, UInt<1>("h1"), _csrData_T_98) @[Lookup.scala 34:39]
    node _csrData_T_100 = mux(_csrData_T_37, UInt<1>("h1"), _csrData_T_99) @[Lookup.scala 34:39]
    node _csrData_T_101 = mux(_csrData_T_35, UInt<1>("h1"), _csrData_T_100) @[Lookup.scala 34:39]
    node _csrData_T_102 = mux(_csrData_T_33, UInt<1>("h1"), _csrData_T_101) @[Lookup.scala 34:39]
    node _csrData_T_103 = mux(_csrData_T_31, UInt<1>("h1"), _csrData_T_102) @[Lookup.scala 34:39]
    node _csrData_T_104 = mux(_csrData_T_29, UInt<1>("h1"), _csrData_T_103) @[Lookup.scala 34:39]
    node _csrData_T_105 = mux(_csrData_T_27, UInt<1>("h1"), _csrData_T_104) @[Lookup.scala 34:39]
    node _csrData_T_106 = mux(_csrData_T_25, UInt<1>("h1"), _csrData_T_105) @[Lookup.scala 34:39]
    node _csrData_T_107 = mux(_csrData_T_23, UInt<1>("h1"), _csrData_T_106) @[Lookup.scala 34:39]
    node _csrData_T_108 = mux(_csrData_T_21, UInt<1>("h1"), _csrData_T_107) @[Lookup.scala 34:39]
    node _csrData_T_109 = mux(_csrData_T_19, UInt<1>("h1"), _csrData_T_108) @[Lookup.scala 34:39]
    node _csrData_T_110 = mux(_csrData_T_17, UInt<1>("h1"), _csrData_T_109) @[Lookup.scala 34:39]
    node _csrData_T_111 = mux(_csrData_T_15, UInt<1>("h1"), _csrData_T_110) @[Lookup.scala 34:39]
    node _csrData_T_112 = mux(_csrData_T_13, UInt<1>("h1"), _csrData_T_111) @[Lookup.scala 34:39]
    node _csrData_T_113 = mux(_csrData_T_11, UInt<1>("h1"), _csrData_T_112) @[Lookup.scala 34:39]
    node _csrData_T_114 = mux(_csrData_T_9, UInt<1>("h1"), _csrData_T_113) @[Lookup.scala 34:39]
    node _csrData_T_115 = mux(_csrData_T_7, UInt<1>("h1"), _csrData_T_114) @[Lookup.scala 34:39]
    node _csrData_T_116 = mux(_csrData_T_5, UInt<1>("h1"), _csrData_T_115) @[Lookup.scala 34:39]
    node _csrData_T_117 = mux(_csrData_T_3, UInt<1>("h1"), _csrData_T_116) @[Lookup.scala 34:39]
    node _csrData_T_118 = mux(_csrData_T_1, UInt<1>("h1"), _csrData_T_117) @[Lookup.scala 34:39]
    node _csrData_T_119 = mux(_csrData_T_59, UInt<1>("h1"), UInt<1>("h0")) @[Lookup.scala 34:39]
    node _csrData_T_120 = mux(_csrData_T_57, UInt<1>("h1"), _csrData_T_119) @[Lookup.scala 34:39]
    node _csrData_T_121 = mux(_csrData_T_55, UInt<1>("h1"), _csrData_T_120) @[Lookup.scala 34:39]
    node _csrData_T_122 = mux(_csrData_T_53, UInt<1>("h1"), _csrData_T_121) @[Lookup.scala 34:39]
    node _csrData_T_123 = mux(_csrData_T_51, UInt<1>("h1"), _csrData_T_122) @[Lookup.scala 34:39]
    node _csrData_T_124 = mux(_csrData_T_49, UInt<1>("h1"), _csrData_T_123) @[Lookup.scala 34:39]
    node _csrData_T_125 = mux(_csrData_T_47, UInt<1>("h1"), _csrData_T_124) @[Lookup.scala 34:39]
    node _csrData_T_126 = mux(_csrData_T_45, UInt<1>("h1"), _csrData_T_125) @[Lookup.scala 34:39]
    node _csrData_T_127 = mux(_csrData_T_43, UInt<1>("h1"), _csrData_T_126) @[Lookup.scala 34:39]
    node _csrData_T_128 = mux(_csrData_T_41, UInt<1>("h1"), _csrData_T_127) @[Lookup.scala 34:39]
    node _csrData_T_129 = mux(_csrData_T_39, UInt<1>("h1"), _csrData_T_128) @[Lookup.scala 34:39]
    node _csrData_T_130 = mux(_csrData_T_37, UInt<1>("h1"), _csrData_T_129) @[Lookup.scala 34:39]
    node _csrData_T_131 = mux(_csrData_T_35, UInt<1>("h0"), _csrData_T_130) @[Lookup.scala 34:39]
    node _csrData_T_132 = mux(_csrData_T_33, UInt<1>("h1"), _csrData_T_131) @[Lookup.scala 34:39]
    node _csrData_T_133 = mux(_csrData_T_31, UInt<1>("h0"), _csrData_T_132) @[Lookup.scala 34:39]
    node _csrData_T_134 = mux(_csrData_T_29, UInt<1>("h0"), _csrData_T_133) @[Lookup.scala 34:39]
    node _csrData_T_135 = mux(_csrData_T_27, UInt<1>("h0"), _csrData_T_134) @[Lookup.scala 34:39]
    node _csrData_T_136 = mux(_csrData_T_25, UInt<1>("h0"), _csrData_T_135) @[Lookup.scala 34:39]
    node _csrData_T_137 = mux(_csrData_T_23, UInt<1>("h1"), _csrData_T_136) @[Lookup.scala 34:39]
    node _csrData_T_138 = mux(_csrData_T_21, UInt<1>("h1"), _csrData_T_137) @[Lookup.scala 34:39]
    node _csrData_T_139 = mux(_csrData_T_19, UInt<1>("h1"), _csrData_T_138) @[Lookup.scala 34:39]
    node _csrData_T_140 = mux(_csrData_T_17, UInt<1>("h1"), _csrData_T_139) @[Lookup.scala 34:39]
    node _csrData_T_141 = mux(_csrData_T_15, UInt<1>("h1"), _csrData_T_140) @[Lookup.scala 34:39]
    node _csrData_T_142 = mux(_csrData_T_13, UInt<1>("h1"), _csrData_T_141) @[Lookup.scala 34:39]
    node _csrData_T_143 = mux(_csrData_T_11, UInt<1>("h1"), _csrData_T_142) @[Lookup.scala 34:39]
    node _csrData_T_144 = mux(_csrData_T_9, UInt<1>("h1"), _csrData_T_143) @[Lookup.scala 34:39]
    node _csrData_T_145 = mux(_csrData_T_7, UInt<1>("h1"), _csrData_T_144) @[Lookup.scala 34:39]
    node _csrData_T_146 = mux(_csrData_T_5, UInt<1>("h1"), _csrData_T_145) @[Lookup.scala 34:39]
    node _csrData_T_147 = mux(_csrData_T_3, UInt<1>("h0"), _csrData_T_146) @[Lookup.scala 34:39]
    node _csrData_T_148 = mux(_csrData_T_1, UInt<1>("h0"), _csrData_T_147) @[Lookup.scala 34:39]
    node _writeEn_T = eq(io.w_op, UInt<3>("h2")) @[csr.scala 249:31]
    node _writeEn_T_1 = eq(io.w_op, UInt<3>("h3")) @[csr.scala 249:48]
    node _writeEn_T_2 = or(_writeEn_T, _writeEn_T_1) @[csr.scala 249:37]
    node _writeEn_T_3 = eq(io.w_op, UInt<3>("h5")) @[csr.scala 249:66]
    node _writeEn_T_4 = or(_writeEn_T_2, _writeEn_T_3) @[csr.scala 249:55]
    node _writeEn_T_5 = eq(io.w_op, UInt<3>("h4")) @[csr.scala 249:84]
    node writeEn = or(_writeEn_T_4, _writeEn_T_5) @[csr.scala 249:73]
    node _writeData_T = or(csrData, io.w_data) @[csr.scala 253:37]
    node _writeData_T_1 = not(io.w_data) @[csr.scala 254:39]
    node _writeData_T_2 = and(csrData, _writeData_T_1) @[csr.scala 254:37]
    node _writeData_T_3 = eq(UInt<3>("h2"), io.w_op) @[Mux.scala 81:61]
    node _writeData_T_4 = mux(_writeData_T_3, io.w_data, UInt<1>("h0")) @[Mux.scala 81:58]
    node _writeData_T_5 = eq(UInt<3>("h3"), io.w_op) @[Mux.scala 81:61]
    node _writeData_T_6 = mux(_writeData_T_5, io.w_data, _writeData_T_4) @[Mux.scala 81:58]
    node _writeData_T_7 = eq(UInt<3>("h4"), io.w_op) @[Mux.scala 81:61]
    node _writeData_T_8 = mux(_writeData_T_7, _writeData_T, _writeData_T_6) @[Mux.scala 81:58]
    node _writeData_T_9 = eq(UInt<3>("h5"), io.w_op) @[Mux.scala 81:61]
    node writeData = mux(_writeData_T_9, _writeData_T_2, _writeData_T_8) @[Mux.scala 81:58]
    node flagIntS_lo_hi = cat(sip.wpri2, sip.ssip) @[csr.scala 259:28]
    node flagIntS_lo = cat(flagIntS_lo_hi, sip.wpri3) @[csr.scala 259:28]
    node flagIntS_hi_lo = cat(sip.wpri1, sip.stip) @[csr.scala 259:28]
    node flagIntS_hi_hi = cat(sip.wpri0, sip.seip) @[csr.scala 259:28]
    node flagIntS_hi = cat(flagIntS_hi_hi, flagIntS_hi_lo) @[csr.scala 259:28]
    node _flagIntS_T = cat(flagIntS_hi, flagIntS_lo) @[csr.scala 259:28]
    node flagIntS_lo_hi_1 = cat(sie.wpri2, sie.ssie) @[csr.scala 259:41]
    node flagIntS_lo_1 = cat(flagIntS_lo_hi_1, sie.wpri3) @[csr.scala 259:41]
    node flagIntS_hi_lo_1 = cat(sie.wpri1, sie.stie) @[csr.scala 259:41]
    node flagIntS_hi_hi_1 = cat(sie.wpri0, sie.seie) @[csr.scala 259:41]
    node flagIntS_hi_1 = cat(flagIntS_hi_hi_1, flagIntS_hi_lo_1) @[csr.scala 259:41]
    node _flagIntS_T_1 = cat(flagIntS_hi_1, flagIntS_lo_1) @[csr.scala 259:41]
    node flagIntS = and(_flagIntS_T, _flagIntS_T_1) @[csr.scala 259:35]
    node flagIntM_lo_lo_hi = cat(mip.wpri5, mip.ssip) @[csr.scala 260:28]
    node flagIntM_lo_lo = cat(flagIntM_lo_lo_hi, mip.wpri6) @[csr.scala 260:28]
    node flagIntM_lo_hi_hi = cat(mip.stip, mip.wpri4) @[csr.scala 260:28]
    node flagIntM_lo_hi = cat(flagIntM_lo_hi_hi, mip.msip) @[csr.scala 260:28]
    node flagIntM_lo = cat(flagIntM_lo_hi, flagIntM_lo_lo) @[csr.scala 260:28]
    node flagIntM_hi_lo_hi = cat(mip.wpri2, mip.mtip) @[csr.scala 260:28]
    node flagIntM_hi_lo = cat(flagIntM_hi_lo_hi, mip.wpri3) @[csr.scala 260:28]
    node flagIntM_hi_hi_lo = cat(mip.wpri1, mip.seip) @[csr.scala 260:28]
    node flagIntM_hi_hi_hi = cat(mip.wpri0, mip.meip) @[csr.scala 260:28]
    node flagIntM_hi_hi = cat(flagIntM_hi_hi_hi, flagIntM_hi_hi_lo) @[csr.scala 260:28]
    node flagIntM_hi = cat(flagIntM_hi_hi, flagIntM_hi_lo) @[csr.scala 260:28]
    node _flagIntM_T = cat(flagIntM_hi, flagIntM_lo) @[csr.scala 260:28]
    node flagIntM_lo_lo_hi_1 = cat(mie.wpri5, mie.ssie) @[csr.scala 260:41]
    node flagIntM_lo_lo_1 = cat(flagIntM_lo_lo_hi_1, mie.wpri6) @[csr.scala 260:41]
    node flagIntM_lo_hi_hi_1 = cat(mie.stie, mie.wpri4) @[csr.scala 260:41]
    node flagIntM_lo_hi_1 = cat(flagIntM_lo_hi_hi_1, mie.msie) @[csr.scala 260:41]
    node flagIntM_lo_1 = cat(flagIntM_lo_hi_1, flagIntM_lo_lo_1) @[csr.scala 260:41]
    node flagIntM_hi_lo_hi_1 = cat(mie.wpri2, mie.mtie) @[csr.scala 260:41]
    node flagIntM_hi_lo_1 = cat(flagIntM_hi_lo_hi_1, mie.wpri3) @[csr.scala 260:41]
    node flagIntM_hi_hi_lo_1 = cat(mie.wpri1, mie.seie) @[csr.scala 260:41]
    node flagIntM_hi_hi_hi_1 = cat(mie.wpri0, mie.meie) @[csr.scala 260:41]
    node flagIntM_hi_hi_1 = cat(flagIntM_hi_hi_hi_1, flagIntM_hi_hi_lo_1) @[csr.scala 260:41]
    node flagIntM_hi_1 = cat(flagIntM_hi_hi_1, flagIntM_hi_lo_1) @[csr.scala 260:41]
    node _flagIntM_T_1 = cat(flagIntM_hi_1, flagIntM_lo_1) @[csr.scala 260:41]
    node flagIntM = and(_flagIntM_T, _flagIntM_T_1) @[csr.scala 260:35]
    node _hasIntS_T = lt(mode, UInt<2>("h1")) @[csr.scala 269:33]
    node _hasIntS_T_1 = eq(mode, UInt<2>("h1")) @[csr.scala 269:55]
    node _hasIntS_T_2 = and(_hasIntS_T_1, mstatus.sie) @[csr.scala 269:70]
    node _hasIntS_T_3 = or(_hasIntS_T, _hasIntS_T_2) @[csr.scala 269:46]
    node _hasIntS_T_4 = and(flagIntS, mideleg.data) @[csr.scala 269:97]
    node _hasIntS_T_5 = orr(_hasIntS_T_4) @[csr.scala 269:115]
    node hasIntS = mux(_hasIntS_T_3, _hasIntS_T_5, UInt<1>("h0")) @[csr.scala 269:27]
    node _hasIntM_T = leq(mode, UInt<2>("h1")) @[csr.scala 270:37]
    node _hasIntM_T_1 = or(_hasIntM_T, mstatus.mie) @[csr.scala 270:51]
    node _hasIntM_T_2 = not(mideleg.data) @[csr.scala 270:79]
    node _hasIntM_T_3 = and(flagIntS, _hasIntM_T_2) @[csr.scala 270:77]
    node _hasIntM_T_4 = orr(_hasIntM_T_3) @[csr.scala 270:96]
    node hasIntM = mux(_hasIntM_T_1, _hasIntM_T_4, UInt<1>("h0")) @[csr.scala 270:31]
    node hasInt = or(hasIntM, hasIntS) @[csr.scala 271:30]
    node _handIntS_T = eq(hasIntM, UInt<1>("h0")) @[csr.scala 273:34]
    node handIntS = and(hasInt, _handIntS_T) @[csr.scala 273:31]
    node _hasExc_T = eq(hasInt, UInt<1>("h0")) @[csr.scala 282:27]
    node _hasExc_T_1 = eq(valid, UInt<1>("h0")) @[csr.scala 282:39]
    node _hasExc_T_2 = orr(io.illegal_inst) @[csr.scala 282:65]
    node _hasExc_T_3 = or(_hasExc_T_1, _hasExc_T_2) @[csr.scala 282:46]
    node _hasExc_T_4 = or(_hasExc_T_3, io.fetch_misalign) @[csr.scala 282:69]
    node _hasExc_T_5 = or(_hasExc_T_4, io.load_misalign) @[csr.scala 283:75]
    node _hasExc_T_6 = or(_hasExc_T_5, io.store_misalign) @[csr.scala 283:95]
    node _hasExc_T_7 = and(io.inst, UInt<32>("hffffffff")) @[csr.scala 283:127]
    node _hasExc_T_8 = eq(UInt<7>("h73"), _hasExc_T_7) @[csr.scala 283:127]
    node _hasExc_T_9 = or(_hasExc_T_6, _hasExc_T_8) @[csr.scala 283:116]
    node _hasExc_T_10 = and(io.inst, UInt<32>("hffffffff")) @[csr.scala 283:161]
    node _hasExc_T_11 = eq(UInt<21>("h100073"), _hasExc_T_10) @[csr.scala 283:161]
    node _hasExc_T_12 = or(_hasExc_T_9, _hasExc_T_11) @[csr.scala 283:150]
    node hasExc = and(_hasExc_T, _hasExc_T_12) @[csr.scala 282:35]
    node _excCause_T = and(io.inst, UInt<32>("hffffffff")) @[csr.scala 284:37]
    node _excCause_T_1 = eq(UInt<7>("h73"), _excCause_T) @[csr.scala 284:37]
    node _excCause_T_2 = and(io.inst, UInt<32>("hffffffff")) @[csr.scala 285:61]
    node _excCause_T_3 = eq(UInt<21>("h100073"), _excCause_T_2) @[csr.scala 285:61]
    node _excCause_T_4 = neq(io.illegal_inst, UInt<1>("h0")) @[csr.scala 288:103]
    node _excCause_T_5 = or(valid, _excCause_T_4) @[csr.scala 288:83]
    node _excCause_T_6 = mux(_excCause_T_5, UInt<63>("h2"), io.fetch_misalign) @[csr.scala 288:76]
    node _excCause_T_7 = mux(io.store_misalign, UInt<63>("h6"), _excCause_T_6) @[csr.scala 287:68]
    node _excCause_T_8 = mux(io.load_misalign, UInt<63>("h4"), _excCause_T_7) @[csr.scala 286:60]
    node _excCause_T_9 = mux(_excCause_T_3, UInt<63>("h3"), _excCause_T_8) @[csr.scala 285:52]
    node excCause = mux(_excCause_T_1, UInt<63>("h8"), _excCause_T_9) @[csr.scala 284:28]
    node _hasExcS_T = bits(excCause, 4, 0) @[csr.scala 293:56]
    node _hasExcS_T_1 = dshr(medeleg.data, _hasExcS_T) @[csr.scala 293:47]
    node _hasExcS_T_2 = bits(_hasExcS_T_1, 0, 0) @[csr.scala 293:47]
    node hasExcS = and(hasExc, _hasExcS_T_2) @[csr.scala 293:30]
    node _handExcS_T = bits(mode, 1, 1) @[csr.scala 294:29]
    node _handExcS_T_1 = eq(_handExcS_T, UInt<1>("h0")) @[csr.scala 294:24]
    node handExcS = and(_handExcS_T_1, hasExcS) @[csr.scala 294:33]
    node _intCauseS_T = dshr(flagIntS, UInt<63>("h9")) @[csr.scala 301:37]
    node _intCauseS_T_1 = bits(_intCauseS_T, 0, 0) @[csr.scala 301:37]
    node _intCauseS_T_2 = dshr(flagIntS, UInt<63>("h1")) @[csr.scala 302:61]
    node _intCauseS_T_3 = bits(_intCauseS_T_2, 0, 0) @[csr.scala 302:61]
    node _intCauseS_T_4 = mux(_intCauseS_T_3, UInt<63>("h1"), UInt<63>("h5")) @[csr.scala 302:52]
    node intCauseS = mux(_intCauseS_T_1, UInt<63>("h9"), _intCauseS_T_4) @[csr.scala 301:28]
    node _intCause_T = dshr(flagIntM, UInt<63>("hb")) @[csr.scala 305:36]
    node _intCause_T_1 = bits(_intCause_T, 0, 0) @[csr.scala 305:36]
    node _intCause_T_2 = dshr(flagIntM, UInt<63>("h3")) @[csr.scala 306:61]
    node _intCause_T_3 = bits(_intCause_T_2, 0, 0) @[csr.scala 306:61]
    node _intCause_T_4 = dshr(flagIntM, UInt<63>("h7")) @[csr.scala 307:69]
    node _intCause_T_5 = bits(_intCause_T_4, 0, 0) @[csr.scala 307:69]
    node _intCause_T_6 = mux(_intCause_T_5, UInt<63>("h7"), intCauseS) @[csr.scala 307:60]
    node _intCause_T_7 = mux(_intCause_T_3, UInt<63>("h3"), _intCause_T_6) @[csr.scala 306:52]
    node intCause = mux(_intCause_T_1, UInt<63>("hb"), _intCause_T_7) @[csr.scala 305:27]
    node _cause_T = cat(UInt<1>("h1"), intCause) @[Cat.scala 31:58]
    node _cause_T_1 = cat(UInt<1>("h0"), excCause) @[Cat.scala 31:58]
    node cause = mux(hasInt, _cause_T, _cause_T_1) @[csr.scala 312:24]
    node _T_159 = or(hasInt, io.isMret) @[csr.scala 316:21]
    node _T_160 = or(_T_159, io.isSret) @[csr.scala 316:34]
    when _T_160 : @[csr.scala 316:47]
      io.flush_mask <= UInt<4>("hf") @[csr.scala 317:31]
    else :
      when hasExc : @[csr.scala 318:27]
        node _io_flush_mask_T = eq(excCause, UInt<63>("h8")) @[csr.scala 319:48]
        node _io_flush_mask_T_1 = eq(excCause, UInt<63>("h3")) @[csr.scala 319:78]
        node _io_flush_mask_T_2 = or(_io_flush_mask_T, _io_flush_mask_T_1) @[csr.scala 319:65]
        node _io_flush_mask_T_3 = eq(excCause, UInt<63>("h4")) @[csr.scala 320:39]
        node _io_flush_mask_T_4 = eq(excCause, UInt<63>("h6")) @[csr.scala 320:71]
        node _io_flush_mask_T_5 = or(_io_flush_mask_T_3, _io_flush_mask_T_4) @[csr.scala 320:58]
        node _io_flush_mask_T_6 = eq(excCause, UInt<63>("h2")) @[csr.scala 321:46]
        node _io_flush_mask_T_7 = eq(excCause, UInt<63>("h0")) @[csr.scala 322:54]
        node _io_flush_mask_T_8 = mux(_io_flush_mask_T_7, UInt<2>("h3"), UInt<1>("h0")) @[csr.scala 322:44]
        node _io_flush_mask_T_9 = mux(_io_flush_mask_T_6, UInt<2>("h3"), _io_flush_mask_T_8) @[csr.scala 321:36]
        node _io_flush_mask_T_10 = mux(_io_flush_mask_T_5, UInt<2>("h3"), _io_flush_mask_T_9) @[csr.scala 320:28]
        node _io_flush_mask_T_11 = mux(_io_flush_mask_T_2, UInt<4>("hf"), _io_flush_mask_T_10) @[csr.scala 319:37]
        io.flush_mask <= _io_flush_mask_T_11 @[csr.scala 319:31]
      else :
        io.flush_mask <= UInt<1>("h0") @[csr.scala 327:31]
    node _io_excValue_T = eq(excCause, UInt<63>("h4")) @[csr.scala 330:37]
    node _io_excValue_T_1 = eq(excCause, UInt<63>("h6")) @[csr.scala 331:62]
    node _io_excValue_T_2 = eq(excCause, UInt<63>("h3")) @[csr.scala 332:70]
    node _io_excValue_T_3 = eq(excCause, UInt<63>("h0")) @[csr.scala 333:78]
    node _io_excValue_T_4 = eq(excCause, UInt<63>("h2")) @[csr.scala 334:86]
    node _io_excValue_T_5 = mux(_io_excValue_T_4, io.illegal_inst, UInt<1>("h0")) @[csr.scala 334:76]
    node _io_excValue_T_6 = mux(_io_excValue_T_3, io.pc_fetch_misalign, _io_excValue_T_5) @[csr.scala 333:68]
    node _io_excValue_T_7 = mux(_io_excValue_T_2, io.ebreak_addr, _io_excValue_T_6) @[csr.scala 332:60]
    node _io_excValue_T_8 = mux(_io_excValue_T_1, io.store_misalign_addr, _io_excValue_T_7) @[csr.scala 331:52]
    node _io_excValue_T_9 = mux(_io_excValue_T, io.load_misalign_addr, _io_excValue_T_8) @[csr.scala 330:27]
    io.excValue <= _io_excValue_T_9 @[csr.scala 330:21]
    node _trapVecS_T = bits(stvec.mode, 0, 0) @[csr.scala 341:38]
    node _trapVecS_T_1 = and(_trapVecS_T, hasInt) @[csr.scala 341:42]
    node _trapVecS_T_2 = bits(cause, 29, 0) @[csr.scala 341:72]
    node _trapVecS_T_3 = add(stvec.base, _trapVecS_T_2) @[csr.scala 341:65]
    node _trapVecS_T_4 = tail(_trapVecS_T_3, 1) @[csr.scala 341:65]
    node _trapVecS_T_5 = mux(_trapVecS_T_1, _trapVecS_T_4, stvec.base) @[csr.scala 341:27]
    node trapVecS = shl(_trapVecS_T_5, 2) @[csr.scala 341:94]
    node _trapVecM_T = bits(mtvec.mode, 0, 0) @[csr.scala 342:38]
    node _trapVecM_T_1 = and(_trapVecM_T, hasInt) @[csr.scala 342:42]
    node _trapVecM_T_2 = bits(cause, 29, 0) @[csr.scala 342:72]
    node _trapVecM_T_3 = add(mtvec.base, _trapVecM_T_2) @[csr.scala 342:65]
    node _trapVecM_T_4 = tail(_trapVecM_T_3, 1) @[csr.scala 342:65]
    node _trapVecM_T_5 = mux(_trapVecM_T_1, _trapVecM_T_4, mtvec.base) @[csr.scala 342:27]
    node trapVecM = shl(_trapVecM_T_5, 2) @[csr.scala 342:94]
    node _trapVec_T = or(handIntS, handExcS) @[csr.scala 343:36]
    node trapVec = mux(_trapVec_T, trapVecS, trapVecM) @[csr.scala 343:26]
    node intMode = mux(handIntS, UInt<2>("h1"), UInt<2>("h3")) @[csr.scala 351:26]
    node sretMode = cat(UInt<1>("h0"), sstatus.spp) @[Cat.scala 31:58]
    node excMode = mux(handExcS, UInt<2>("h1"), UInt<2>("h3")) @[csr.scala 354:26]
    node _trapMode_T = mux(io.isMret, mstatus.mpp, excMode) @[csr.scala 357:44]
    node _trapMode_T_1 = mux(io.isSret, sretMode, _trapMode_T) @[csr.scala 356:44]
    node trapMode = mux(hasInt, intMode, _trapMode_T_1) @[csr.scala 355:27]
    mode <= trapMode @[csr.scala 358:14]
    node _mip_meip_T = or(mip.meip, io.extern) @[csr.scala 361:30]
    mip.meip <= _mip_meip_T @[csr.scala 361:18]
    node _mip_seip_T = or(mip.seip, io.extern) @[csr.scala 362:30]
    mip.seip <= _mip_seip_T @[csr.scala 362:18]
    node _mip_mtip_T = or(mip.mtip, io.int_timer) @[csr.scala 363:30]
    mip.mtip <= _mip_mtip_T @[csr.scala 363:18]
    node _mip_stip_T = or(mip.mtip, io.int_timer) @[csr.scala 364:30]
    mip.stip <= _mip_stip_T @[csr.scala 364:18]
    node _mip_msip_T = or(mip.msip, io.int_soft) @[csr.scala 365:30]
    mip.msip <= _mip_msip_T @[csr.scala 365:18]
    node _mip_ssip_T = or(mip.ssip, io.int_soft) @[csr.scala 366:30]
    mip.ssip <= _mip_ssip_T @[csr.scala 366:18]
    sip.seip <= mip.seip @[csr.scala 367:18]
    sip.stip <= mip.stip @[csr.scala 368:18]
    sip.ssip <= mip.ssip @[csr.scala 369:18]
    node lo_lo_hi_4 = cat(mie.wpri5, mie.ssie) @[csr.scala 370:38]
    node lo_lo_4 = cat(lo_lo_hi_4, mie.wpri6) @[csr.scala 370:38]
    node lo_hi_hi_4 = cat(mie.stie, mie.wpri4) @[csr.scala 370:38]
    node lo_hi_6 = cat(lo_hi_hi_4, mie.msie) @[csr.scala 370:38]
    node lo_6 = cat(lo_hi_6, lo_lo_4) @[csr.scala 370:38]
    node hi_lo_hi_4 = cat(mie.wpri2, mie.mtie) @[csr.scala 370:38]
    node hi_lo_6 = cat(hi_lo_hi_4, mie.wpri3) @[csr.scala 370:38]
    node hi_hi_lo_4 = cat(mie.wpri1, mie.seie) @[csr.scala 370:38]
    node hi_hi_hi_4 = cat(mie.wpri0, mie.meie) @[csr.scala 370:38]
    node hi_hi_6 = cat(hi_hi_hi_4, hi_hi_lo_4) @[csr.scala 370:38]
    node hi_8 = cat(hi_hi_6, hi_lo_6) @[csr.scala 370:38]
    node _T_161 = cat(hi_8, lo_6) @[csr.scala 370:38]
    wire tmp : { wpri0 : UInt<52>, meie : UInt<1>, wpri1 : UInt<1>, seie : UInt<1>, wpri2 : UInt<1>, mtie : UInt<1>, wpri3 : UInt<1>, stie : UInt<1>, wpri4 : UInt<1>, msie : UInt<1>, wpri5 : UInt<1>, ssie : UInt<1>, wpri6 : UInt<1>} @[csrFile.scala 35:39]
    tmp.wpri6 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.ssie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri5 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.msie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri4 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.stie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri3 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.mtie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri2 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.seie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri1 <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.meie <= UInt<1>("h0") @[csrFile.scala 35:39]
    tmp.wpri0 <= UInt<52>("h0") @[csrFile.scala 35:39]
    node _tmp_meie_T = bits(_T_161, 11, 11) @[csrFile.scala 311:18]
    tmp.meie <= _tmp_meie_T @[csrFile.scala 311:11]
    node _tmp_seie_T = bits(_T_161, 9, 9) @[csrFile.scala 312:18]
    tmp.seie <= _tmp_seie_T @[csrFile.scala 312:11]
    node _tmp_mtie_T = bits(_T_161, 7, 7) @[csrFile.scala 313:18]
    tmp.mtie <= _tmp_mtie_T @[csrFile.scala 313:11]
    node _tmp_stie_T = bits(_T_161, 5, 5) @[csrFile.scala 314:18]
    tmp.stie <= _tmp_stie_T @[csrFile.scala 314:11]
    node _tmp_msie_T = bits(_T_161, 3, 3) @[csrFile.scala 315:18]
    tmp.msie <= _tmp_msie_T @[csrFile.scala 315:11]
    node _tmp_ssie_T = bits(_T_161, 1, 1) @[csrFile.scala 316:18]
    tmp.ssie <= _tmp_ssie_T @[csrFile.scala 316:11]
    node lo_lo_hi_5 = cat(tmp.wpri5, tmp.ssie) @[csrFile.scala 37:29]
    node lo_lo_5 = cat(lo_lo_hi_5, tmp.wpri6) @[csrFile.scala 37:29]
    node lo_hi_hi_5 = cat(tmp.stie, tmp.wpri4) @[csrFile.scala 37:29]
    node lo_hi_7 = cat(lo_hi_hi_5, tmp.msie) @[csrFile.scala 37:29]
    node lo_7 = cat(lo_hi_7, lo_lo_5) @[csrFile.scala 37:29]
    node hi_lo_hi_5 = cat(tmp.wpri2, tmp.mtie) @[csrFile.scala 37:29]
    node hi_lo_7 = cat(hi_lo_hi_5, tmp.wpri3) @[csrFile.scala 37:29]
    node hi_hi_lo_5 = cat(tmp.wpri1, tmp.seie) @[csrFile.scala 37:29]
    node hi_hi_hi_5 = cat(tmp.wpri0, tmp.meie) @[csrFile.scala 37:29]
    node hi_hi_7 = cat(hi_hi_hi_5, hi_hi_lo_5) @[csrFile.scala 37:29]
    node hi_9 = cat(hi_hi_7, hi_lo_7) @[csrFile.scala 37:29]
    node _T_162 = cat(hi_9, lo_7) @[csrFile.scala 37:29]
    node _sie_seie_T = bits(_T_162, 9, 9) @[csrFile.scala 63:29]
    sie.seie <= _sie_seie_T @[csrFile.scala 63:22]
    node _sie_stie_T = bits(_T_162, 5, 5) @[csrFile.scala 64:29]
    sie.stie <= _sie_stie_T @[csrFile.scala 64:22]
    node _sie_ssie_T = bits(_T_162, 1, 1) @[csrFile.scala 65:29]
    sie.ssie <= _sie_ssie_T @[csrFile.scala 65:22]
    node _mcycle_data_T = add(mcycle.data, UInt<1>("h1")) @[csr.scala 373:36]
    node _mcycle_data_T_1 = tail(_mcycle_data_T, 1) @[csr.scala 373:36]
    mcycle.data <= _mcycle_data_T_1 @[csr.scala 373:21]
    when io.retired : @[csr.scala 374:25]
      node _minstret_data_T = add(minstret.data, UInt<1>("h1")) @[csr.scala 375:48]
      node _minstret_data_T_1 = tail(_minstret_data_T, 1) @[csr.scala 375:48]
      minstret.data <= _minstret_data_T_1 @[csr.scala 375:31]
    node _T_163 = or(hasExc, hasInt) @[csr.scala 380:22]
    node _T_164 = or(_T_163, io.isSret) @[csr.scala 380:32]
    node _T_165 = or(_T_164, io.isMret) @[csr.scala 380:45]
    node _T_166 = eq(io.stall, UInt<1>("h0")) @[csr.scala 380:62]
    node _T_167 = and(_T_165, _T_166) @[csr.scala 380:59]
    when _T_167 : @[csr.scala 380:72]
      when io.isSret : @[csr.scala 381:32]
        mstatus.sie <= mstatus.spie @[csr.scala 382:37]
        mstatus.spie <= UInt<1>("h1") @[csr.scala 383:38]
        mstatus.spp <= UInt<1>("h0") @[csr.scala 384:41]
      else :
        when io.isMret : @[csr.scala 385:38]
          mstatus.mie <= mstatus.mpie @[csr.scala 386:37]
          mstatus.mpie <= UInt<1>("h1") @[csr.scala 387:38]
          mstatus.mpp <= UInt<2>("h0") @[csr.scala 388:37]
        else :
          node _T_168 = or(handIntS, handExcS) @[csr.scala 389:37]
          when _T_168 : @[csr.scala 389:49]
            node _sepc_data_T = bits(io.excPC, 63, 2) @[csrFile.scala 154:30]
            node _sepc_data_T_1 = cat(_sepc_data_T, UInt<2>("h0")) @[Cat.scala 31:58]
            sepc.data <= _sepc_data_T_1 @[csrFile.scala 154:22]
            node _scause_int_T = bits(cause, 63, 63) @[csrFile.scala 169:18]
            scause.int <= _scause_int_T @[csrFile.scala 169:11]
            node _scause_code_T = bits(cause, 3, 0) @[csrFile.scala 170:18]
            scause.code <= _scause_code_T @[csrFile.scala 170:11]
            wire _stval_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
            wire _stval_WIRE_2 : UInt<64>
            _stval_WIRE_2 <= io.excValue
            node _stval_T = bits(_stval_WIRE_2, 63, 0) @[csrFile.scala 30:38]
            _stval_WIRE_1.data <= _stval_T @[csrFile.scala 30:38]
            stval.data <= _stval_WIRE_1.data @[csrFile.scala 30:22]
            mstatus.spie <= mstatus.sie @[csr.scala 393:38]
            mstatus.sie <= UInt<1>("h0") @[csr.scala 394:37]
            node _mstatus_spp_T = bits(mode, 0, 0) @[csr.scala 395:44]
            mstatus.spp <= _mstatus_spp_T @[csr.scala 395:37]
          else :
            node _mepc_data_T = bits(io.excPC, 63, 2) @[csrFile.scala 386:19]
            node _mepc_data_T_1 = cat(_mepc_data_T, UInt<2>("h0")) @[Cat.scala 31:58]
            mepc.data <= _mepc_data_T_1 @[csrFile.scala 386:11]
            node _mcause_int_T = bits(cause, 63, 63) @[csrFile.scala 401:18]
            mcause.int <= _mcause_int_T @[csrFile.scala 401:11]
            node _mcause_code_T = bits(cause, 3, 0) @[csrFile.scala 402:18]
            mcause.code <= _mcause_code_T @[csrFile.scala 402:11]
            wire _mtval_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
            wire _mtval_WIRE_2 : UInt<64>
            _mtval_WIRE_2 <= io.excValue
            node _mtval_T = bits(_mtval_WIRE_2, 63, 0) @[csrFile.scala 30:38]
            _mtval_WIRE_1.data <= _mtval_T @[csrFile.scala 30:38]
            mtval.data <= _mtval_WIRE_1.data @[csrFile.scala 30:22]
            mstatus.mpie <= mstatus.mie @[csr.scala 400:38]
            mstatus.mie <= UInt<1>("h0") @[csr.scala 401:37]
            mstatus.mpp <= mode @[csr.scala 402:37]
    else :
      node _T_169 = eq(io.stall, UInt<1>("h0")) @[csr.scala 405:31]
      node _T_170 = and(writeEn, _T_169) @[csr.scala 405:28]
      when _T_170 : @[csr.scala 405:41]
        node _T_171 = eq(io.w_addr, UInt<12>("h100")) @[csr.scala 406:32]
        when _T_171 : @[csr.scala 406:48]
          wire tmp_1 : { sd : UInt<1>, wpri0 : UInt<29>, uxl : UInt<2>, wpri1 : UInt<12>, mxr : UInt<1>, sum : UInt<1>, wpri2 : UInt<1>, xs : UInt<2>, fs : UInt<2>, wpri3 : UInt<4>, spp : UInt<1>, wpri4 : UInt<1>, ube : UInt<1>, spie : UInt<1>, wpri5 : UInt<3>, sie : UInt<1>, wpri6 : UInt<1>} @[csrFile.scala 35:39]
          tmp_1.wpri6 <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.sie <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri5 <= UInt<3>("h0") @[csrFile.scala 35:39]
          tmp_1.spie <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.ube <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri4 <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.spp <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri3 <= UInt<4>("h0") @[csrFile.scala 35:39]
          tmp_1.fs <= UInt<2>("h0") @[csrFile.scala 35:39]
          tmp_1.xs <= UInt<2>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri2 <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.sum <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.mxr <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri1 <= UInt<12>("h0") @[csrFile.scala 35:39]
          tmp_1.uxl <= UInt<2>("h0") @[csrFile.scala 35:39]
          tmp_1.wpri0 <= UInt<29>("h0") @[csrFile.scala 35:39]
          tmp_1.sd <= UInt<1>("h0") @[csrFile.scala 35:39]
          node _tmp_sum_T = bits(writeData, 18, 18) @[csrFile.scala 96:29]
          tmp_1.sum <= _tmp_sum_T @[csrFile.scala 96:22]
          node _tmp_spp_T = bits(writeData, 8, 8) @[csrFile.scala 97:33]
          tmp_1.spp <= _tmp_spp_T @[csrFile.scala 97:26]
          node _tmp_spie_T = bits(writeData, 5, 5) @[csrFile.scala 98:29]
          tmp_1.spie <= _tmp_spie_T @[csrFile.scala 98:22]
          node _tmp_sie_T = bits(writeData, 1, 1) @[csrFile.scala 99:29]
          tmp_1.sie <= _tmp_sie_T @[csrFile.scala 99:22]
          node lo_lo_lo_2 = cat(tmp_1.sie, tmp_1.wpri6) @[csrFile.scala 37:29]
          node lo_lo_hi_6 = cat(tmp_1.spie, tmp_1.wpri5) @[csrFile.scala 37:29]
          node lo_lo_6 = cat(lo_lo_hi_6, lo_lo_lo_2) @[csrFile.scala 37:29]
          node lo_hi_lo_2 = cat(tmp_1.wpri4, tmp_1.ube) @[csrFile.scala 37:29]
          node lo_hi_hi_6 = cat(tmp_1.wpri3, tmp_1.spp) @[csrFile.scala 37:29]
          node lo_hi_8 = cat(lo_hi_hi_6, lo_hi_lo_2) @[csrFile.scala 37:29]
          node lo_8 = cat(lo_hi_8, lo_lo_6) @[csrFile.scala 37:29]
          node hi_lo_lo_2 = cat(tmp_1.xs, tmp_1.fs) @[csrFile.scala 37:29]
          node hi_lo_hi_6 = cat(tmp_1.sum, tmp_1.wpri2) @[csrFile.scala 37:29]
          node hi_lo_8 = cat(hi_lo_hi_6, hi_lo_lo_2) @[csrFile.scala 37:29]
          node hi_hi_lo_6 = cat(tmp_1.wpri1, tmp_1.mxr) @[csrFile.scala 37:29]
          node hi_hi_hi_hi_2 = cat(tmp_1.sd, tmp_1.wpri0) @[csrFile.scala 37:29]
          node hi_hi_hi_6 = cat(hi_hi_hi_hi_2, tmp_1.uxl) @[csrFile.scala 37:29]
          node hi_hi_8 = cat(hi_hi_hi_6, hi_hi_lo_6) @[csrFile.scala 37:29]
          node hi_10 = cat(hi_hi_8, hi_lo_8) @[csrFile.scala 37:29]
          node _T_172 = cat(hi_10, lo_8) @[csrFile.scala 37:29]
          node _mstatus_sum_T = bits(_T_172, 18, 18) @[csrFile.scala 235:18]
          mstatus.sum <= _mstatus_sum_T @[csrFile.scala 235:11]
          node _mstatus_mpp_T = bits(_T_172, 12, 11) @[csrFile.scala 236:18]
          mstatus.mpp <= _mstatus_mpp_T @[csrFile.scala 236:11]
          node _mstatus_spp_T_1 = bits(_T_172, 8, 8) @[csrFile.scala 237:18]
          mstatus.spp <= _mstatus_spp_T_1 @[csrFile.scala 237:11]
          node _mstatus_mpie_T = bits(_T_172, 7, 7) @[csrFile.scala 238:18]
          mstatus.mpie <= _mstatus_mpie_T @[csrFile.scala 238:11]
          node _mstatus_spie_T = bits(_T_172, 5, 5) @[csrFile.scala 239:18]
          mstatus.spie <= _mstatus_spie_T @[csrFile.scala 239:11]
          node _mstatus_mie_T = bits(_T_172, 3, 3) @[csrFile.scala 240:18]
          mstatus.mie <= _mstatus_mie_T @[csrFile.scala 240:11]
          node _mstatus_sie_T = bits(_T_172, 1, 1) @[csrFile.scala 241:18]
          mstatus.sie <= _mstatus_sie_T @[csrFile.scala 241:11]
        node _T_173 = eq(io.w_addr, UInt<12>("h104")) @[csr.scala 407:32]
        when _T_173 : @[csr.scala 407:44]
          wire tmp_2 : { wpri0 : UInt<54>, seie : UInt<1>, wpri1 : UInt<3>, stie : UInt<1>, wpri2 : UInt<3>, ssie : UInt<1>, wpri3 : UInt<1>} @[csrFile.scala 35:39]
          tmp_2.wpri3 <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_2.ssie <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_2.wpri2 <= UInt<3>("h0") @[csrFile.scala 35:39]
          tmp_2.stie <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_2.wpri1 <= UInt<3>("h0") @[csrFile.scala 35:39]
          tmp_2.seie <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_2.wpri0 <= UInt<54>("h0") @[csrFile.scala 35:39]
          node _tmp_seie_T_1 = bits(writeData, 9, 9) @[csrFile.scala 63:29]
          tmp_2.seie <= _tmp_seie_T_1 @[csrFile.scala 63:22]
          node _tmp_stie_T_1 = bits(writeData, 5, 5) @[csrFile.scala 64:29]
          tmp_2.stie <= _tmp_stie_T_1 @[csrFile.scala 64:22]
          node _tmp_ssie_T_1 = bits(writeData, 1, 1) @[csrFile.scala 65:29]
          tmp_2.ssie <= _tmp_ssie_T_1 @[csrFile.scala 65:22]
          node lo_hi_9 = cat(tmp_2.wpri2, tmp_2.ssie) @[csrFile.scala 37:29]
          node lo_9 = cat(lo_hi_9, tmp_2.wpri3) @[csrFile.scala 37:29]
          node hi_lo_9 = cat(tmp_2.wpri1, tmp_2.stie) @[csrFile.scala 37:29]
          node hi_hi_9 = cat(tmp_2.wpri0, tmp_2.seie) @[csrFile.scala 37:29]
          node hi_11 = cat(hi_hi_9, hi_lo_9) @[csrFile.scala 37:29]
          node _T_174 = cat(hi_11, lo_9) @[csrFile.scala 37:29]
          node _mie_meie_T = bits(_T_174, 11, 11) @[csrFile.scala 311:18]
          mie.meie <= _mie_meie_T @[csrFile.scala 311:11]
          node _mie_seie_T = bits(_T_174, 9, 9) @[csrFile.scala 312:18]
          mie.seie <= _mie_seie_T @[csrFile.scala 312:11]
          node _mie_mtie_T = bits(_T_174, 7, 7) @[csrFile.scala 313:18]
          mie.mtie <= _mie_mtie_T @[csrFile.scala 313:11]
          node _mie_stie_T = bits(_T_174, 5, 5) @[csrFile.scala 314:18]
          mie.stie <= _mie_stie_T @[csrFile.scala 314:11]
          node _mie_msie_T = bits(_T_174, 3, 3) @[csrFile.scala 315:18]
          mie.msie <= _mie_msie_T @[csrFile.scala 315:11]
          node _mie_ssie_T = bits(_T_174, 1, 1) @[csrFile.scala 316:18]
          mie.ssie <= _mie_ssie_T @[csrFile.scala 316:11]
        node _T_175 = eq(io.w_addr, UInt<12>("h144")) @[csr.scala 408:32]
        when _T_175 : @[csr.scala 408:44]
          wire tmp_3 : { wpri0 : UInt<54>, seip : UInt<1>, wpri1 : UInt<3>, stip : UInt<1>, wpri2 : UInt<3>, ssip : UInt<1>, wpri3 : UInt<1>} @[csrFile.scala 35:39]
          tmp_3.wpri3 <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_3.ssip <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_3.wpri2 <= UInt<3>("h0") @[csrFile.scala 35:39]
          tmp_3.stip <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_3.wpri1 <= UInt<3>("h0") @[csrFile.scala 35:39]
          tmp_3.seip <= UInt<1>("h0") @[csrFile.scala 35:39]
          tmp_3.wpri0 <= UInt<54>("h0") @[csrFile.scala 35:39]
          node _tmp_ssip_T = bits(writeData, 1, 1) @[csrFile.scala 119:29]
          tmp_3.ssip <= _tmp_ssip_T @[csrFile.scala 119:22]
          node lo_hi_10 = cat(tmp_3.wpri2, tmp_3.ssip) @[csrFile.scala 37:29]
          node lo_10 = cat(lo_hi_10, tmp_3.wpri3) @[csrFile.scala 37:29]
          node hi_lo_10 = cat(tmp_3.wpri1, tmp_3.stip) @[csrFile.scala 37:29]
          node hi_hi_10 = cat(tmp_3.wpri0, tmp_3.seip) @[csrFile.scala 37:29]
          node hi_12 = cat(hi_hi_10, hi_lo_10) @[csrFile.scala 37:29]
          node _T_176 = cat(hi_12, lo_10) @[csrFile.scala 37:29]
          node _mip_meip_T_1 = bits(_T_176, 11, 11) @[csrFile.scala 342:22]
          mip.meip <= _mip_meip_T_1 @[csrFile.scala 342:15]
          node _mip_seip_T_1 = bits(_T_176, 9, 9) @[csrFile.scala 343:18]
          mip.seip <= _mip_seip_T_1 @[csrFile.scala 343:11]
          node _mip_meip_T_2 = bits(_T_176, 7, 7) @[csrFile.scala 344:22]
          mip.meip <= _mip_meip_T_2 @[csrFile.scala 344:15]
          node _mip_stip_T_1 = bits(_T_176, 5, 5) @[csrFile.scala 345:18]
          mip.stip <= _mip_stip_T_1 @[csrFile.scala 345:11]
          node _mip_msip_T_1 = bits(_T_176, 3, 3) @[csrFile.scala 346:22]
          mip.msip <= _mip_msip_T_1 @[csrFile.scala 346:15]
          node _mip_ssip_T_1 = bits(_T_176, 1, 1) @[csrFile.scala 347:18]
          mip.ssip <= _mip_ssip_T_1 @[csrFile.scala 347:11]
        node _T_177 = eq(io.w_addr, UInt<12>("hb00")) @[csr.scala 409:32]
        when _T_177 : @[csr.scala 409:47]
          wire _mcycle_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _mcycle_WIRE_2 : UInt<64>
          _mcycle_WIRE_2 <= writeData
          node _mcycle_T = bits(_mcycle_WIRE_2, 63, 0) @[csrFile.scala 30:38]
          _mcycle_WIRE_1.data <= _mcycle_T @[csrFile.scala 30:38]
          mcycle.data <= _mcycle_WIRE_1.data @[csrFile.scala 30:22]
        node _T_178 = eq(io.w_addr, UInt<12>("hb02")) @[csr.scala 410:32]
        when _T_178 : @[csr.scala 410:49]
          wire _minstret_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _minstret_WIRE_2 : UInt<64>
          _minstret_WIRE_2 <= writeData
          node _minstret_T = bits(_minstret_WIRE_2, 63, 0) @[csrFile.scala 30:38]
          _minstret_WIRE_1.data <= _minstret_T @[csrFile.scala 30:38]
          minstret.data <= _minstret_WIRE_1.data @[csrFile.scala 30:22]
        node _T_179 = eq(io.w_addr, UInt<12>("h105")) @[csr.scala 411:32]
        when _T_179 : @[csr.scala 411:46]
          node _stvec_base_T = bits(writeData, 63, 2) @[csrFile.scala 133:29]
          stvec.base <= _stvec_base_T @[csrFile.scala 133:22]
          node _stvec_mode_T = bits(writeData, 0, 0) @[csrFile.scala 134:29]
          stvec.mode <= _stvec_mode_T @[csrFile.scala 134:22]
        node _T_180 = eq(io.w_addr, UInt<12>("h140")) @[csr.scala 412:32]
        when _T_180 : @[csr.scala 412:49]
          wire _sscratch_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _sscratch_WIRE_2 : UInt<64>
          _sscratch_WIRE_2 <= writeData
          node _sscratch_T = bits(_sscratch_WIRE_2, 63, 0) @[csrFile.scala 30:38]
          _sscratch_WIRE_1.data <= _sscratch_T @[csrFile.scala 30:38]
          sscratch.data <= _sscratch_WIRE_1.data @[csrFile.scala 30:22]
        node _T_181 = eq(io.w_addr, UInt<12>("h141")) @[csr.scala 413:32]
        when _T_181 : @[csr.scala 413:45]
          node _sepc_data_T_2 = bits(writeData, 63, 2) @[csrFile.scala 154:30]
          node _sepc_data_T_3 = cat(_sepc_data_T_2, UInt<2>("h0")) @[Cat.scala 31:58]
          sepc.data <= _sepc_data_T_3 @[csrFile.scala 154:22]
        node _T_182 = eq(io.w_addr, UInt<12>("h142")) @[csr.scala 414:32]
        when _T_182 : @[csr.scala 414:47]
          node _scause_int_T_1 = bits(writeData, 63, 63) @[csrFile.scala 169:18]
          scause.int <= _scause_int_T_1 @[csrFile.scala 169:11]
          node _scause_code_T_1 = bits(writeData, 3, 0) @[csrFile.scala 170:18]
          scause.code <= _scause_code_T_1 @[csrFile.scala 170:11]
        node _T_183 = eq(io.w_addr, UInt<12>("h143")) @[csr.scala 415:32]
        when _T_183 : @[csr.scala 415:46]
          wire _stval_WIRE_3 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _stval_WIRE_4 : UInt<64>
          _stval_WIRE_4 <= writeData
          node _stval_T_1 = bits(_stval_WIRE_4, 63, 0) @[csrFile.scala 30:38]
          _stval_WIRE_3.data <= _stval_T_1 @[csrFile.scala 30:38]
          stval.data <= _stval_WIRE_3.data @[csrFile.scala 30:22]
        node _T_184 = eq(io.w_addr, UInt<12>("h300")) @[csr.scala 417:32]
        when _T_184 : @[csr.scala 417:48]
          node _mstatus_sum_T_1 = bits(writeData, 18, 18) @[csrFile.scala 235:18]
          mstatus.sum <= _mstatus_sum_T_1 @[csrFile.scala 235:11]
          node _mstatus_mpp_T_1 = bits(writeData, 12, 11) @[csrFile.scala 236:18]
          mstatus.mpp <= _mstatus_mpp_T_1 @[csrFile.scala 236:11]
          node _mstatus_spp_T_2 = bits(writeData, 8, 8) @[csrFile.scala 237:18]
          mstatus.spp <= _mstatus_spp_T_2 @[csrFile.scala 237:11]
          node _mstatus_mpie_T_1 = bits(writeData, 7, 7) @[csrFile.scala 238:18]
          mstatus.mpie <= _mstatus_mpie_T_1 @[csrFile.scala 238:11]
          node _mstatus_spie_T_1 = bits(writeData, 5, 5) @[csrFile.scala 239:18]
          mstatus.spie <= _mstatus_spie_T_1 @[csrFile.scala 239:11]
          node _mstatus_mie_T_1 = bits(writeData, 3, 3) @[csrFile.scala 240:18]
          mstatus.mie <= _mstatus_mie_T_1 @[csrFile.scala 240:11]
          node _mstatus_sie_T_1 = bits(writeData, 1, 1) @[csrFile.scala 241:18]
          mstatus.sie <= _mstatus_sie_T_1 @[csrFile.scala 241:11]
        node _T_185 = eq(io.w_addr, UInt<12>("h302")) @[csr.scala 418:32]
        when _T_185 : @[csr.scala 418:48]
          node _medeleg_data_T = bits(writeData, 12, 12) @[csrFile.scala 270:49]
          node _medeleg_data_T_1 = bits(writeData, 9, 8) @[csrFile.scala 270:66]
          node _medeleg_data_T_2 = bits(writeData, 6, 6) @[csrFile.scala 271:29]
          node _medeleg_data_T_3 = bits(writeData, 4, 2) @[csrFile.scala 271:45]
          node _medeleg_data_T_4 = bits(writeData, 0, 0) @[csrFile.scala 271:64]
          node medeleg_data_lo_lo_hi = cat(_medeleg_data_T_3, UInt<1>("h0")) @[Cat.scala 31:58]
          node medeleg_data_lo_lo = cat(medeleg_data_lo_lo_hi, _medeleg_data_T_4) @[Cat.scala 31:58]
          node medeleg_data_lo_hi_hi = cat(UInt<1>("h0"), _medeleg_data_T_2) @[Cat.scala 31:58]
          node medeleg_data_lo_hi = cat(medeleg_data_lo_hi_hi, UInt<1>("h0")) @[Cat.scala 31:58]
          node medeleg_data_lo = cat(medeleg_data_lo_hi, medeleg_data_lo_lo) @[Cat.scala 31:58]
          node medeleg_data_hi_lo_hi = cat(_medeleg_data_T, UInt<2>("h0")) @[Cat.scala 31:58]
          node medeleg_data_hi_lo = cat(medeleg_data_hi_lo_hi, _medeleg_data_T_1) @[Cat.scala 31:58]
          node medeleg_data_hi_hi_hi = cat(UInt<1>("h0"), UInt<1>("h0")) @[Cat.scala 31:58]
          node medeleg_data_hi_hi = cat(medeleg_data_hi_hi_hi, UInt<1>("h0")) @[Cat.scala 31:58]
          node medeleg_data_hi = cat(medeleg_data_hi_hi, medeleg_data_hi_lo) @[Cat.scala 31:58]
          node _medeleg_data_T_5 = cat(medeleg_data_hi, medeleg_data_lo) @[Cat.scala 31:58]
          medeleg.data <= _medeleg_data_T_5 @[csrFile.scala 270:11]
        node _T_186 = eq(io.w_addr, UInt<12>("h303")) @[csr.scala 419:32]
        when _T_186 : @[csr.scala 419:48]
          node _mideleg_data_T = bits(writeData, 11, 11) @[csrFile.scala 285:29]
          node _mideleg_data_T_1 = bits(writeData, 9, 9) @[csrFile.scala 285:47]
          node _mideleg_data_T_2 = bits(writeData, 7, 7) @[csrFile.scala 285:63]
          node _mideleg_data_T_3 = bits(writeData, 5, 5) @[csrFile.scala 285:79]
          node _mideleg_data_T_4 = bits(writeData, 3, 3) @[csrFile.scala 285:95]
          node _mideleg_data_T_5 = bits(writeData, 1, 1) @[csrFile.scala 285:111]
          node mideleg_data_lo_lo_hi = cat(UInt<1>("h0"), _mideleg_data_T_5) @[Cat.scala 31:58]
          node mideleg_data_lo_lo = cat(mideleg_data_lo_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
          node mideleg_data_lo_hi_hi = cat(_mideleg_data_T_3, UInt<1>("h0")) @[Cat.scala 31:58]
          node mideleg_data_lo_hi = cat(mideleg_data_lo_hi_hi, _mideleg_data_T_4) @[Cat.scala 31:58]
          node mideleg_data_lo = cat(mideleg_data_lo_hi, mideleg_data_lo_lo) @[Cat.scala 31:58]
          node mideleg_data_hi_lo_hi = cat(UInt<1>("h0"), _mideleg_data_T_2) @[Cat.scala 31:58]
          node mideleg_data_hi_lo = cat(mideleg_data_hi_lo_hi, UInt<1>("h0")) @[Cat.scala 31:58]
          node mideleg_data_hi_hi_lo = cat(UInt<11>("h0"), _mideleg_data_T_1) @[Cat.scala 31:58]
          node mideleg_data_hi_hi_hi = cat(UInt<1>("h0"), _mideleg_data_T) @[Cat.scala 31:58]
          node mideleg_data_hi_hi = cat(mideleg_data_hi_hi_hi, mideleg_data_hi_hi_lo) @[Cat.scala 31:58]
          node mideleg_data_hi = cat(mideleg_data_hi_hi, mideleg_data_hi_lo) @[Cat.scala 31:58]
          node _mideleg_data_T_6 = cat(mideleg_data_hi, mideleg_data_lo) @[Cat.scala 31:58]
          mideleg.data <= _mideleg_data_T_6 @[csrFile.scala 285:11]
        node _T_187 = eq(io.w_addr, UInt<12>("h304")) @[csr.scala 420:32]
        when _T_187 : @[csr.scala 420:44]
          node _mie_meie_T_1 = bits(writeData, 11, 11) @[csrFile.scala 311:18]
          mie.meie <= _mie_meie_T_1 @[csrFile.scala 311:11]
          node _mie_seie_T_1 = bits(writeData, 9, 9) @[csrFile.scala 312:18]
          mie.seie <= _mie_seie_T_1 @[csrFile.scala 312:11]
          node _mie_mtie_T_1 = bits(writeData, 7, 7) @[csrFile.scala 313:18]
          mie.mtie <= _mie_mtie_T_1 @[csrFile.scala 313:11]
          node _mie_stie_T_1 = bits(writeData, 5, 5) @[csrFile.scala 314:18]
          mie.stie <= _mie_stie_T_1 @[csrFile.scala 314:11]
          node _mie_msie_T_1 = bits(writeData, 3, 3) @[csrFile.scala 315:18]
          mie.msie <= _mie_msie_T_1 @[csrFile.scala 315:11]
          node _mie_ssie_T_1 = bits(writeData, 1, 1) @[csrFile.scala 316:18]
          mie.ssie <= _mie_ssie_T_1 @[csrFile.scala 316:11]
        node _T_188 = eq(io.w_addr, UInt<12>("h305")) @[csr.scala 421:32]
        when _T_188 : @[csr.scala 421:46]
          node _mtvec_base_T = bits(writeData, 63, 2) @[csrFile.scala 362:18]
          mtvec.base <= _mtvec_base_T @[csrFile.scala 362:11]
          node _mtvec_mode_T = bits(writeData, 0, 0) @[csrFile.scala 363:18]
          mtvec.mode <= _mtvec_mode_T @[csrFile.scala 363:11]
        node _T_189 = eq(io.w_addr, UInt<12>("h340")) @[csr.scala 422:32]
        when _T_189 : @[csr.scala 422:49]
          wire _mscratch_WIRE_1 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _mscratch_WIRE_2 : UInt<64>
          _mscratch_WIRE_2 <= writeData
          node _mscratch_T = bits(_mscratch_WIRE_2, 63, 0) @[csrFile.scala 30:38]
          _mscratch_WIRE_1.data <= _mscratch_T @[csrFile.scala 30:38]
          mscratch.data <= _mscratch_WIRE_1.data @[csrFile.scala 30:22]
        node _T_190 = eq(io.w_addr, UInt<12>("h341")) @[csr.scala 423:32]
        when _T_190 : @[csr.scala 423:45]
          node _mepc_data_T_2 = bits(writeData, 63, 2) @[csrFile.scala 386:19]
          node _mepc_data_T_3 = cat(_mepc_data_T_2, UInt<2>("h0")) @[Cat.scala 31:58]
          mepc.data <= _mepc_data_T_3 @[csrFile.scala 386:11]
        node _T_191 = eq(io.w_addr, UInt<12>("h342")) @[csr.scala 424:32]
        when _T_191 : @[csr.scala 424:47]
          node _mcause_int_T_1 = bits(writeData, 63, 63) @[csrFile.scala 401:18]
          mcause.int <= _mcause_int_T_1 @[csrFile.scala 401:11]
          node _mcause_code_T_1 = bits(writeData, 3, 0) @[csrFile.scala 402:18]
          mcause.code <= _mcause_code_T_1 @[csrFile.scala 402:11]
        node _T_192 = eq(io.w_addr, UInt<12>("h343")) @[csr.scala 425:32]
        when _T_192 : @[csr.scala 425:46]
          wire _mtval_WIRE_3 : { data : UInt<64>} @[csrFile.scala 30:38]
          wire _mtval_WIRE_4 : UInt<64>
          _mtval_WIRE_4 <= writeData
          node _mtval_T_1 = bits(_mtval_WIRE_4, 63, 0) @[csrFile.scala 30:38]
          _mtval_WIRE_3.data <= _mtval_T_1 @[csrFile.scala 30:38]
          mtval.data <= _mtval_WIRE_3.data @[csrFile.scala 30:22]
    io.trapVec <= trapVec @[csr.scala 434:20]
    node _io_trap_T = or(hasExc, hasInt) @[csr.scala 435:27]
    node _io_trap_T_1 = or(_io_trap_T, io.isSret) @[csr.scala 435:37]
    node _io_trap_T_2 = or(_io_trap_T_1, io.isMret) @[csr.scala 435:50]
    io.trap <= _io_trap_T_2 @[csr.scala 435:17]

  extmodule gpr_ptr :
    input clock : Clock
    input reset : UInt<1>
    input regfile : UInt<64>[32]
    defname = gpr_ptr

  module Datapath :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip ctrl : { flip inst : UInt<32>, pc_sel : UInt<2>, A_sel : UInt<1>, B_sel : UInt<1>, wd_type : UInt<2>, imm_sel : UInt<3>, br_type : UInt<3>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, alu_op : UInt<4>, prv : UInt<1>, csr_cmd : UInt<3>, is_illegal : UInt<1>, is_kill : UInt<1>}}

    wire _fd_pipe_reg_WIRE : { inst : UInt<32>, pc : UInt<64>}
    _fd_pipe_reg_WIRE.pc <= UInt<1>("h0")
    _fd_pipe_reg_WIRE.inst <= UInt<32>("h13")
    reg fd_pipe_reg : { inst : UInt<32>, pc : UInt<64>}, clock with :
      reset => (reset, _fd_pipe_reg_WIRE) @[datapath.scala 174:34]
    wire _de_pipe_reg_WIRE : { alu_op : UInt<4>, pc : UInt<64>, inst : UInt<32>, imm : UInt<64>, rs1 : UInt<64>, src1_addr : UInt<64>, rs2 : UInt<64>, src2_addr : UInt<64>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, dest : UInt<5>, A_sel : UInt<1>, B_sel : UInt<1>, wd_type : UInt<2>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, is_kill : UInt<1>}
    _de_pipe_reg_WIRE.is_kill <= UInt<1>("h0")
    _de_pipe_reg_WIRE.csr_cmd is invalid
    _de_pipe_reg_WIRE.wb_en <= UInt<1>("h0")
    _de_pipe_reg_WIRE.wb_sel <= UInt<1>("h0")
    _de_pipe_reg_WIRE.ld_type <= UInt<1>("h0")
    _de_pipe_reg_WIRE.st_type <= UInt<1>("h0")
    _de_pipe_reg_WIRE.wd_type <= UInt<1>("h0")
    _de_pipe_reg_WIRE.B_sel <= UInt<1>("h0")
    _de_pipe_reg_WIRE.A_sel <= UInt<1>("h0")
    _de_pipe_reg_WIRE.dest <= UInt<1>("h0")
    _de_pipe_reg_WIRE.csr_write_data <= UInt<1>("h0")
    _de_pipe_reg_WIRE.csr_write_addr <= UInt<1>("h0")
    _de_pipe_reg_WIRE.csr_write_op <= UInt<1>("h0")
    _de_pipe_reg_WIRE.csr_read_data <= UInt<1>("h0")
    _de_pipe_reg_WIRE.src2_addr <= UInt<1>("h0")
    _de_pipe_reg_WIRE.rs2 <= UInt<1>("h0")
    _de_pipe_reg_WIRE.src1_addr <= UInt<1>("h0")
    _de_pipe_reg_WIRE.rs1 <= UInt<1>("h0")
    _de_pipe_reg_WIRE.imm <= UInt<1>("h0")
    _de_pipe_reg_WIRE.inst <= UInt<32>("h13")
    _de_pipe_reg_WIRE.pc <= UInt<1>("h0")
    _de_pipe_reg_WIRE.alu_op <= UInt<1>("h0")
    reg de_pipe_reg : { alu_op : UInt<4>, pc : UInt<64>, inst : UInt<32>, imm : UInt<64>, rs1 : UInt<64>, src1_addr : UInt<64>, rs2 : UInt<64>, src2_addr : UInt<64>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, dest : UInt<5>, A_sel : UInt<1>, B_sel : UInt<1>, wd_type : UInt<2>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, csr_cmd : UInt<3>, is_kill : UInt<1>}, clock with :
      reset => (reset, _de_pipe_reg_WIRE) @[datapath.scala 182:34]
    wire _em_pipe_reg_WIRE : { alu_out : UInt<64>, alu_sum : UInt<64>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, dest : UInt<5>, pc : UInt<64>, inst : UInt<32>, is_kill : UInt<1>}
    _em_pipe_reg_WIRE.is_kill <= UInt<1>("h0")
    _em_pipe_reg_WIRE.inst <= UInt<32>("h13")
    _em_pipe_reg_WIRE.pc <= UInt<1>("h0")
    _em_pipe_reg_WIRE.dest <= UInt<1>("h0")
    _em_pipe_reg_WIRE.wb_en <= UInt<1>("h0")
    _em_pipe_reg_WIRE.wb_sel <= UInt<1>("h0")
    _em_pipe_reg_WIRE.ld_type <= UInt<1>("h0")
    _em_pipe_reg_WIRE.st_type <= UInt<1>("h0")
    _em_pipe_reg_WIRE.csr_write_data <= UInt<1>("h0")
    _em_pipe_reg_WIRE.csr_write_addr <= UInt<1>("h0")
    _em_pipe_reg_WIRE.csr_write_op <= UInt<1>("h0")
    _em_pipe_reg_WIRE.csr_read_data <= UInt<1>("h0")
    _em_pipe_reg_WIRE.alu_sum <= UInt<1>("h0")
    _em_pipe_reg_WIRE.alu_out <= UInt<1>("h0")
    reg em_pipe_reg : { alu_out : UInt<64>, alu_sum : UInt<64>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, dest : UInt<5>, pc : UInt<64>, inst : UInt<32>, is_kill : UInt<1>}, clock with :
      reset => (reset, _em_pipe_reg_WIRE) @[datapath.scala 215:34]
    wire _mw_pipe_reg_WIRE : { load_data : UInt<64>, alu_out : UInt<64>, dest : UInt<5>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, pc : UInt<64>, inst : UInt<32>}
    _mw_pipe_reg_WIRE.inst <= UInt<32>("h13")
    _mw_pipe_reg_WIRE.pc <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.wb_en <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.wb_sel <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.ld_type <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.st_type <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.csr_write_data <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.csr_write_addr <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.csr_write_op <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.csr_read_data <= UInt<1>("h0")
    _mw_pipe_reg_WIRE.dest is invalid
    _mw_pipe_reg_WIRE.alu_out is invalid
    _mw_pipe_reg_WIRE.load_data <= UInt<1>("h0")
    reg mw_pipe_reg : { load_data : UInt<64>, alu_out : UInt<64>, dest : UInt<5>, csr_read_data : UInt<64>, csr_write_op : UInt<3>, csr_write_addr : UInt<12>, csr_write_data : UInt<64>, st_type : UInt<3>, ld_type : UInt<3>, wb_sel : UInt<2>, wb_en : UInt<1>, pc : UInt<64>, inst : UInt<32>}, clock with :
      reset => (reset, _mw_pipe_reg_WIRE) @[datapath.scala 240:34]
    inst alu of AluSimple @[datapath.scala 264:25]
    alu.clock <= clock
    alu.reset <= reset
    inst immGen of ImmGenWire @[datapath.scala 265:28]
    immGen.clock <= clock
    immGen.reset <= reset
    inst brCond of BrCondSimple @[datapath.scala 267:28]
    brCond.clock <= clock
    brCond.reset <= reset
    inst regFile of RegisterFile @[datapath.scala 268:29]
    regFile.clock <= clock
    regFile.reset <= reset
    inst imem of Mem @[datapath.scala 269:26]
    imem.wen is invalid
    imem.enable is invalid
    imem.rdata is invalid
    imem.mask is invalid
    imem.wdata is invalid
    imem.raddr is invalid
    imem.waddr is invalid
    imem.pc_data is invalid
    imem.pc_addr is invalid
    imem.reset is invalid
    imem.clock is invalid
    inst dmem of Mem_1 @[datapath.scala 270:26]
    dmem.wen is invalid
    dmem.enable is invalid
    dmem.rdata is invalid
    dmem.mask is invalid
    dmem.wdata is invalid
    dmem.raddr is invalid
    dmem.waddr is invalid
    dmem.pc_data is invalid
    dmem.pc_addr is invalid
    dmem.reset is invalid
    dmem.clock is invalid
    inst csr of CSR @[datapath.scala 271:25]
    csr.clock <= clock
    csr.reset <= reset
    wire jump_addr : UInt<64> @[datapath.scala 273:29]
    inst gpr_ptr of gpr_ptr @[datapath.scala 275:29]
    gpr_ptr.regfile is invalid
    gpr_ptr.reset is invalid
    gpr_ptr.clock is invalid
    regFile.io.raddr[2] <= UInt<1>("h0") @[datapath.scala 276:29]
    regFile.io.raddr[3] <= UInt<1>("h0") @[datapath.scala 278:37]
    gpr_ptr.regfile[0] <= regFile.io.rdata[3] @[datapath.scala 279:41]
    regFile.io.raddr[4] <= UInt<1>("h1") @[datapath.scala 278:37]
    gpr_ptr.regfile[1] <= regFile.io.rdata[4] @[datapath.scala 279:41]
    regFile.io.raddr[5] <= UInt<2>("h2") @[datapath.scala 278:37]
    gpr_ptr.regfile[2] <= regFile.io.rdata[5] @[datapath.scala 279:41]
    regFile.io.raddr[6] <= UInt<2>("h3") @[datapath.scala 278:37]
    gpr_ptr.regfile[3] <= regFile.io.rdata[6] @[datapath.scala 279:41]
    regFile.io.raddr[7] <= UInt<3>("h4") @[datapath.scala 278:37]
    gpr_ptr.regfile[4] <= regFile.io.rdata[7] @[datapath.scala 279:41]
    regFile.io.raddr[8] <= UInt<3>("h5") @[datapath.scala 278:37]
    gpr_ptr.regfile[5] <= regFile.io.rdata[8] @[datapath.scala 279:41]
    regFile.io.raddr[9] <= UInt<3>("h6") @[datapath.scala 278:37]
    gpr_ptr.regfile[6] <= regFile.io.rdata[9] @[datapath.scala 279:41]
    regFile.io.raddr[10] <= UInt<3>("h7") @[datapath.scala 278:37]
    gpr_ptr.regfile[7] <= regFile.io.rdata[10] @[datapath.scala 279:41]
    regFile.io.raddr[11] <= UInt<4>("h8") @[datapath.scala 278:37]
    gpr_ptr.regfile[8] <= regFile.io.rdata[11] @[datapath.scala 279:41]
    regFile.io.raddr[12] <= UInt<4>("h9") @[datapath.scala 278:37]
    gpr_ptr.regfile[9] <= regFile.io.rdata[12] @[datapath.scala 279:41]
    regFile.io.raddr[13] <= UInt<4>("ha") @[datapath.scala 278:37]
    gpr_ptr.regfile[10] <= regFile.io.rdata[13] @[datapath.scala 279:41]
    regFile.io.raddr[14] <= UInt<4>("hb") @[datapath.scala 278:37]
    gpr_ptr.regfile[11] <= regFile.io.rdata[14] @[datapath.scala 279:41]
    regFile.io.raddr[15] <= UInt<4>("hc") @[datapath.scala 278:37]
    gpr_ptr.regfile[12] <= regFile.io.rdata[15] @[datapath.scala 279:41]
    regFile.io.raddr[16] <= UInt<4>("hd") @[datapath.scala 278:37]
    gpr_ptr.regfile[13] <= regFile.io.rdata[16] @[datapath.scala 279:41]
    regFile.io.raddr[17] <= UInt<4>("he") @[datapath.scala 278:37]
    gpr_ptr.regfile[14] <= regFile.io.rdata[17] @[datapath.scala 279:41]
    regFile.io.raddr[18] <= UInt<4>("hf") @[datapath.scala 278:37]
    gpr_ptr.regfile[15] <= regFile.io.rdata[18] @[datapath.scala 279:41]
    regFile.io.raddr[19] <= UInt<5>("h10") @[datapath.scala 278:37]
    gpr_ptr.regfile[16] <= regFile.io.rdata[19] @[datapath.scala 279:41]
    regFile.io.raddr[20] <= UInt<5>("h11") @[datapath.scala 278:37]
    gpr_ptr.regfile[17] <= regFile.io.rdata[20] @[datapath.scala 279:41]
    regFile.io.raddr[21] <= UInt<5>("h12") @[datapath.scala 278:37]
    gpr_ptr.regfile[18] <= regFile.io.rdata[21] @[datapath.scala 279:41]
    regFile.io.raddr[22] <= UInt<5>("h13") @[datapath.scala 278:37]
    gpr_ptr.regfile[19] <= regFile.io.rdata[22] @[datapath.scala 279:41]
    regFile.io.raddr[23] <= UInt<5>("h14") @[datapath.scala 278:37]
    gpr_ptr.regfile[20] <= regFile.io.rdata[23] @[datapath.scala 279:41]
    regFile.io.raddr[24] <= UInt<5>("h15") @[datapath.scala 278:37]
    gpr_ptr.regfile[21] <= regFile.io.rdata[24] @[datapath.scala 279:41]
    regFile.io.raddr[25] <= UInt<5>("h16") @[datapath.scala 278:37]
    gpr_ptr.regfile[22] <= regFile.io.rdata[25] @[datapath.scala 279:41]
    regFile.io.raddr[26] <= UInt<5>("h17") @[datapath.scala 278:37]
    gpr_ptr.regfile[23] <= regFile.io.rdata[26] @[datapath.scala 279:41]
    regFile.io.raddr[27] <= UInt<5>("h18") @[datapath.scala 278:37]
    gpr_ptr.regfile[24] <= regFile.io.rdata[27] @[datapath.scala 279:41]
    regFile.io.raddr[28] <= UInt<5>("h19") @[datapath.scala 278:37]
    gpr_ptr.regfile[25] <= regFile.io.rdata[28] @[datapath.scala 279:41]
    regFile.io.raddr[29] <= UInt<5>("h1a") @[datapath.scala 278:37]
    gpr_ptr.regfile[26] <= regFile.io.rdata[29] @[datapath.scala 279:41]
    regFile.io.raddr[30] <= UInt<5>("h1b") @[datapath.scala 278:37]
    gpr_ptr.regfile[27] <= regFile.io.rdata[30] @[datapath.scala 279:41]
    regFile.io.raddr[31] <= UInt<5>("h1c") @[datapath.scala 278:37]
    gpr_ptr.regfile[28] <= regFile.io.rdata[31] @[datapath.scala 279:41]
    regFile.io.raddr[32] <= UInt<5>("h1d") @[datapath.scala 278:37]
    gpr_ptr.regfile[29] <= regFile.io.rdata[32] @[datapath.scala 279:41]
    regFile.io.raddr[33] <= UInt<5>("h1e") @[datapath.scala 278:37]
    gpr_ptr.regfile[30] <= regFile.io.rdata[33] @[datapath.scala 279:41]
    regFile.io.raddr[34] <= UInt<5>("h1f") @[datapath.scala 278:37]
    gpr_ptr.regfile[31] <= regFile.io.rdata[34] @[datapath.scala 279:41]
    gpr_ptr.clock <= clock @[datapath.scala 282:26]
    gpr_ptr.reset <= reset @[datapath.scala 283:26]
    csr.io.extern <= UInt<1>("h0") @[datapath.scala 285:23]
    csr.io.int_timer <= UInt<1>("h0") @[datapath.scala 286:26]
    csr.io.int_soft <= UInt<1>("h0") @[datapath.scala 287:25]
    imem.clock <= clock @[datapath.scala 289:23]
    imem.reset <= reset @[datapath.scala 290:23]
    dmem.clock <= clock @[datapath.scala 291:23]
    dmem.reset <= reset @[datapath.scala 292:23]
    csr.io.stall <= UInt<1>("h0") @[datapath.scala 294:22]
    node flush_fd = bits(csr.io.flush_mask, 0, 0) @[datapath.scala 308:41]
    node flush_de = bits(csr.io.flush_mask, 1, 1) @[datapath.scala 309:41]
    node flush_em = bits(csr.io.flush_mask, 2, 2) @[datapath.scala 310:41]
    node flush_mw = bits(csr.io.flush_mask, 3, 3) @[datapath.scala 311:41]
    node _started_T = bits(reset, 0, 0) @[datapath.scala 314:37]
    reg started : UInt<1>, clock with :
      reset => (UInt<1>("h0"), started) @[datapath.scala 314:30]
    started <= _started_T @[datapath.scala 314:30]
    node _pc_T = sub(UInt<64>("h80000000"), UInt<3>("h4")) @[datapath.scala 316:46]
    node _pc_T_1 = tail(_pc_T, 1) @[datapath.scala 316:46]
    reg pc : UInt, clock with :
      reset => (reset, _pc_T_1) @[datapath.scala 316:25]
    node _next_pc_T = add(pc, UInt<3>("h4")) @[datapath.scala 318:20]
    node _next_pc_T_1 = tail(_next_pc_T, 1) @[datapath.scala 318:20]
    node _next_pc_T_2 = eq(io.ctrl.pc_sel, UInt<2>("h3")) @[datapath.scala 321:33]
    node _next_pc_T_3 = eq(io.ctrl.pc_sel, UInt<2>("h1")) @[datapath.scala 322:34]
    node _next_pc_T_4 = or(_next_pc_T_3, brCond.io.taken) @[datapath.scala 322:46]
    node _next_pc_T_5 = dshr(jump_addr, UInt<1>("h1")) @[datapath.scala 322:81]
    node _next_pc_T_6 = dshl(_next_pc_T_5, UInt<1>("h1")) @[datapath.scala 322:88]
    node _next_pc_T_7 = eq(io.ctrl.pc_sel, UInt<2>("h2")) @[datapath.scala 323:33]
    node _next_pc_T_8 = mux(_next_pc_T_7, pc, _next_pc_T_1) @[Mux.scala 101:16]
    node _next_pc_T_9 = mux(_next_pc_T_4, _next_pc_T_6, _next_pc_T_8) @[Mux.scala 101:16]
    node _next_pc_T_10 = mux(_next_pc_T_2, csr.io.trapVec, _next_pc_T_9) @[Mux.scala 101:16]
    node next_pc = mux(csr.io.trap, csr.io.trapVec, _next_pc_T_10) @[Mux.scala 101:16]
    node _inst_T = or(started, io.ctrl.is_kill) @[datapath.scala 327:32]
    node _inst_T_1 = or(_inst_T, brCond.io.taken) @[datapath.scala 327:51]
    node _inst_T_2 = or(_inst_T_1, csr.io.trap) @[datapath.scala 327:70]
    node inst = mux(_inst_T_2, UInt<32>("h13"), imem.rdata) @[datapath.scala 327:23]
    pc <= next_pc @[datapath.scala 331:12]
    imem.raddr <= next_pc @[datapath.scala 332:23]
    when flush_fd : @[datapath.scala 339:23]
      fd_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 340:32]
      fd_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 341:34]
    else :
      node _T = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 343:20]
      when _T : @[datapath.scala 343:27]
        fd_pipe_reg.pc <= next_pc @[datapath.scala 344:32]
        fd_pipe_reg.inst <= inst @[datapath.scala 345:34]
    io.ctrl.inst <= fd_pipe_reg.inst @[datapath.scala 350:22]
    node src1_addr = bits(fd_pipe_reg.inst, 19, 15) @[datapath.scala 351:41]
    node src2_addr = bits(fd_pipe_reg.inst, 24, 20) @[datapath.scala 352:41]
    node dest_addr = bits(fd_pipe_reg.inst, 11, 7) @[datapath.scala 353:41]
    regFile.io.raddr[0] <= src1_addr @[datapath.scala 354:29]
    regFile.io.raddr[1] <= src2_addr @[datapath.scala 355:33]
    immGen.io.inst <= fd_pipe_reg.inst @[datapath.scala 359:24]
    immGen.io.sel <= io.ctrl.imm_sel @[datapath.scala 360:23]
    brCond.io.br_type <= io.ctrl.br_type @[datapath.scala 363:27]
    brCond.io.rs1 <= regFile.io.rdata[0] @[datapath.scala 364:23]
    brCond.io.rs2 <= regFile.io.rdata[1] @[datapath.scala 365:23]
    node _jump_addr_T = eq(io.ctrl.B_sel, UInt<1>("h1")) @[datapath.scala 366:57]
    node _jump_addr_T_1 = eq(io.ctrl.B_sel, UInt<1>("h0")) @[datapath.scala 367:99]
    node _jump_addr_T_2 = mux(_jump_addr_T_1, immGen.io.out, UInt<1>("h0")) @[datapath.scala 367:84]
    node _jump_addr_T_3 = mux(_jump_addr_T, regFile.io.rdata[1], _jump_addr_T_2) @[datapath.scala 366:42]
    node _jump_addr_T_4 = add(fd_pipe_reg.pc, _jump_addr_T_3) @[datapath.scala 366:37]
    node _jump_addr_T_5 = tail(_jump_addr_T_4, 1) @[datapath.scala 366:37]
    jump_addr <= _jump_addr_T_5 @[datapath.scala 366:19]
    node _csr_op_T = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 373:58]
    node _csr_op_T_1 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 373:84]
    node _csr_op_T_2 = and(_csr_op_T, _csr_op_T_1) @[datapath.scala 373:70]
    node _csr_op_T_3 = eq(io.ctrl.csr_cmd, UInt<2>("h1")) @[datapath.scala 374:61]
    node _csr_op_T_4 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 375:70]
    node _csr_op_T_5 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 375:96]
    node _csr_op_T_6 = and(_csr_op_T_4, _csr_op_T_5) @[datapath.scala 375:82]
    node _csr_op_T_7 = eq(io.ctrl.csr_cmd, UInt<2>("h3")) @[datapath.scala 376:77]
    node _csr_op_T_8 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 377:86]
    node _csr_op_T_9 = eq(dest_addr, UInt<1>("h0")) @[datapath.scala 377:112]
    node _csr_op_T_10 = and(_csr_op_T_8, _csr_op_T_9) @[datapath.scala 377:98]
    node _csr_op_T_11 = eq(io.ctrl.csr_cmd, UInt<2>("h2")) @[datapath.scala 378:93]
    node _csr_op_T_12 = mux(_csr_op_T_11, UInt<3>("h4"), UInt<3>("h0")) @[datapath.scala 378:76]
    node _csr_op_T_13 = mux(_csr_op_T_10, UInt<3>("h1"), _csr_op_T_12) @[datapath.scala 377:68]
    node _csr_op_T_14 = mux(_csr_op_T_7, UInt<3>("h5"), _csr_op_T_13) @[datapath.scala 376:60]
    node _csr_op_T_15 = mux(_csr_op_T_6, UInt<3>("h1"), _csr_op_T_14) @[datapath.scala 375:52]
    node _csr_op_T_16 = mux(_csr_op_T_3, UInt<3>("h3"), _csr_op_T_15) @[datapath.scala 374:44]
    node csr_op = mux(_csr_op_T_2, UInt<3>("h2"), _csr_op_T_16) @[datapath.scala 372:25]
    csr.io.r_op <= csr_op @[datapath.scala 385:21]
    node _csr_io_r_addr_T = bits(de_pipe_reg.inst, 31, 20) @[datapath.scala 386:42]
    csr.io.r_addr <= _csr_io_r_addr_T @[datapath.scala 386:23]
    csr.io.inst_mode <= io.ctrl.prv @[datapath.scala 387:26]
    node _csr_io_illegal_inst_T = mux(io.ctrl.is_illegal, fd_pipe_reg.inst, UInt<1>("h0")) @[datapath.scala 388:35]
    csr.io.illegal_inst <= _csr_io_illegal_inst_T @[datapath.scala 388:29]
    node _csr_io_fetch_misalign_T = and(de_pipe_reg.pc, UInt<2>("h3")) @[datapath.scala 390:50]
    node _csr_io_fetch_misalign_T_1 = eq(_csr_io_fetch_misalign_T, UInt<1>("h0")) @[datapath.scala 390:57]
    csr.io.fetch_misalign <= _csr_io_fetch_misalign_T_1 @[datapath.scala 390:31]
    csr.io.pc_fetch_misalign <= de_pipe_reg.pc @[datapath.scala 391:34]
    node csr_write_addr = bits(inst, 11, 7) @[datapath.scala 398:34]
    when flush_de : @[datapath.scala 400:23]
      de_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 401:34]
      de_pipe_reg.alu_op <= UInt<1>("h0") @[datapath.scala 402:36]
      de_pipe_reg.A_sel <= UInt<1>("h0") @[datapath.scala 403:35]
      de_pipe_reg.B_sel <= UInt<1>("h0") @[datapath.scala 404:35]
      de_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 405:43]
      de_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 407:42]
      de_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 408:44]
      de_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 409:44]
      de_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 410:32]
      de_pipe_reg.imm <= UInt<1>("h0") @[datapath.scala 411:33]
      de_pipe_reg.rs1 <= UInt<1>("h0") @[datapath.scala 412:33]
      de_pipe_reg.src1_addr <= UInt<1>("h0") @[datapath.scala 413:39]
      de_pipe_reg.rs2 <= UInt<1>("h0") @[datapath.scala 414:33]
      de_pipe_reg.src2_addr <= UInt<1>("h0") @[datapath.scala 415:39]
      de_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 416:34]
      de_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 417:37]
      de_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 418:37]
      de_pipe_reg.wd_type <= UInt<2>("h0") @[datapath.scala 419:37]
      de_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 420:36]
      de_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 421:35]
      de_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 424:41]
    else :
      node _T_1 = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 427:20]
      when _T_1 : @[datapath.scala 427:27]
        de_pipe_reg.inst <= fd_pipe_reg.inst @[datapath.scala 428:34]
        de_pipe_reg.alu_op <= io.ctrl.alu_op @[datapath.scala 429:36]
        de_pipe_reg.A_sel <= io.ctrl.A_sel @[datapath.scala 430:35]
        de_pipe_reg.B_sel <= io.ctrl.B_sel @[datapath.scala 431:35]
        de_pipe_reg.csr_read_data <= csr.io.r_data @[datapath.scala 432:43]
        de_pipe_reg.csr_write_op <= csr_op @[datapath.scala 434:42]
        de_pipe_reg.csr_write_data <= regFile.io.rdata[1] @[datapath.scala 435:44]
        de_pipe_reg.csr_write_addr <= csr_write_addr @[datapath.scala 436:44]
        de_pipe_reg.pc <= fd_pipe_reg.pc @[datapath.scala 437:32]
        de_pipe_reg.imm <= immGen.io.out @[datapath.scala 438:33]
        de_pipe_reg.rs1 <= regFile.io.rdata[0] @[datapath.scala 439:33]
        de_pipe_reg.src1_addr <= src1_addr @[datapath.scala 440:39]
        de_pipe_reg.rs2 <= regFile.io.rdata[1] @[datapath.scala 441:33]
        de_pipe_reg.src2_addr <= src2_addr @[datapath.scala 442:39]
        de_pipe_reg.dest <= dest_addr @[datapath.scala 443:34]
        de_pipe_reg.st_type <= io.ctrl.st_type @[datapath.scala 444:37]
        de_pipe_reg.ld_type <= io.ctrl.ld_type @[datapath.scala 445:37]
        de_pipe_reg.wd_type <= io.ctrl.wd_type @[datapath.scala 446:37]
        de_pipe_reg.wb_sel <= io.ctrl.wb_sel @[datapath.scala 447:36]
        de_pipe_reg.wb_en <= io.ctrl.wb_en @[datapath.scala 448:35]
        de_pipe_reg.is_kill <= io.ctrl.is_kill @[datapath.scala 451:41]
    wire src1_data : UInt<64>
    src1_data <= UInt<64>("h0")
    wire src2_data : UInt<64>
    src2_data <= UInt<64>("h0")
    node _T_2 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 460:59]
    node _T_3 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 460:107]
    node _T_4 = or(_T_2, _T_3) @[datapath.scala 460:81]
    node _T_5 = and(em_pipe_reg.wb_en, _T_4) @[datapath.scala 460:32]
    when _T_5 : @[datapath.scala 460:130]
      node _T_6 = eq(de_pipe_reg.src1_addr, em_pipe_reg.dest) @[datapath.scala 461:44]
      when _T_6 : @[datapath.scala 461:65]
        node _src1_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 462:61]
        node _src1_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 463:72]
        node _src1_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 463:99]
        node _src1_data_T_3 = tail(_src1_data_T_2, 1) @[datapath.scala 463:99]
        node _src1_data_T_4 = eq(em_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 464:80]
        node _src1_data_T_5 = mux(_src1_data_T_4, em_pipe_reg.csr_read_data, dmem.rdata) @[datapath.scala 464:60]
        node _src1_data_T_6 = mux(_src1_data_T_1, _src1_data_T_3, _src1_data_T_5) @[datapath.scala 463:52]
        node _src1_data_T_7 = mux(_src1_data_T, em_pipe_reg.alu_out, _src1_data_T_6) @[datapath.scala 462:41]
        src1_data <= _src1_data_T_7 @[datapath.scala 462:35]
      node _T_7 = eq(de_pipe_reg.src2_addr, em_pipe_reg.dest) @[datapath.scala 466:44]
      when _T_7 : @[datapath.scala 466:65]
        node _src2_data_T = eq(em_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 467:61]
        node _src2_data_T_1 = eq(em_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 468:72]
        node _src2_data_T_2 = add(em_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 468:99]
        node _src2_data_T_3 = tail(_src2_data_T_2, 1) @[datapath.scala 468:99]
        node _src2_data_T_4 = eq(em_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 469:80]
        node _src2_data_T_5 = mux(_src2_data_T_4, em_pipe_reg.csr_read_data, dmem.rdata) @[datapath.scala 469:60]
        node _src2_data_T_6 = mux(_src2_data_T_1, _src2_data_T_3, _src2_data_T_5) @[datapath.scala 468:52]
        node _src2_data_T_7 = mux(_src2_data_T, em_pipe_reg.alu_out, _src2_data_T_6) @[datapath.scala 467:41]
        src2_data <= _src2_data_T_7 @[datapath.scala 467:35]
    else :
      node _T_8 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 471:64]
      node _T_9 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 471:112]
      node _T_10 = or(_T_8, _T_9) @[datapath.scala 471:86]
      node _T_11 = and(mw_pipe_reg.wb_en, _T_10) @[datapath.scala 471:38]
      when _T_11 : @[datapath.scala 471:135]
        node _T_12 = eq(de_pipe_reg.src1_addr, mw_pipe_reg.dest) @[datapath.scala 472:44]
        when _T_12 : @[datapath.scala 472:65]
          node _src1_data_T_8 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 473:61]
          node _src1_data_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 474:72]
          node _src1_data_T_10 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 474:99]
          node _src1_data_T_11 = tail(_src1_data_T_10, 1) @[datapath.scala 474:99]
          node _src1_data_T_12 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 475:80]
          node _src1_data_T_13 = mux(_src1_data_T_12, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 475:60]
          node _src1_data_T_14 = mux(_src1_data_T_9, _src1_data_T_11, _src1_data_T_13) @[datapath.scala 474:52]
          node _src1_data_T_15 = mux(_src1_data_T_8, mw_pipe_reg.alu_out, _src1_data_T_14) @[datapath.scala 473:41]
          src1_data <= _src1_data_T_15 @[datapath.scala 473:35]
        node _T_13 = eq(de_pipe_reg.src2_addr, mw_pipe_reg.dest) @[datapath.scala 477:44]
        when _T_13 : @[datapath.scala 477:65]
          node _src2_data_T_8 = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 478:61]
          node _src2_data_T_9 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 479:72]
          node _src2_data_T_10 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 479:99]
          node _src2_data_T_11 = tail(_src2_data_T_10, 1) @[datapath.scala 479:99]
          node _src2_data_T_12 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 480:80]
          node _src2_data_T_13 = mux(_src2_data_T_12, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 480:60]
          node _src2_data_T_14 = mux(_src2_data_T_9, _src2_data_T_11, _src2_data_T_13) @[datapath.scala 479:52]
          node _src2_data_T_15 = mux(_src2_data_T_8, mw_pipe_reg.alu_out, _src2_data_T_14) @[datapath.scala 478:41]
          src2_data <= _src2_data_T_15 @[datapath.scala 478:35]
      else :
        src1_data <= de_pipe_reg.rs1 @[datapath.scala 483:27]
        src2_data <= de_pipe_reg.rs2 @[datapath.scala 484:27]
    alu.io.alu_op <= de_pipe_reg.alu_op @[datapath.scala 487:23]
    alu.io.width_type <= de_pipe_reg.wd_type @[datapath.scala 488:27]
    node _A_data_T = bits(de_pipe_reg.A_sel, 0, 0) @[datapath.scala 489:44]
    node A_data = mux(_A_data_T, src1_data, de_pipe_reg.pc) @[datapath.scala 489:25]
    node _B_data_T = bits(de_pipe_reg.B_sel, 0, 0) @[datapath.scala 490:44]
    node B_data = mux(_B_data_T, src2_data, de_pipe_reg.imm) @[datapath.scala 490:25]
    node _alu_io_A_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 491:45]
    node _alu_io_A_T_1 = bits(A_data, 31, 0) @[datapath.scala 491:60]
    node _alu_io_A_T_2 = mux(_alu_io_A_T, _alu_io_A_T_1, A_data) @[datapath.scala 491:24]
    alu.io.A <= _alu_io_A_T_2 @[datapath.scala 491:18]
    node _alu_io_B_T = eq(de_pipe_reg.wd_type, UInt<2>("h1")) @[datapath.scala 492:45]
    node _alu_io_B_T_1 = bits(B_data, 31, 0) @[datapath.scala 492:60]
    node _alu_io_B_T_2 = mux(_alu_io_B_T, _alu_io_B_T_1, B_data) @[datapath.scala 492:24]
    alu.io.B <= _alu_io_B_T_2 @[datapath.scala 492:18]
    node _csr_io_store_misalign_T = neq(de_pipe_reg.st_type, UInt<3>("h0")) @[datapath.scala 497:55]
    node _csr_io_store_misalign_T_1 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 500:110]
    node _csr_io_store_misalign_T_2 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 501:110]
    node _csr_io_store_misalign_T_3 = bits(alu.io.out, 0, 0) @[datapath.scala 501:132]
    node _csr_io_store_misalign_T_4 = neq(_csr_io_store_misalign_T_3, UInt<1>("h0")) @[datapath.scala 501:136]
    node _csr_io_store_misalign_T_5 = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 502:110]
    node _csr_io_store_misalign_T_6 = bits(alu.io.out, 1, 0) @[datapath.scala 502:132]
    node _csr_io_store_misalign_T_7 = neq(_csr_io_store_misalign_T_6, UInt<1>("h0")) @[datapath.scala 502:139]
    node _csr_io_store_misalign_T_8 = eq(de_pipe_reg.st_type, UInt<3>("h4")) @[datapath.scala 503:110]
    node _csr_io_store_misalign_T_9 = bits(alu.io.out, 2, 0) @[datapath.scala 503:132]
    node _csr_io_store_misalign_T_10 = neq(_csr_io_store_misalign_T_9, UInt<1>("h0")) @[datapath.scala 503:139]
    node _csr_io_store_misalign_T_11 = mux(_csr_io_store_misalign_T_8, _csr_io_store_misalign_T_10, UInt<1>("h0")) @[Mux.scala 101:16]
    node _csr_io_store_misalign_T_12 = mux(_csr_io_store_misalign_T_5, _csr_io_store_misalign_T_7, _csr_io_store_misalign_T_11) @[Mux.scala 101:16]
    node _csr_io_store_misalign_T_13 = mux(_csr_io_store_misalign_T_2, _csr_io_store_misalign_T_4, _csr_io_store_misalign_T_12) @[Mux.scala 101:16]
    node _csr_io_store_misalign_T_14 = mux(_csr_io_store_misalign_T_1, UInt<1>("h0"), _csr_io_store_misalign_T_13) @[Mux.scala 101:16]
    node _csr_io_store_misalign_T_15 = and(_csr_io_store_misalign_T, _csr_io_store_misalign_T_14) @[datapath.scala 497:67]
    csr.io.store_misalign <= _csr_io_store_misalign_T_15 @[datapath.scala 497:31]
    node _csr_io_load_misalign_T = neq(de_pipe_reg.ld_type, UInt<3>("h0")) @[datapath.scala 506:54]
    node _csr_io_load_misalign_T_1 = eq(de_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 509:110]
    node _csr_io_load_misalign_T_2 = eq(de_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 509:143]
    node _csr_io_load_misalign_T_3 = or(_csr_io_load_misalign_T_1, _csr_io_load_misalign_T_2) @[datapath.scala 509:120]
    node _csr_io_load_misalign_T_4 = eq(de_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 510:110]
    node _csr_io_load_misalign_T_5 = eq(de_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 510:143]
    node _csr_io_load_misalign_T_6 = or(_csr_io_load_misalign_T_4, _csr_io_load_misalign_T_5) @[datapath.scala 510:120]
    node _csr_io_load_misalign_T_7 = bits(alu.io.out, 0, 0) @[datapath.scala 510:166]
    node _csr_io_load_misalign_T_8 = neq(_csr_io_load_misalign_T_7, UInt<1>("h0")) @[datapath.scala 510:170]
    node _csr_io_load_misalign_T_9 = eq(de_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 511:110]
    node _csr_io_load_misalign_T_10 = and(de_pipe_reg.ld_type, UInt<15>("h707f")) @[datapath.scala 511:143]
    node _csr_io_load_misalign_T_11 = eq(UInt<15>("h6003"), _csr_io_load_misalign_T_10) @[datapath.scala 511:143]
    node _csr_io_load_misalign_T_12 = or(_csr_io_load_misalign_T_9, _csr_io_load_misalign_T_11) @[datapath.scala 511:120]
    node _csr_io_load_misalign_T_13 = bits(alu.io.out, 1, 0) @[datapath.scala 511:164]
    node _csr_io_load_misalign_T_14 = neq(_csr_io_load_misalign_T_13, UInt<1>("h0")) @[datapath.scala 511:171]
    node _csr_io_load_misalign_T_15 = eq(de_pipe_reg.ld_type, UInt<3>("h7")) @[datapath.scala 512:110]
    node _csr_io_load_misalign_T_16 = bits(alu.io.out, 2, 0) @[datapath.scala 512:132]
    node _csr_io_load_misalign_T_17 = neq(_csr_io_load_misalign_T_16, UInt<1>("h0")) @[datapath.scala 512:138]
    node _csr_io_load_misalign_T_18 = mux(_csr_io_load_misalign_T_15, _csr_io_load_misalign_T_17, UInt<1>("h0")) @[Mux.scala 101:16]
    node _csr_io_load_misalign_T_19 = mux(_csr_io_load_misalign_T_12, _csr_io_load_misalign_T_14, _csr_io_load_misalign_T_18) @[Mux.scala 101:16]
    node _csr_io_load_misalign_T_20 = mux(_csr_io_load_misalign_T_6, _csr_io_load_misalign_T_8, _csr_io_load_misalign_T_19) @[Mux.scala 101:16]
    node _csr_io_load_misalign_T_21 = mux(_csr_io_load_misalign_T_3, UInt<1>("h0"), _csr_io_load_misalign_T_20) @[Mux.scala 101:16]
    node _csr_io_load_misalign_T_22 = and(_csr_io_load_misalign_T, _csr_io_load_misalign_T_21) @[datapath.scala 506:66]
    csr.io.load_misalign <= _csr_io_load_misalign_T_22 @[datapath.scala 506:30]
    csr.io.load_misalign_addr <= alu.io.sum @[datapath.scala 514:35]
    csr.io.store_misalign_addr <= alu.io.sum @[datapath.scala 515:36]
    when flush_em : @[datapath.scala 517:23]
      em_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 518:34]
      em_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 519:34]
      em_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 520:37]
      em_pipe_reg.alu_sum <= UInt<1>("h0") @[datapath.scala 521:37]
      em_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 522:43]
      em_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 523:42]
      em_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 524:44]
      em_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 525:44]
      em_pipe_reg.st_type <= UInt<3>("h0") @[datapath.scala 526:37]
      em_pipe_reg.ld_type <= UInt<3>("h0") @[datapath.scala 527:37]
      em_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 528:36]
      em_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 529:35]
      em_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 531:32]
      em_pipe_reg.is_kill <= UInt<1>("h0") @[datapath.scala 533:37]
    else :
      node _T_14 = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 537:20]
      when _T_14 : @[datapath.scala 537:27]
        em_pipe_reg.inst <= de_pipe_reg.inst @[datapath.scala 538:34]
        em_pipe_reg.dest <= de_pipe_reg.dest @[datapath.scala 539:34]
        em_pipe_reg.alu_out <= alu.io.out @[datapath.scala 540:37]
        em_pipe_reg.alu_sum <= alu.io.sum @[datapath.scala 541:37]
        em_pipe_reg.csr_read_data <= de_pipe_reg.csr_read_data @[datapath.scala 542:43]
        em_pipe_reg.csr_write_op <= de_pipe_reg.csr_write_op @[datapath.scala 543:42]
        em_pipe_reg.csr_write_addr <= de_pipe_reg.csr_write_addr @[datapath.scala 544:44]
        em_pipe_reg.csr_write_data <= de_pipe_reg.csr_write_data @[datapath.scala 545:44]
        em_pipe_reg.st_type <= de_pipe_reg.st_type @[datapath.scala 546:37]
        em_pipe_reg.ld_type <= de_pipe_reg.ld_type @[datapath.scala 547:37]
        em_pipe_reg.wb_sel <= de_pipe_reg.wb_sel @[datapath.scala 548:36]
        em_pipe_reg.wb_en <= de_pipe_reg.wb_en @[datapath.scala 549:35]
        em_pipe_reg.pc <= de_pipe_reg.pc @[datapath.scala 551:32]
        em_pipe_reg.is_kill <= de_pipe_reg.is_kill @[datapath.scala 553:37]
    node _dmem_io_enable_T = orr(de_pipe_reg.st_type) @[datapath.scala 574:48]
    node _dmem_io_enable_T_1 = orr(de_pipe_reg.ld_type) @[datapath.scala 574:77]
    node _dmem_io_enable_T_2 = or(_dmem_io_enable_T, _dmem_io_enable_T_1) @[datapath.scala 574:53]
    dmem.enable <= _dmem_io_enable_T_2 @[datapath.scala 574:24]
    node _dmem_io_wen_T = orr(de_pipe_reg.st_type) @[datapath.scala 575:44]
    dmem.wen <= _dmem_io_wen_T @[datapath.scala 575:21]
    node _dmem_io_raddr_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 576:30]
    node _dmem_io_raddr_T_1 = mux(_dmem_io_raddr_T, em_pipe_reg.alu_sum, alu.io.sum) @[datapath.scala 576:29]
    dmem.raddr <= _dmem_io_raddr_T_1 @[datapath.scala 576:23]
    node _dmem_io_waddr_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 577:30]
    node _dmem_io_waddr_T_1 = mux(_dmem_io_waddr_T, em_pipe_reg.alu_sum, alu.io.sum) @[datapath.scala 577:29]
    dmem.waddr <= _dmem_io_waddr_T_1 @[datapath.scala 577:23]
    node _dmem_io_wdata_T = bits(alu.io.out, 2, 0) @[datapath.scala 578:54]
    node _dmem_io_wdata_T_1 = dshl(_dmem_io_wdata_T, UInt<2>("h3")) @[datapath.scala 578:61]
    node _dmem_io_wdata_T_2 = dshl(de_pipe_reg.rs2, _dmem_io_wdata_T_1) @[datapath.scala 578:43]
    node _dmem_io_wdata_T_3 = bits(_dmem_io_wdata_T_2, 63, 0) @[datapath.scala 578:69]
    dmem.wdata <= _dmem_io_wdata_T_3 @[datapath.scala 578:23]
    node _st_mask_T = eq(de_pipe_reg.st_type, UInt<3>("h1")) @[datapath.scala 579:47]
    node _st_mask_T_1 = eq(de_pipe_reg.st_type, UInt<3>("h2")) @[datapath.scala 580:73]
    node _st_mask_T_2 = eq(de_pipe_reg.st_type, UInt<3>("h3")) @[datapath.scala 581:81]
    node _st_mask_T_3 = mux(_st_mask_T_2, UInt<1>("h1"), UInt<8>("hff")) @[datapath.scala 581:60]
    node _st_mask_T_4 = mux(_st_mask_T_1, UInt<2>("h3"), _st_mask_T_3) @[datapath.scala 580:52]
    node st_mask = mux(_st_mask_T, UInt<4>("hf"), _st_mask_T_4) @[datapath.scala 579:26]
    node _dmem_io_mask_T = eq(st_mask, UInt<8>("hff")) @[datapath.scala 585:37]
    node _dmem_io_mask_T_1 = bits(st_mask, 7, 0) @[datapath.scala 585:63]
    node _dmem_io_mask_T_2 = bits(alu.io.out, 2, 0) @[datapath.scala 585:90]
    node _dmem_io_mask_T_3 = dshl(st_mask, _dmem_io_mask_T_2) @[datapath.scala 585:80]
    node _dmem_io_mask_T_4 = bits(_dmem_io_mask_T_3, 7, 0) @[datapath.scala 585:96]
    node _dmem_io_mask_T_5 = mux(_dmem_io_mask_T, _dmem_io_mask_T_1, _dmem_io_mask_T_4) @[datapath.scala 585:28]
    dmem.mask <= _dmem_io_mask_T_5 @[datapath.scala 585:22]
    node _load_data_T = and(alu.io.out, UInt<3>("h7")) @[datapath.scala 586:52]
    node _load_data_T_1 = dshl(_load_data_T, UInt<2>("h3")) @[datapath.scala 586:63]
    node load_data = dshr(dmem.rdata, _load_data_T_1) @[datapath.scala 586:39]
    node _load_data_ext_T = eq(em_pipe_reg.ld_type, UInt<3>("h1")) @[datapath.scala 587:53]
    node _load_data_ext_T_1 = bits(load_data, 31, 31) @[datapath.scala 587:81]
    node _load_data_ext_T_2 = bits(_load_data_ext_T_1, 0, 0) @[datapath.scala 587:86]
    node _load_data_ext_T_3 = mux(_load_data_ext_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[datapath.scala 587:71]
    node _load_data_ext_T_4 = bits(load_data, 31, 0) @[datapath.scala 587:130]
    node _load_data_ext_T_5 = cat(_load_data_ext_T_3, _load_data_ext_T_4) @[Cat.scala 31:58]
    node _load_data_ext_T_6 = eq(em_pipe_reg.ld_type, UInt<3>("h6")) @[datapath.scala 588:81]
    node _load_data_ext_T_7 = mux(UInt<1>("h0"), UInt<32>("hffffffff"), UInt<32>("h0")) @[Bitwise.scala 74:12]
    node _load_data_ext_T_8 = bits(load_data, 31, 0) @[datapath.scala 588:121]
    node _load_data_ext_T_9 = cat(_load_data_ext_T_7, _load_data_ext_T_8) @[Cat.scala 31:58]
    node _load_data_ext_T_10 = eq(em_pipe_reg.ld_type, UInt<3>("h2")) @[datapath.scala 589:89]
    node _load_data_ext_T_11 = bits(load_data, 15, 15) @[datapath.scala 589:117]
    node _load_data_ext_T_12 = bits(_load_data_ext_T_11, 0, 0) @[datapath.scala 589:122]
    node _load_data_ext_T_13 = mux(_load_data_ext_T_12, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[datapath.scala 589:107]
    node _load_data_ext_T_14 = bits(load_data, 15, 0) @[datapath.scala 589:170]
    node _load_data_ext_T_15 = cat(_load_data_ext_T_13, _load_data_ext_T_14) @[Cat.scala 31:58]
    node _load_data_ext_T_16 = eq(em_pipe_reg.ld_type, UInt<3>("h4")) @[datapath.scala 590:97]
    node _load_data_ext_T_17 = mux(UInt<1>("h0"), UInt<48>("hffffffffffff"), UInt<48>("h0")) @[Bitwise.scala 74:12]
    node _load_data_ext_T_18 = bits(load_data, 15, 0) @[datapath.scala 590:137]
    node _load_data_ext_T_19 = cat(_load_data_ext_T_17, _load_data_ext_T_18) @[Cat.scala 31:58]
    node _load_data_ext_T_20 = eq(em_pipe_reg.ld_type, UInt<3>("h3")) @[datapath.scala 591:105]
    node _load_data_ext_T_21 = bits(load_data, 7, 7) @[datapath.scala 591:133]
    node _load_data_ext_T_22 = bits(_load_data_ext_T_21, 0, 0) @[datapath.scala 591:137]
    node _load_data_ext_T_23 = mux(_load_data_ext_T_22, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[datapath.scala 591:123]
    node _load_data_ext_T_24 = bits(load_data, 7, 0) @[datapath.scala 591:187]
    node _load_data_ext_T_25 = cat(_load_data_ext_T_23, _load_data_ext_T_24) @[Cat.scala 31:58]
    node _load_data_ext_T_26 = eq(em_pipe_reg.ld_type, UInt<3>("h5")) @[datapath.scala 592:113]
    node _load_data_ext_T_27 = mux(UInt<1>("h0"), UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[Bitwise.scala 74:12]
    node _load_data_ext_T_28 = bits(load_data, 7, 0) @[datapath.scala 592:153]
    node _load_data_ext_T_29 = cat(_load_data_ext_T_27, _load_data_ext_T_28) @[Cat.scala 31:58]
    node _load_data_ext_T_30 = mux(_load_data_ext_T_26, _load_data_ext_T_29, load_data) @[datapath.scala 592:92]
    node _load_data_ext_T_31 = mux(_load_data_ext_T_20, _load_data_ext_T_25, _load_data_ext_T_30) @[datapath.scala 591:84]
    node _load_data_ext_T_32 = mux(_load_data_ext_T_16, _load_data_ext_T_19, _load_data_ext_T_31) @[datapath.scala 590:76]
    node _load_data_ext_T_33 = mux(_load_data_ext_T_10, _load_data_ext_T_15, _load_data_ext_T_32) @[datapath.scala 589:68]
    node _load_data_ext_T_34 = mux(_load_data_ext_T_6, _load_data_ext_T_9, _load_data_ext_T_33) @[datapath.scala 588:60]
    node load_data_ext = mux(_load_data_ext_T, _load_data_ext_T_5, _load_data_ext_T_34) @[datapath.scala 587:32]
    when flush_mw : @[datapath.scala 599:23]
      mw_pipe_reg.load_data <= UInt<1>("h0") @[datapath.scala 600:39]
      mw_pipe_reg.alu_out <= UInt<1>("h0") @[datapath.scala 601:37]
      mw_pipe_reg.dest <= UInt<1>("h0") @[datapath.scala 602:34]
      mw_pipe_reg.wb_sel <= UInt<2>("h0") @[datapath.scala 603:36]
      mw_pipe_reg.wb_en <= UInt<1>("h0") @[datapath.scala 604:35]
      mw_pipe_reg.pc <= UInt<1>("h0") @[datapath.scala 605:32]
      mw_pipe_reg.inst <= UInt<32>("h13") @[datapath.scala 606:34]
      mw_pipe_reg.csr_read_data <= UInt<1>("h0") @[datapath.scala 607:43]
      mw_pipe_reg.csr_write_op <= UInt<1>("h0") @[datapath.scala 608:42]
      mw_pipe_reg.csr_write_data <= UInt<1>("h0") @[datapath.scala 609:44]
      mw_pipe_reg.csr_write_addr <= UInt<1>("h0") @[datapath.scala 610:44]
    else :
      node _T_15 = eq(UInt<1>("h0"), UInt<1>("h0")) @[datapath.scala 617:20]
      when _T_15 : @[datapath.scala 617:27]
        mw_pipe_reg.load_data <= load_data_ext @[datapath.scala 618:39]
        mw_pipe_reg.alu_out <= em_pipe_reg.alu_out @[datapath.scala 619:37]
        mw_pipe_reg.dest <= em_pipe_reg.dest @[datapath.scala 620:34]
        mw_pipe_reg.wb_sel <= em_pipe_reg.wb_sel @[datapath.scala 621:36]
        mw_pipe_reg.wb_en <= em_pipe_reg.wb_en @[datapath.scala 622:35]
        mw_pipe_reg.pc <= em_pipe_reg.pc @[datapath.scala 623:32]
        mw_pipe_reg.inst <= em_pipe_reg.inst @[datapath.scala 624:34]
        mw_pipe_reg.csr_read_data <= em_pipe_reg.csr_read_data @[datapath.scala 625:43]
        mw_pipe_reg.csr_write_op <= em_pipe_reg.csr_write_op @[datapath.scala 626:42]
        mw_pipe_reg.csr_write_data <= em_pipe_reg.csr_write_data @[datapath.scala 627:44]
        mw_pipe_reg.csr_write_addr <= em_pipe_reg.csr_write_addr @[datapath.scala 628:44]
    csr.io.w_op <= mw_pipe_reg.csr_write_op @[datapath.scala 638:21]
    csr.io.w_addr <= mw_pipe_reg.csr_write_addr @[datapath.scala 639:23]
    csr.io.w_data <= mw_pipe_reg.csr_write_data @[datapath.scala 640:23]
    csr.io.inst <= mw_pipe_reg.inst @[datapath.scala 641:21]
    csr.io.ebreak_addr <= mw_pipe_reg.pc @[datapath.scala 642:28]
    node _csr_io_retired_T = neq(mw_pipe_reg.inst, UInt<32>("h13")) @[datapath.scala 643:44]
    csr.io.retired <= _csr_io_retired_T @[datapath.scala 643:24]
    node _csr_io_isSret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 644:43]
    node _csr_io_isSret_T_1 = eq(UInt<29>("h10200073"), _csr_io_isSret_T) @[datapath.scala 644:43]
    csr.io.isSret <= _csr_io_isSret_T_1 @[datapath.scala 644:23]
    node _csr_io_isMret_T = and(mw_pipe_reg.inst, UInt<32>("hffffffff")) @[datapath.scala 645:43]
    node _csr_io_isMret_T_1 = eq(UInt<30>("h30200073"), _csr_io_isMret_T) @[datapath.scala 645:43]
    csr.io.isMret <= _csr_io_isMret_T_1 @[datapath.scala 645:23]
    csr.io.excPC <= mw_pipe_reg.pc @[datapath.scala 646:22]
    csr.io.stall <= UInt<1>("h0") @[datapath.scala 647:22]
    node _regFile_io_wen_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 650:47]
    node _regFile_io_wen_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 651:68]
    node _regFile_io_wen_T_2 = or(_regFile_io_wen_T, _regFile_io_wen_T_1) @[datapath.scala 650:58]
    node _regFile_io_wen_T_3 = eq(mw_pipe_reg.wb_sel, UInt<2>("h1")) @[datapath.scala 652:68]
    node _regFile_io_wen_T_4 = or(_regFile_io_wen_T_2, _regFile_io_wen_T_3) @[datapath.scala 651:79]
    node _regFile_io_wen_T_5 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 652:101]
    node _regFile_io_wen_T_6 = or(_regFile_io_wen_T_4, _regFile_io_wen_T_5) @[datapath.scala 652:79]
    node _regFile_io_wen_T_7 = and(_regFile_io_wen_T_6, mw_pipe_reg.wb_en) @[datapath.scala 652:113]
    regFile.io.wen <= _regFile_io_wen_T_7 @[datapath.scala 650:24]
    regFile.io.waddr <= mw_pipe_reg.dest @[datapath.scala 653:26]
    node _regFile_io_wdata_T = eq(mw_pipe_reg.wb_sel, UInt<2>("h0")) @[datapath.scala 654:52]
    node _regFile_io_wdata_T_1 = eq(mw_pipe_reg.wb_sel, UInt<2>("h2")) @[datapath.scala 655:72]
    node _regFile_io_wdata_T_2 = add(mw_pipe_reg.pc, UInt<3>("h4")) @[datapath.scala 655:99]
    node _regFile_io_wdata_T_3 = tail(_regFile_io_wdata_T_2, 1) @[datapath.scala 655:99]
    node _regFile_io_wdata_T_4 = eq(mw_pipe_reg.wb_sel, UInt<2>("h3")) @[datapath.scala 656:80]
    node _regFile_io_wdata_T_5 = mux(_regFile_io_wdata_T_4, mw_pipe_reg.csr_read_data, mw_pipe_reg.load_data) @[datapath.scala 656:60]
    node _regFile_io_wdata_T_6 = mux(_regFile_io_wdata_T_1, _regFile_io_wdata_T_3, _regFile_io_wdata_T_5) @[datapath.scala 655:52]
    node _regFile_io_wdata_T_7 = mux(_regFile_io_wdata_T, mw_pipe_reg.alu_out, _regFile_io_wdata_T_6) @[datapath.scala 654:32]
    regFile.io.wdata <= _regFile_io_wdata_T_7 @[datapath.scala 654:26]

