

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Wed Jul  9 15:08:52 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.693 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   241502|   247774| 2.582 ms | 2.649 ms |  241502|  247774|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    12544|    18816|   2 ~ 3  |          -|          -|  6272|    no    |
        |- Loop 2  |   228949|   228949|        95|         73|          1|  3136|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 73, depth = 95


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 1
  Pipeline-0 : II = 73, D = 95, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 10 11 
9 --> 10 
10 --> 8 
11 --> 106 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 11 
106 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/conv.cpp:53]   --->   Operation 107 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %input_V_offset_read to i64" [cnn/src/conv.cpp:53]   --->   Operation 108 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i8* %input_V, i64 %sext_ln53" [cnn/src/conv.cpp:53]   --->   Operation 109 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_0_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 110 'alloca' 'temp_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_1_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 111 'alloca' 'temp_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_2_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 112 'alloca' 'temp_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_3_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 113 'alloca' 'temp_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_4_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 114 'alloca' 'temp_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_5_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 115 'alloca' 'temp_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_6_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 116 'alloca' 'temp_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_7_V = alloca [224 x i8], align 1" [cnn/src/conv.cpp:57]   --->   Operation 117 'alloca' 'temp_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 118 [7/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 118 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 119 [6/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 119 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 120 [5/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 120 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 121 [4/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 121 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 122 [3/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 122 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 123 [2/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 123 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%bias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bias_V_offset)" [cnn/src/conv.cpp:53]   --->   Operation 124 'read' 'bias_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weight_V_offset)" [cnn/src/conv.cpp:53]   --->   Operation 125 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%outputConv_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputConv_V_offset)" [cnn/src/conv.cpp:53]   --->   Operation 126 'read' 'outputConv_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 128 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 130 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/7] (8.75ns)   --->   "%input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 6272)" [cnn/src/conv.cpp:59]   --->   Operation 131 'readreq' 'input_V_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 132 [1/1] (1.76ns)   --->   "br label %.preheader151" [cnn/src/conv.cpp:58]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ %i, %branch2024 ], [ 0, %.preheader151.preheader ]"   --->   Operation 133 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%phi_mul = phi i26 [ %add_ln203, %branch2024 ], [ 0, %.preheader151.preheader ]" [cnn/src/conv.cpp:59]   --->   Operation 134 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%phi_urem = phi i13 [ %select_ln58, %branch2024 ], [ 0, %.preheader151.preheader ]" [cnn/src/conv.cpp:58]   --->   Operation 135 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.09ns)   --->   "%icmp_ln58 = icmp eq i13 %i_0, -1920" [cnn/src/conv.cpp:58]   --->   Operation 136 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [cnn/src/conv.cpp:58]   --->   Operation 138 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.preheader149.preheader, label %0" [cnn/src/conv.cpp:58]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (8.75ns)   --->   "%input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)" [cnn/src/conv.cpp:59]   --->   Operation 140 'read' 'input_V_addr_read' <Predicate = (!icmp_ln58)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 141 [1/1] (2.37ns)   --->   "%add_ln203 = add i26 %phi_mul, 9363" [cnn/src/conv.cpp:59]   --->   Operation 141 'add' 'add_ln203' <Predicate = (!icmp_ln58)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i26.i32.i32(i26 %phi_mul, i32 21, i32 25)" [cnn/src/conv.cpp:59]   --->   Operation 142 'partselect' 'tmp_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i13 %phi_urem to i64" [cnn/src/conv.cpp:59]   --->   Operation 143 'zext' 'zext_ln203' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%temp_0_V_addr = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 144 'getelementptr' 'temp_0_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%temp_1_V_addr = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 145 'getelementptr' 'temp_1_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%temp_2_V_addr = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 146 'getelementptr' 'temp_2_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%temp_3_V_addr = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 147 'getelementptr' 'temp_3_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%temp_4_V_addr = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 148 'getelementptr' 'temp_4_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%temp_5_V_addr = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 149 'getelementptr' 'temp_5_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%temp_6_V_addr = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 150 'getelementptr' 'temp_6_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%temp_7_V_addr = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln203" [cnn/src/conv.cpp:59]   --->   Operation 151 'getelementptr' 'temp_7_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.36ns)   --->   "switch i5 %tmp_1, label %branch2024 [
    i5 0, label %branch2016
    i5 1, label %branch2017
    i5 2, label %branch2018
    i5 3, label %branch2019
    i5 4, label %branch2020
    i5 5, label %branch2021
    i5 6, label %branch2022
    i5 7, label %branch2023
  ]" [cnn/src/conv.cpp:59]   --->   Operation 152 'switch' <Predicate = (!icmp_ln58)> <Delay = 1.36>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i32 %bias_V_offset_read to i33" [cnn/src/conv.cpp:86]   --->   Operation 153 'sext' 'sext_ln1117' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i32 %weight_V_offset_read to i33" [cnn/src/conv.cpp:92]   --->   Operation 154 'sext' 'sext_ln203' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln91_2 = sext i32 %outputConv_V_offset_s to i34" [cnn/src/conv.cpp:91]   --->   Operation 155 'sext' 'sext_ln91_2' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader149" [cnn/src/conv.cpp:91]   --->   Operation 156 'br' <Predicate = (icmp_ln58)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_7_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 157 'store' <Predicate = (tmp_1 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 158 'br' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_6_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 159 'store' <Predicate = (tmp_1 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 160 'br' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_5_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 161 'store' <Predicate = (tmp_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 162 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_4_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 163 'store' <Predicate = (tmp_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 164 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_3_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 165 'store' <Predicate = (tmp_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 166 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_2_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 167 'store' <Predicate = (tmp_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 168 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_1_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 169 'store' <Predicate = (tmp_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 170 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %temp_0_V_addr, align 1" [cnn/src/conv.cpp:59]   --->   Operation 171 'store' <Predicate = (tmp_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %branch2024" [cnn/src/conv.cpp:59]   --->   Operation 172 'br' <Predicate = (tmp_1 == 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.47>
ST_10 : Operation 173 [1/1] (1.67ns)   --->   "%add_ln58_1 = add i13 %phi_urem, 1" [cnn/src/conv.cpp:58]   --->   Operation 173 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (2.09ns)   --->   "%icmp_ln58_1 = icmp ult i13 %add_ln58_1, 224" [cnn/src/conv.cpp:58]   --->   Operation 174 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.69ns)   --->   "%select_ln58 = select i1 %icmp_ln58_1, i13 %add_ln58_1, i13 0" [cnn/src/conv.cpp:58]   --->   Operation 175 'select' 'select_ln58' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader151" [cnn/src/conv.cpp:58]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.47>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%indvar_flatten338 = phi i12 [ %add_ln65, %hls_label_1_end ], [ 0, %.preheader149.preheader ]" [cnn/src/conv.cpp:65]   --->   Operation 177 'phi' 'indvar_flatten338' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%co_0 = phi i5 [ %select_ln91_1, %hls_label_1_end ], [ 0, %.preheader149.preheader ]" [cnn/src/conv.cpp:91]   --->   Operation 178 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %select_ln67_46, %hls_label_1_end ], [ 0, %.preheader149.preheader ]" [cnn/src/conv.cpp:67]   --->   Operation 179 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ %select_ln67_45, %hls_label_1_end ], [ 0, %.preheader149.preheader ]" [cnn/src/conv.cpp:67]   --->   Operation 180 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ %w, %hls_label_1_end ], [ 0, %.preheader149.preheader ]"   --->   Operation 181 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i5 %co_0 to i4" [cnn/src/conv.cpp:85]   --->   Operation 182 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln85, i6 0)" [cnn/src/conv.cpp:85]   --->   Operation 183 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i10 %shl_ln to i11" [cnn/src/conv.cpp:85]   --->   Operation 184 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln85_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln85, i3 0)" [cnn/src/conv.cpp:85]   --->   Operation 185 'bitconcatenate' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i7 %shl_ln85_1 to i11" [cnn/src/conv.cpp:85]   --->   Operation 186 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (1.73ns)   --->   "%add_ln85 = add i11 %zext_ln85_1, %zext_ln85" [cnn/src/conv.cpp:85]   --->   Operation 187 'add' 'add_ln85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %h_0 to i5" [cnn/src/conv.cpp:67]   --->   Operation 188 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h_0, i4 0)" [cnn/src/conv.cpp:91]   --->   Operation 189 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %shl_ln1 to i9" [cnn/src/conv.cpp:91]   --->   Operation 190 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln91_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [cnn/src/conv.cpp:91]   --->   Operation 191 'bitconcatenate' 'shl_ln91_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i5 %shl_ln91_1 to i9" [cnn/src/conv.cpp:91]   --->   Operation 192 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (1.91ns)   --->   "%sub_ln91 = sub i9 %zext_ln91, %zext_ln91_1" [cnn/src/conv.cpp:91]   --->   Operation 193 'sub' 'sub_ln91' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i9 %sub_ln91 to i11" [cnn/src/conv.cpp:91]   --->   Operation 194 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln91_1 = sext i9 %sub_ln91 to i10" [cnn/src/conv.cpp:91]   --->   Operation 195 'sext' 'sext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (1.73ns)   --->   "%add_ln80 = add i5 -1, %zext_ln67" [cnn/src/conv.cpp:80]   --->   Operation 196 'add' 'add_ln80' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (1.30ns)   --->   "%icmp_ln83 = icmp ne i4 %h_0, 0" [cnn/src/conv.cpp:83]   --->   Operation 197 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln80, i4 0)" [cnn/src/conv.cpp:84]   --->   Operation 198 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln84_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln80, i1 false)" [cnn/src/conv.cpp:84]   --->   Operation 199 'bitconcatenate' 'shl_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i6 %shl_ln84_1 to i9" [cnn/src/conv.cpp:84]   --->   Operation 200 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (1.82ns)   --->   "%sub_ln84 = sub i9 %shl_ln2, %sext_ln84" [cnn/src/conv.cpp:84]   --->   Operation 201 'sub' 'sub_ln84' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i9 %sub_ln84 to i11" [cnn/src/conv.cpp:84]   --->   Operation 202 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i9 %sub_ln84 to i10" [cnn/src/conv.cpp:84]   --->   Operation 203 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (1.73ns)   --->   "%h = add i4 1, %h_0" [cnn/src/conv.cpp:80]   --->   Operation 204 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (1.30ns)   --->   "%icmp_ln83_3 = icmp ult i4 %h, -2" [cnn/src/conv.cpp:83]   --->   Operation 205 'icmp' 'icmp_ln83_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln84_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %h, i4 0)" [cnn/src/conv.cpp:84]   --->   Operation 206 'bitconcatenate' 'shl_ln84_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %shl_ln84_2 to i9" [cnn/src/conv.cpp:84]   --->   Operation 207 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln84_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)" [cnn/src/conv.cpp:84]   --->   Operation 208 'bitconcatenate' 'shl_ln84_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %shl_ln84_3 to i9" [cnn/src/conv.cpp:84]   --->   Operation 209 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (1.91ns)   --->   "%sub_ln84_1 = sub i9 %zext_ln84, %zext_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 210 'sub' 'sub_ln84_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i9 %sub_ln84_1 to i11" [cnn/src/conv.cpp:84]   --->   Operation 211 'sext' 'sext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i9 %sub_ln84_1 to i10" [cnn/src/conv.cpp:84]   --->   Operation 212 'sext' 'sext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (1.82ns)   --->   "%add_ln84_6 = add i9 196, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 213 'add' 'add_ln84_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (1.82ns)   --->   "%add_ln84_7 = add i9 196, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 214 'add' 'add_ln84_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (1.82ns)   --->   "%add_ln84_8 = add i9 196, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 215 'add' 'add_ln84_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (1.73ns)   --->   "%add_ln84_9 = add i10 392, %sext_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 216 'add' 'add_ln84_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (1.73ns)   --->   "%add_ln84_11 = add i10 392, %sext_ln91_1" [cnn/src/conv.cpp:84]   --->   Operation 217 'add' 'add_ln84_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (1.73ns)   --->   "%add_ln84_13 = add i10 392, %sext_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 218 'add' 'add_ln84_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (1.73ns)   --->   "%add_ln84_15 = add i10 -436, %sext_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 219 'add' 'add_ln84_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (1.73ns)   --->   "%add_ln84_17 = add i10 -436, %sext_ln91_1" [cnn/src/conv.cpp:84]   --->   Operation 220 'add' 'add_ln84_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (1.73ns)   --->   "%add_ln84_20 = add i10 -436, %sext_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 221 'add' 'add_ln84_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (1.82ns)   --->   "%add_ln84_22 = add i10 -240, %sext_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 222 'add' 'add_ln84_22' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (1.82ns)   --->   "%add_ln84_24 = add i10 -240, %sext_ln91_1" [cnn/src/conv.cpp:84]   --->   Operation 223 'add' 'add_ln84_24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln84_26 = add i10 -240, %sext_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 224 'add' 'add_ln84_26' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (1.63ns)   --->   "%add_ln84_28 = add i11 980, %sext_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 225 'add' 'add_ln84_28' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (1.63ns)   --->   "%add_ln84_30 = add i11 980, %sext_ln91" [cnn/src/conv.cpp:84]   --->   Operation 226 'add' 'add_ln84_30' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (1.63ns)   --->   "%add_ln84_32 = add i11 980, %sext_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 227 'add' 'add_ln84_32' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/1] (1.63ns)   --->   "%add_ln84_34 = add i11 -872, %sext_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 228 'add' 'add_ln84_34' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (1.63ns)   --->   "%add_ln84_37 = add i11 -872, %sext_ln91" [cnn/src/conv.cpp:84]   --->   Operation 229 'add' 'add_ln84_37' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (1.63ns)   --->   "%add_ln84_39 = add i11 -872, %sext_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 230 'add' 'add_ln84_39' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i9 %sub_ln84 to i8" [cnn/src/conv.cpp:84]   --->   Operation 231 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (1.63ns)   --->   "%add_ln84_41 = add i11 -676, %sext_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 232 'add' 'add_ln84_41' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i9 %sub_ln91 to i8" [cnn/src/conv.cpp:84]   --->   Operation 233 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (1.63ns)   --->   "%add_ln84_43 = add i11 -676, %sext_ln91" [cnn/src/conv.cpp:84]   --->   Operation 234 'add' 'add_ln84_43' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i9 %sub_ln84_1 to i8" [cnn/src/conv.cpp:84]   --->   Operation 235 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (1.63ns)   --->   "%add_ln84_45 = add i11 -676, %sext_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 236 'add' 'add_ln84_45' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (1.82ns)   --->   "%add_ln84_54 = add i9 -120, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 237 'add' 'add_ln84_54' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (1.82ns)   --->   "%add_ln84_56 = add i9 -120, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 238 'add' 'add_ln84_56' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (1.82ns)   --->   "%add_ln84_58 = add i9 -120, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 239 'add' 'add_ln84_58' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (1.82ns)   --->   "%add_ln84_60 = add i9 76, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 240 'add' 'add_ln84_60' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (1.82ns)   --->   "%add_ln84_62 = add i9 76, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 241 'add' 'add_ln84_62' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (1.82ns)   --->   "%add_ln84_64 = add i9 76, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 242 'add' 'add_ln84_64' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (1.82ns)   --->   "%add_ln84_66 = add i9 -240, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 243 'add' 'add_ln84_66' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (1.82ns)   --->   "%add_ln84_68 = add i9 -240, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 244 'add' 'add_ln84_68' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (1.82ns)   --->   "%add_ln84_71 = add i9 -240, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 245 'add' 'add_ln84_71' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (1.82ns)   --->   "%add_ln84_73 = add i9 -44, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 246 'add' 'add_ln84_73' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [1/1] (1.82ns)   --->   "%add_ln84_75 = add i9 -44, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 247 'add' 'add_ln84_75' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (1.82ns)   --->   "%add_ln84_77 = add i9 -44, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 248 'add' 'add_ln84_77' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (1.82ns)   --->   "%add_ln84_79 = add i9 152, %sub_ln84" [cnn/src/conv.cpp:84]   --->   Operation 249 'add' 'add_ln84_79' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (1.82ns)   --->   "%add_ln84_81 = add i9 152, %sub_ln91" [cnn/src/conv.cpp:84]   --->   Operation 250 'add' 'add_ln84_81' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (1.82ns)   --->   "%add_ln84_83 = add i9 152, %sub_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 251 'add' 'add_ln84_83' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (1.91ns)   --->   "%add_ln84_85 = add i8 92, %trunc_ln84" [cnn/src/conv.cpp:84]   --->   Operation 252 'add' 'add_ln84_85' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (1.91ns)   --->   "%add_ln84_88 = add i8 92, %trunc_ln84_1" [cnn/src/conv.cpp:84]   --->   Operation 253 'add' 'add_ln84_88' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (1.91ns)   --->   "%add_ln84_90 = add i8 92, %trunc_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 254 'add' 'add_ln84_90' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (1.99ns)   --->   "%icmp_ln65 = icmp eq i12 %indvar_flatten338, -960" [cnn/src/conv.cpp:65]   --->   Operation 255 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (1.54ns)   --->   "%add_ln65 = add i12 1, %indvar_flatten338" [cnn/src/conv.cpp:65]   --->   Operation 256 'add' 'add_ln65' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %1, label %hls_label_1_begin" [cnn/src/conv.cpp:65]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (1.55ns)   --->   "%icmp_ln67 = icmp eq i8 %indvar_flatten, -60" [cnn/src/conv.cpp:67]   --->   Operation 258 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (1.02ns)   --->   "%select_ln91 = select i1 %icmp_ln67, i4 0, i4 %h_0" [cnn/src/conv.cpp:91]   --->   Operation 259 'select' 'select_ln91' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (1.78ns)   --->   "%add_ln65_1 = add i5 1, %co_0" [cnn/src/conv.cpp:65]   --->   Operation 260 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (1.21ns)   --->   "%select_ln91_1 = select i1 %icmp_ln67, i5 %add_ln65_1, i5 %co_0" [cnn/src/conv.cpp:91]   --->   Operation 261 'select' 'select_ln91_1' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i5 %select_ln91_1 to i33" [cnn/src/conv.cpp:85]   --->   Operation 262 'zext' 'zext_ln85_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i5 %add_ln65_1 to i4" [cnn/src/conv.cpp:85]   --->   Operation 263 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln85_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln85_1, i6 0)" [cnn/src/conv.cpp:85]   --->   Operation 264 'bitconcatenate' 'shl_ln85_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i10 %shl_ln85_mid1 to i11" [cnn/src/conv.cpp:85]   --->   Operation 265 'zext' 'zext_ln85_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln85_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln85_1, i3 0)" [cnn/src/conv.cpp:85]   --->   Operation 266 'bitconcatenate' 'shl_ln85_1_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i7 %shl_ln85_1_mid1 to i11" [cnn/src/conv.cpp:85]   --->   Operation 267 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln85_1 = add i11 %zext_ln85_3, %zext_ln85_2" [cnn/src/conv.cpp:85]   --->   Operation 268 'add' 'add_ln85_1' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (1.21ns)   --->   "%select_ln91_4 = select i1 %icmp_ln67, i5 %add_ln65_1, i5 %co_0" [cnn/src/conv.cpp:91]   --->   Operation 269 'select' 'select_ln91_4' <Predicate = (!icmp_ln65)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.69ns)   --->   "%select_ln91_3 = select i1 %icmp_ln67, i11 %add_ln85_1, i11 %add_ln85" [cnn/src/conv.cpp:91]   --->   Operation 270 'select' 'select_ln91_3' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.97ns)   --->   "%xor_ln91 = xor i1 %icmp_ln67, true" [cnn/src/conv.cpp:91]   --->   Operation 271 'xor' 'xor_ln91' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_2)   --->   "%and_ln91 = and i1 %icmp_ln83, %xor_ln91" [cnn/src/conv.cpp:91]   --->   Operation 272 'and' 'and_ln91' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_4)   --->   "%or_ln91_5 = or i1 %icmp_ln67, %icmp_ln83_3" [cnn/src/conv.cpp:91]   --->   Operation 273 'or' 'or_ln91_5' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_25)   --->   "%select_ln91_27 = select i1 %icmp_ln67, i8 14, i8 %trunc_ln84_2" [cnn/src/conv.cpp:91]   --->   Operation 274 'select' 'select_ln91_27' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %w_0, -2" [cnn/src/conv.cpp:69]   --->   Operation 275 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln65)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.97ns)   --->   "%and_ln91_1 = and i1 %icmp_ln69, %xor_ln91" [cnn/src/conv.cpp:91]   --->   Operation 276 'and' 'and_ln91_1' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (1.73ns)   --->   "%add_ln80_2 = add i4 1, %select_ln91" [cnn/src/conv.cpp:80]   --->   Operation 277 'add' 'add_ln80_2' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i4 %add_ln80_2 to i5" [cnn/src/conv.cpp:80]   --->   Operation 278 'zext' 'zext_ln80' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln67)   --->   "%or_ln67 = or i1 %and_ln91_1, %icmp_ln67" [cnn/src/conv.cpp:67]   --->   Operation 279 'or' 'or_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln67 = select i1 %or_ln67, i4 0, i4 %w_0" [cnn/src/conv.cpp:67]   --->   Operation 280 'select' 'select_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (1.73ns)   --->   "%add_ln80_3 = add i5 -1, %zext_ln80" [cnn/src/conv.cpp:80]   --->   Operation 281 'add' 'add_ln80_3' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (1.30ns)   --->   "%icmp_ln83_4 = icmp ne i4 %add_ln80_2, 0" [cnn/src/conv.cpp:83]   --->   Operation 282 'icmp' 'icmp_ln83_4' <Predicate = (!icmp_ln65)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln67_2 = select i1 %and_ln91_1, i1 %icmp_ln83_4, i1 %and_ln91" [cnn/src/conv.cpp:67]   --->   Operation 283 'select' 'select_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (1.73ns)   --->   "%add_ln80_4 = add i4 2, %select_ln91" [cnn/src/conv.cpp:80]   --->   Operation 284 'add' 'add_ln80_4' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (1.30ns)   --->   "%icmp_ln83_5 = icmp ult i4 %add_ln80_4, -2" [cnn/src/conv.cpp:83]   --->   Operation 285 'icmp' 'icmp_ln83_5' <Predicate = (!icmp_ln65)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln67_4 = select i1 %and_ln91_1, i1 %icmp_ln83_5, i1 %or_ln91_5" [cnn/src/conv.cpp:67]   --->   Operation 286 'select' 'select_ln67_4' <Predicate = (!icmp_ln65)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln84_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln80_4, i4 0)" [cnn/src/conv.cpp:84]   --->   Operation 287 'bitconcatenate' 'shl_ln84_2_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i8 %shl_ln84_2_mid1 to i9" [cnn/src/conv.cpp:84]   --->   Operation 288 'zext' 'zext_ln84_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln84_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln80_4, i1 false)" [cnn/src/conv.cpp:84]   --->   Operation 289 'bitconcatenate' 'shl_ln84_3_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i5 %shl_ln84_3_mid1 to i9" [cnn/src/conv.cpp:84]   --->   Operation 290 'zext' 'zext_ln84_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (1.91ns)   --->   "%sub_ln84_4 = sub i9 %zext_ln84_6, %zext_ln84_7" [cnn/src/conv.cpp:84]   --->   Operation 291 'sub' 'sub_ln84_4' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = trunc i9 %sub_ln84_4 to i8" [cnn/src/conv.cpp:84]   --->   Operation 292 'trunc' 'trunc_ln84_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln67_25 = select i1 %and_ln91_1, i8 %trunc_ln84_5, i8 %select_ln91_27" [cnn/src/conv.cpp:67]   --->   Operation 293 'select' 'select_ln67_25' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i4 %select_ln67 to i5" [cnn/src/conv.cpp:69]   --->   Operation 294 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [cnn/src/conv.cpp:69]   --->   Operation 295 'specregionbegin' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (2.55ns)   --->   "%add_ln71 = add i33 %sext_ln1117, %zext_ln85_4" [cnn/src/conv.cpp:71]   --->   Operation 296 'add' 'add_ln71' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i33 %add_ln71 to i64" [cnn/src/conv.cpp:71]   --->   Operation 297 'sext' 'sext_ln71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr i8* %input_V, i64 %sext_ln71" [cnn/src/conv.cpp:71]   --->   Operation 298 'getelementptr' 'bias_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (1.73ns)   --->   "%add_ln81 = add i5 -1, %zext_ln69_3" [cnn/src/conv.cpp:81]   --->   Operation 299 'add' 'add_ln81' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (1.91ns)   --->   "%add_ln67 = add i8 1, %indvar_flatten" [cnn/src/conv.cpp:67]   --->   Operation 300 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (1.24ns)   --->   "%select_ln67_46 = select i1 %icmp_ln67, i8 1, i8 %add_ln67" [cnn/src/conv.cpp:67]   --->   Operation 301 'select' 'select_ln67_46' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln91_3 = zext i11 %select_ln91_3 to i33" [cnn/src/conv.cpp:91]   --->   Operation 302 'zext' 'zext_ln91_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_1)   --->   "%select_ln91_5 = select i1 %icmp_ln67, i9 0, i9 %sub_ln91" [cnn/src/conv.cpp:91]   --->   Operation 303 'select' 'select_ln91_5' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_3)   --->   "%select_ln91_6 = select i1 %icmp_ln67, i9 -14, i9 %sub_ln84" [cnn/src/conv.cpp:91]   --->   Operation 304 'select' 'select_ln91_6' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_5)   --->   "%select_ln91_7 = select i1 %icmp_ln67, i9 182, i9 %add_ln84_6" [cnn/src/conv.cpp:91]   --->   Operation 305 'select' 'select_ln91_7' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_6)   --->   "%select_ln91_8 = select i1 %icmp_ln67, i9 196, i9 %add_ln84_7" [cnn/src/conv.cpp:91]   --->   Operation 306 'select' 'select_ln91_8' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_7)   --->   "%select_ln91_9 = select i1 %icmp_ln67, i9 210, i9 %add_ln84_8" [cnn/src/conv.cpp:91]   --->   Operation 307 'select' 'select_ln91_9' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_8)   --->   "%select_ln91_10 = select i1 %icmp_ln67, i10 378, i10 %add_ln84_9" [cnn/src/conv.cpp:91]   --->   Operation 308 'select' 'select_ln91_10' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_9)   --->   "%select_ln91_11 = select i1 %icmp_ln67, i10 392, i10 %add_ln84_11" [cnn/src/conv.cpp:91]   --->   Operation 309 'select' 'select_ln91_11' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_10)   --->   "%select_ln91_12 = select i1 %icmp_ln67, i10 406, i10 %add_ln84_13" [cnn/src/conv.cpp:91]   --->   Operation 310 'select' 'select_ln91_12' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_11)   --->   "%select_ln91_13 = select i1 %icmp_ln67, i10 -450, i10 %add_ln84_15" [cnn/src/conv.cpp:91]   --->   Operation 311 'select' 'select_ln91_13' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_12)   --->   "%select_ln91_14 = select i1 %icmp_ln67, i10 -436, i10 %add_ln84_17" [cnn/src/conv.cpp:91]   --->   Operation 312 'select' 'select_ln91_14' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_13)   --->   "%select_ln91_15 = select i1 %icmp_ln67, i10 -422, i10 %add_ln84_20" [cnn/src/conv.cpp:91]   --->   Operation 313 'select' 'select_ln91_15' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_14)   --->   "%select_ln91_16 = select i1 %icmp_ln67, i10 -254, i10 %add_ln84_22" [cnn/src/conv.cpp:91]   --->   Operation 314 'select' 'select_ln91_16' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_15)   --->   "%select_ln91_17 = select i1 %icmp_ln67, i10 -240, i10 %add_ln84_24" [cnn/src/conv.cpp:91]   --->   Operation 315 'select' 'select_ln91_17' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_16)   --->   "%select_ln91_18 = select i1 %icmp_ln67, i10 -226, i10 %add_ln84_26" [cnn/src/conv.cpp:91]   --->   Operation 316 'select' 'select_ln91_18' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_17)   --->   "%select_ln91_19 = select i1 %icmp_ln67, i11 966, i11 %add_ln84_28" [cnn/src/conv.cpp:91]   --->   Operation 317 'select' 'select_ln91_19' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_18)   --->   "%select_ln91_20 = select i1 %icmp_ln67, i11 980, i11 %add_ln84_30" [cnn/src/conv.cpp:91]   --->   Operation 318 'select' 'select_ln91_20' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_19)   --->   "%select_ln91_21 = select i1 %icmp_ln67, i11 994, i11 %add_ln84_32" [cnn/src/conv.cpp:91]   --->   Operation 319 'select' 'select_ln91_21' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_20)   --->   "%select_ln91_22 = select i1 %icmp_ln67, i11 -886, i11 %add_ln84_34" [cnn/src/conv.cpp:91]   --->   Operation 320 'select' 'select_ln91_22' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_21)   --->   "%select_ln91_23 = select i1 %icmp_ln67, i11 -872, i11 %add_ln84_37" [cnn/src/conv.cpp:91]   --->   Operation 321 'select' 'select_ln91_23' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_22)   --->   "%select_ln91_24 = select i1 %icmp_ln67, i11 -858, i11 %add_ln84_39" [cnn/src/conv.cpp:91]   --->   Operation 322 'select' 'select_ln91_24' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_23)   --->   "%select_ln91_25 = select i1 %icmp_ln67, i11 -690, i11 %add_ln84_41" [cnn/src/conv.cpp:91]   --->   Operation 323 'select' 'select_ln91_25' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_24)   --->   "%select_ln91_26 = select i1 %icmp_ln67, i11 -676, i11 %add_ln84_43" [cnn/src/conv.cpp:91]   --->   Operation 324 'select' 'select_ln91_26' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_26)   --->   "%select_ln91_28 = select i1 %icmp_ln67, i11 -662, i11 %add_ln84_45" [cnn/src/conv.cpp:91]   --->   Operation 325 'select' 'select_ln91_28' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_27)   --->   "%select_ln91_29 = select i1 %icmp_ln67, i9 -134, i9 %add_ln84_54" [cnn/src/conv.cpp:91]   --->   Operation 326 'select' 'select_ln91_29' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_28)   --->   "%select_ln91_30 = select i1 %icmp_ln67, i9 -120, i9 %add_ln84_56" [cnn/src/conv.cpp:91]   --->   Operation 327 'select' 'select_ln91_30' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_29)   --->   "%select_ln91_31 = select i1 %icmp_ln67, i9 -106, i9 %add_ln84_58" [cnn/src/conv.cpp:91]   --->   Operation 328 'select' 'select_ln91_31' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_30)   --->   "%select_ln91_32 = select i1 %icmp_ln67, i9 62, i9 %add_ln84_60" [cnn/src/conv.cpp:91]   --->   Operation 329 'select' 'select_ln91_32' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_31)   --->   "%select_ln91_33 = select i1 %icmp_ln67, i9 76, i9 %add_ln84_62" [cnn/src/conv.cpp:91]   --->   Operation 330 'select' 'select_ln91_33' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_32)   --->   "%select_ln91_34 = select i1 %icmp_ln67, i9 90, i9 %add_ln84_64" [cnn/src/conv.cpp:91]   --->   Operation 331 'select' 'select_ln91_34' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_33)   --->   "%select_ln91_35 = select i1 %icmp_ln67, i9 -254, i9 %add_ln84_66" [cnn/src/conv.cpp:91]   --->   Operation 332 'select' 'select_ln91_35' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_34)   --->   "%select_ln91_36 = select i1 %icmp_ln67, i9 -240, i9 %add_ln84_68" [cnn/src/conv.cpp:91]   --->   Operation 333 'select' 'select_ln91_36' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_35)   --->   "%select_ln91_37 = select i1 %icmp_ln67, i9 -226, i9 %add_ln84_71" [cnn/src/conv.cpp:91]   --->   Operation 334 'select' 'select_ln91_37' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_36)   --->   "%select_ln91_38 = select i1 %icmp_ln67, i9 -58, i9 %add_ln84_73" [cnn/src/conv.cpp:91]   --->   Operation 335 'select' 'select_ln91_38' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_37)   --->   "%select_ln91_39 = select i1 %icmp_ln67, i9 -44, i9 %add_ln84_75" [cnn/src/conv.cpp:91]   --->   Operation 336 'select' 'select_ln91_39' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_38)   --->   "%select_ln91_40 = select i1 %icmp_ln67, i9 -30, i9 %add_ln84_77" [cnn/src/conv.cpp:91]   --->   Operation 337 'select' 'select_ln91_40' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_39)   --->   "%select_ln91_41 = select i1 %icmp_ln67, i9 138, i9 %add_ln84_79" [cnn/src/conv.cpp:91]   --->   Operation 338 'select' 'select_ln91_41' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_40)   --->   "%select_ln91_42 = select i1 %icmp_ln67, i9 152, i9 %add_ln84_81" [cnn/src/conv.cpp:91]   --->   Operation 339 'select' 'select_ln91_42' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_41)   --->   "%select_ln91_43 = select i1 %icmp_ln67, i9 166, i9 %add_ln84_83" [cnn/src/conv.cpp:91]   --->   Operation 340 'select' 'select_ln91_43' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_42)   --->   "%select_ln91_44 = select i1 %icmp_ln67, i8 78, i8 %add_ln84_85" [cnn/src/conv.cpp:91]   --->   Operation 341 'select' 'select_ln91_44' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_43)   --->   "%select_ln91_45 = select i1 %icmp_ln67, i8 92, i8 %add_ln84_88" [cnn/src/conv.cpp:91]   --->   Operation 342 'select' 'select_ln91_45' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln67_44)   --->   "%select_ln91_46 = select i1 %icmp_ln67, i8 106, i8 %add_ln84_90" [cnn/src/conv.cpp:91]   --->   Operation 343 'select' 'select_ln91_46' <Predicate = (!icmp_ln65 & !and_ln91_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln84_2_dup = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %add_ln80_2, i4 0)" [cnn/src/conv.cpp:84]   --->   Operation 344 'bitconcatenate' 'shl_ln84_2_dup' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i8 %shl_ln84_2_dup to i9" [cnn/src/conv.cpp:84]   --->   Operation 345 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln84_3_dup = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln80_2, i1 false)" [cnn/src/conv.cpp:84]   --->   Operation 346 'bitconcatenate' 'shl_ln84_3_dup' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i5 %shl_ln84_3_dup to i9" [cnn/src/conv.cpp:84]   --->   Operation 347 'zext' 'zext_ln84_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (1.91ns)   --->   "%sub_ln84_2 = sub i9 %zext_ln84_4, %zext_ln84_5" [cnn/src/conv.cpp:84]   --->   Operation 348 'sub' 'sub_ln84_2' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i9 %sub_ln84_2 to i11" [cnn/src/conv.cpp:84]   --->   Operation 349 'sext' 'sext_ln84_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i9 %sub_ln84_2 to i10" [cnn/src/conv.cpp:84]   --->   Operation 350 'sext' 'sext_ln84_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (1.82ns)   --->   "%add_ln84_92 = add i9 196, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 351 'add' 'add_ln84_92' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (1.73ns)   --->   "%add_ln84_94 = add i10 392, %sext_ln84_6" [cnn/src/conv.cpp:84]   --->   Operation 352 'add' 'add_ln84_94' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (1.73ns)   --->   "%add_ln84_96 = add i10 -436, %sext_ln84_6" [cnn/src/conv.cpp:84]   --->   Operation 353 'add' 'add_ln84_96' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (1.82ns)   --->   "%add_ln84_98 = add i10 -240, %sext_ln84_6" [cnn/src/conv.cpp:84]   --->   Operation 354 'add' 'add_ln84_98' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (1.63ns)   --->   "%add_ln84_100 = add i11 980, %sext_ln84_5" [cnn/src/conv.cpp:84]   --->   Operation 355 'add' 'add_ln84_100' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (1.63ns)   --->   "%add_ln84_102 = add i11 -872, %sext_ln84_5" [cnn/src/conv.cpp:84]   --->   Operation 356 'add' 'add_ln84_102' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i9 %sub_ln84_2 to i8" [cnn/src/conv.cpp:84]   --->   Operation 357 'trunc' 'trunc_ln84_3' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (1.63ns)   --->   "%add_ln84_105 = add i11 -676, %sext_ln84_5" [cnn/src/conv.cpp:84]   --->   Operation 358 'add' 'add_ln84_105' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (1.82ns)   --->   "%add_ln84_107 = add i9 -120, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 359 'add' 'add_ln84_107' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (1.82ns)   --->   "%add_ln84_109 = add i9 76, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 360 'add' 'add_ln84_109' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (1.82ns)   --->   "%add_ln84_111 = add i9 -240, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 361 'add' 'add_ln84_111' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (1.82ns)   --->   "%add_ln84_113 = add i9 -44, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 362 'add' 'add_ln84_113' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (1.82ns)   --->   "%add_ln84_115 = add i9 152, %sub_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 363 'add' 'add_ln84_115' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (1.91ns)   --->   "%add_ln84_117 = add i8 92, %trunc_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 364 'add' 'add_ln84_117' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_1 = select i1 %and_ln91_1, i9 %sub_ln84_2, i9 %select_ln91_5" [cnn/src/conv.cpp:67]   --->   Operation 365 'select' 'select_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln84_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln80_3, i4 0)" [cnn/src/conv.cpp:84]   --->   Operation 366 'bitconcatenate' 'shl_ln84_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln84_1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln80_3, i1 false)" [cnn/src/conv.cpp:84]   --->   Operation 367 'bitconcatenate' 'shl_ln84_1_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln84_8 = sext i6 %shl_ln84_1_mid1 to i9" [cnn/src/conv.cpp:84]   --->   Operation 368 'sext' 'sext_ln84_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (1.82ns)   --->   "%sub_ln84_3 = sub i9 %shl_ln84_mid1, %sext_ln84_8" [cnn/src/conv.cpp:84]   --->   Operation 369 'sub' 'sub_ln84_3' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln84_9 = sext i9 %sub_ln84_3 to i11" [cnn/src/conv.cpp:84]   --->   Operation 370 'sext' 'sext_ln84_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_3 = select i1 %and_ln91_1, i9 %sub_ln84_3, i9 %select_ln91_6" [cnn/src/conv.cpp:67]   --->   Operation 371 'select' 'select_ln67_3' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln84_10 = sext i9 %sub_ln84_3 to i10" [cnn/src/conv.cpp:84]   --->   Operation 372 'sext' 'sext_ln84_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i9 %select_ln67_3 to i10" [cnn/src/conv.cpp:67]   --->   Operation 373 'sext' 'sext_ln67_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln84_11 = sext i9 %sub_ln84_4 to i11" [cnn/src/conv.cpp:84]   --->   Operation 374 'sext' 'sext_ln84_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln84_12 = sext i9 %sub_ln84_4 to i10" [cnn/src/conv.cpp:84]   --->   Operation 375 'sext' 'sext_ln84_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (1.82ns)   --->   "%add_ln84_119 = add i9 196, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 376 'add' 'add_ln84_119' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_5 = select i1 %and_ln91_1, i9 %add_ln84_119, i9 %select_ln91_7" [cnn/src/conv.cpp:67]   --->   Operation 377 'select' 'select_ln67_5' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_6 = select i1 %and_ln91_1, i9 %add_ln84_92, i9 %select_ln91_8" [cnn/src/conv.cpp:67]   --->   Operation 378 'select' 'select_ln67_6' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 379 [1/1] (1.82ns)   --->   "%add_ln84_122 = add i9 196, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 379 'add' 'add_ln84_122' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_7 = select i1 %and_ln91_1, i9 %add_ln84_122, i9 %select_ln91_9" [cnn/src/conv.cpp:67]   --->   Operation 380 'select' 'select_ln67_7' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (1.73ns)   --->   "%add_ln84_124 = add i10 392, %sext_ln84_10" [cnn/src/conv.cpp:84]   --->   Operation 381 'add' 'add_ln84_124' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_8 = select i1 %and_ln91_1, i10 %add_ln84_124, i10 %select_ln91_10" [cnn/src/conv.cpp:67]   --->   Operation 382 'select' 'select_ln67_8' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_9 = select i1 %and_ln91_1, i10 %add_ln84_94, i10 %select_ln91_11" [cnn/src/conv.cpp:67]   --->   Operation 383 'select' 'select_ln67_9' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (1.73ns)   --->   "%add_ln84_126 = add i10 392, %sext_ln84_12" [cnn/src/conv.cpp:84]   --->   Operation 384 'add' 'add_ln84_126' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_10 = select i1 %and_ln91_1, i10 %add_ln84_126, i10 %select_ln91_12" [cnn/src/conv.cpp:67]   --->   Operation 385 'select' 'select_ln67_10' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (1.73ns)   --->   "%add_ln84_128 = add i10 -436, %sext_ln84_10" [cnn/src/conv.cpp:84]   --->   Operation 386 'add' 'add_ln84_128' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_11 = select i1 %and_ln91_1, i10 %add_ln84_128, i10 %select_ln91_13" [cnn/src/conv.cpp:67]   --->   Operation 387 'select' 'select_ln67_11' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_12 = select i1 %and_ln91_1, i10 %add_ln84_96, i10 %select_ln91_14" [cnn/src/conv.cpp:67]   --->   Operation 388 'select' 'select_ln67_12' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (1.73ns)   --->   "%add_ln84_129 = add i10 -436, %sext_ln84_12" [cnn/src/conv.cpp:84]   --->   Operation 389 'add' 'add_ln84_129' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_13 = select i1 %and_ln91_1, i10 %add_ln84_129, i10 %select_ln91_15" [cnn/src/conv.cpp:67]   --->   Operation 390 'select' 'select_ln67_13' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (1.82ns)   --->   "%add_ln84_130 = add i10 -240, %sext_ln84_10" [cnn/src/conv.cpp:84]   --->   Operation 391 'add' 'add_ln84_130' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_14 = select i1 %and_ln91_1, i10 %add_ln84_130, i10 %select_ln91_16" [cnn/src/conv.cpp:67]   --->   Operation 392 'select' 'select_ln67_14' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_15 = select i1 %and_ln91_1, i10 %add_ln84_98, i10 %select_ln91_17" [cnn/src/conv.cpp:67]   --->   Operation 393 'select' 'select_ln67_15' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (1.82ns)   --->   "%add_ln84_131 = add i10 -240, %sext_ln84_12" [cnn/src/conv.cpp:84]   --->   Operation 394 'add' 'add_ln84_131' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.68ns) (out node of the LUT)   --->   "%select_ln67_16 = select i1 %and_ln91_1, i10 %add_ln84_131, i10 %select_ln91_18" [cnn/src/conv.cpp:67]   --->   Operation 395 'select' 'select_ln67_16' <Predicate = (!icmp_ln65)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 396 [1/1] (1.63ns)   --->   "%add_ln84_132 = add i11 980, %sext_ln84_9" [cnn/src/conv.cpp:84]   --->   Operation 396 'add' 'add_ln84_132' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_17 = select i1 %and_ln91_1, i11 %add_ln84_132, i11 %select_ln91_19" [cnn/src/conv.cpp:67]   --->   Operation 397 'select' 'select_ln67_17' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_18 = select i1 %and_ln91_1, i11 %add_ln84_100, i11 %select_ln91_20" [cnn/src/conv.cpp:67]   --->   Operation 398 'select' 'select_ln67_18' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (1.63ns)   --->   "%add_ln84_133 = add i11 980, %sext_ln84_11" [cnn/src/conv.cpp:84]   --->   Operation 399 'add' 'add_ln84_133' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_19 = select i1 %and_ln91_1, i11 %add_ln84_133, i11 %select_ln91_21" [cnn/src/conv.cpp:67]   --->   Operation 400 'select' 'select_ln67_19' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (1.63ns)   --->   "%add_ln84_134 = add i11 -872, %sext_ln84_9" [cnn/src/conv.cpp:84]   --->   Operation 401 'add' 'add_ln84_134' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_20 = select i1 %and_ln91_1, i11 %add_ln84_134, i11 %select_ln91_22" [cnn/src/conv.cpp:67]   --->   Operation 402 'select' 'select_ln67_20' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 403 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_21 = select i1 %and_ln91_1, i11 %add_ln84_102, i11 %select_ln91_23" [cnn/src/conv.cpp:67]   --->   Operation 403 'select' 'select_ln67_21' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (1.63ns)   --->   "%add_ln84_135 = add i11 -872, %sext_ln84_11" [cnn/src/conv.cpp:84]   --->   Operation 404 'add' 'add_ln84_135' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_22 = select i1 %and_ln91_1, i11 %add_ln84_135, i11 %select_ln91_24" [cnn/src/conv.cpp:67]   --->   Operation 405 'select' 'select_ln67_22' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = trunc i9 %sub_ln84_3 to i8" [cnn/src/conv.cpp:84]   --->   Operation 406 'trunc' 'trunc_ln84_4' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 0.00>
ST_12 : Operation 407 [1/1] (1.63ns)   --->   "%add_ln84_136 = add i11 -676, %sext_ln84_9" [cnn/src/conv.cpp:84]   --->   Operation 407 'add' 'add_ln84_136' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_23 = select i1 %and_ln91_1, i11 %add_ln84_136, i11 %select_ln91_25" [cnn/src/conv.cpp:67]   --->   Operation 408 'select' 'select_ln67_23' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 409 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_24 = select i1 %and_ln91_1, i11 %add_ln84_105, i11 %select_ln91_26" [cnn/src/conv.cpp:67]   --->   Operation 409 'select' 'select_ln67_24' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 410 [1/1] (1.63ns)   --->   "%add_ln84_137 = add i11 -676, %sext_ln84_11" [cnn/src/conv.cpp:84]   --->   Operation 410 'add' 'add_ln84_137' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln67_26 = select i1 %and_ln91_1, i11 %add_ln84_137, i11 %select_ln91_28" [cnn/src/conv.cpp:67]   --->   Operation 411 'select' 'select_ln67_26' <Predicate = (!icmp_ln65)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (1.82ns)   --->   "%add_ln84_138 = add i9 -120, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 412 'add' 'add_ln84_138' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_27 = select i1 %and_ln91_1, i9 %add_ln84_138, i9 %select_ln91_29" [cnn/src/conv.cpp:67]   --->   Operation 413 'select' 'select_ln67_27' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_28 = select i1 %and_ln91_1, i9 %add_ln84_107, i9 %select_ln91_30" [cnn/src/conv.cpp:67]   --->   Operation 414 'select' 'select_ln67_28' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (1.82ns)   --->   "%add_ln84_139 = add i9 -120, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 415 'add' 'add_ln84_139' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_29 = select i1 %and_ln91_1, i9 %add_ln84_139, i9 %select_ln91_31" [cnn/src/conv.cpp:67]   --->   Operation 416 'select' 'select_ln67_29' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (1.82ns)   --->   "%add_ln84_140 = add i9 76, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 417 'add' 'add_ln84_140' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_30 = select i1 %and_ln91_1, i9 %add_ln84_140, i9 %select_ln91_32" [cnn/src/conv.cpp:67]   --->   Operation 418 'select' 'select_ln67_30' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_31 = select i1 %and_ln91_1, i9 %add_ln84_109, i9 %select_ln91_33" [cnn/src/conv.cpp:67]   --->   Operation 419 'select' 'select_ln67_31' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 420 [1/1] (1.82ns)   --->   "%add_ln84_141 = add i9 76, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 420 'add' 'add_ln84_141' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_32 = select i1 %and_ln91_1, i9 %add_ln84_141, i9 %select_ln91_34" [cnn/src/conv.cpp:67]   --->   Operation 421 'select' 'select_ln67_32' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (1.82ns)   --->   "%add_ln84_142 = add i9 -240, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 422 'add' 'add_ln84_142' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_33 = select i1 %and_ln91_1, i9 %add_ln84_142, i9 %select_ln91_35" [cnn/src/conv.cpp:67]   --->   Operation 423 'select' 'select_ln67_33' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 424 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_34 = select i1 %and_ln91_1, i9 %add_ln84_111, i9 %select_ln91_36" [cnn/src/conv.cpp:67]   --->   Operation 424 'select' 'select_ln67_34' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (1.82ns)   --->   "%add_ln84_143 = add i9 -240, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 425 'add' 'add_ln84_143' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_35 = select i1 %and_ln91_1, i9 %add_ln84_143, i9 %select_ln91_37" [cnn/src/conv.cpp:67]   --->   Operation 426 'select' 'select_ln67_35' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (1.82ns)   --->   "%add_ln84_144 = add i9 -44, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 427 'add' 'add_ln84_144' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_36 = select i1 %and_ln91_1, i9 %add_ln84_144, i9 %select_ln91_38" [cnn/src/conv.cpp:67]   --->   Operation 428 'select' 'select_ln67_36' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_37 = select i1 %and_ln91_1, i9 %add_ln84_113, i9 %select_ln91_39" [cnn/src/conv.cpp:67]   --->   Operation 429 'select' 'select_ln67_37' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (1.82ns)   --->   "%add_ln84_145 = add i9 -44, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 430 'add' 'add_ln84_145' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_38 = select i1 %and_ln91_1, i9 %add_ln84_145, i9 %select_ln91_40" [cnn/src/conv.cpp:67]   --->   Operation 431 'select' 'select_ln67_38' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (1.82ns)   --->   "%add_ln84_146 = add i9 152, %sub_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 432 'add' 'add_ln84_146' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 433 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_39 = select i1 %and_ln91_1, i9 %add_ln84_146, i9 %select_ln91_41" [cnn/src/conv.cpp:67]   --->   Operation 433 'select' 'select_ln67_39' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_40 = select i1 %and_ln91_1, i9 %add_ln84_115, i9 %select_ln91_42" [cnn/src/conv.cpp:67]   --->   Operation 434 'select' 'select_ln67_40' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 435 [1/1] (1.82ns)   --->   "%add_ln84_147 = add i9 152, %sub_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 435 'add' 'add_ln84_147' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 436 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln67_41 = select i1 %and_ln91_1, i9 %add_ln84_147, i9 %select_ln91_43" [cnn/src/conv.cpp:67]   --->   Operation 436 'select' 'select_ln67_41' <Predicate = (!icmp_ln65)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (1.91ns)   --->   "%add_ln84_148 = add i8 92, %trunc_ln84_4" [cnn/src/conv.cpp:84]   --->   Operation 437 'add' 'add_ln84_148' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 438 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln67_42 = select i1 %and_ln91_1, i8 %add_ln84_148, i8 %select_ln91_44" [cnn/src/conv.cpp:67]   --->   Operation 438 'select' 'select_ln67_42' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln67_43 = select i1 %and_ln91_1, i8 %add_ln84_117, i8 %select_ln91_45" [cnn/src/conv.cpp:67]   --->   Operation 439 'select' 'select_ln67_43' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (1.91ns)   --->   "%add_ln84_149 = add i8 92, %trunc_ln84_5" [cnn/src/conv.cpp:84]   --->   Operation 440 'add' 'add_ln84_149' <Predicate = (!icmp_ln65 & and_ln91_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 441 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln67_44 = select i1 %and_ln91_1, i8 %add_ln84_149, i8 %select_ln91_46" [cnn/src/conv.cpp:67]   --->   Operation 441 'select' 'select_ln67_44' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 442 [1/1] (1.02ns)   --->   "%select_ln67_45 = select i1 %and_ln91_1, i4 %add_ln80_2, i4 %select_ln91" [cnn/src/conv.cpp:67]   --->   Operation 442 'select' 'select_ln67_45' <Predicate = (!icmp_ln65)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 443 [7/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 443 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i5 %add_ln81 to i10" [cnn/src/conv.cpp:81]   --->   Operation 444 'sext' 'sext_ln81_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 445 [1/1] (1.30ns)   --->   "%icmp_ln83_1 = icmp ne i4 %select_ln67, 0" [cnn/src/conv.cpp:83]   --->   Operation 445 'icmp' 'icmp_ln83_1' <Predicate = (!icmp_ln65)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.97ns)   --->   "%and_ln83 = and i1 %select_ln67_2, %icmp_ln83_1" [cnn/src/conv.cpp:83]   --->   Operation 446 'and' 'and_ln83' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [1/1] (1.82ns)   --->   "%add_ln84 = add i10 %sext_ln67_3, %sext_ln81_2" [cnn/src/conv.cpp:84]   --->   Operation 447 'add' 'add_ln84' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [14/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 448 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (2.55ns)   --->   "%add_ln1117 = add i33 %sext_ln203, %zext_ln91_3" [cnn/src/conv.cpp:86]   --->   Operation 449 'add' 'add_ln1117' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1117_28 = sext i33 %add_ln1117 to i64" [cnn/src/conv.cpp:86]   --->   Operation 450 'sext' 'sext_ln1117_28' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_12 : Operation 451 [1/1] (0.00ns)   --->   "%bias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1117_28" [cnn/src/conv.cpp:86]   --->   Operation 451 'getelementptr' 'bias_V_addr_1' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_12 : Operation 452 [1/1] (1.73ns)   --->   "%w = add i4 %select_ln67, 1" [cnn/src/conv.cpp:81]   --->   Operation 452 'add' 'w' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [1/1] (0.97ns)   --->   "%and_ln83_2 = and i1 %select_ln67_4, %icmp_ln83_1" [cnn/src/conv.cpp:83]   --->   Operation 453 'and' 'and_ln83_2' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln84_7 = sext i5 %add_ln81 to i8" [cnn/src/conv.cpp:84]   --->   Operation 454 'sext' 'sext_ln84_7' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_12 : Operation 455 [1/1] (1.91ns)   --->   "%add_ln84_47 = add i8 %select_ln67_25, %sext_ln84_7" [cnn/src/conv.cpp:84]   --->   Operation 455 'add' 'add_ln84_47' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/1] (1.55ns)   --->   "%icmp_ln1116_63 = icmp ult i8 %add_ln84_47, -32" [cnn/src/conv.cpp:86]   --->   Operation 456 'icmp' 'icmp_ln1116_63' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 457 [1/1] (1.91ns)   --->   "%add_ln1116_108 = add i8 %add_ln84_47, 32" [cnn/src/conv.cpp:86]   --->   Operation 457 'add' 'add_ln1116_108' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (1.24ns)   --->   "%select_ln1116_63 = select i1 %icmp_ln1116_63, i8 %add_ln84_47, i8 %add_ln1116_108" [cnn/src/conv.cpp:86]   --->   Operation 458 'select' 'select_ln1116_63' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i8 %select_ln1116_63 to i64" [cnn/src/conv.cpp:86]   --->   Operation 459 'zext' 'zext_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%temp_0_V_addr_14 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_30" [cnn/src/conv.cpp:86]   --->   Operation 460 'getelementptr' 'temp_0_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_12 : Operation 461 [2/2] (3.25ns)   --->   "%temp_0_V_load_12 = load i8* %temp_0_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 461 'load' 'temp_0_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i4 %select_ln67 to i8" [cnn/src/conv.cpp:84]   --->   Operation 462 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_12 : Operation 463 [1/1] (1.91ns)   --->   "%add_ln84_49 = add i8 %select_ln67_25, %zext_ln84_2" [cnn/src/conv.cpp:84]   --->   Operation 463 'add' 'add_ln84_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (1.55ns)   --->   "%icmp_ln1116_64 = icmp ult i8 %add_ln84_49, -32" [cnn/src/conv.cpp:86]   --->   Operation 464 'icmp' 'icmp_ln1116_64' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 465 [1/1] (1.91ns)   --->   "%add_ln1116_109 = add i8 %add_ln84_49, 32" [cnn/src/conv.cpp:86]   --->   Operation 465 'add' 'add_ln1116_109' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 466 [1/1] (1.24ns)   --->   "%select_ln1116_64 = select i1 %icmp_ln1116_64, i8 %add_ln84_49, i8 %add_ln1116_109" [cnn/src/conv.cpp:86]   --->   Operation 466 'select' 'select_ln1116_64' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i8 %select_ln1116_64 to i64" [cnn/src/conv.cpp:86]   --->   Operation 467 'zext' 'zext_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%temp_0_V_addr_15 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_31" [cnn/src/conv.cpp:86]   --->   Operation 468 'getelementptr' 'temp_0_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_12 : Operation 469 [2/2] (3.25ns)   --->   "%temp_0_V_load_13 = load i8* %temp_0_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 469 'load' 'temp_0_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln91_2 = zext i5 %select_ln91_4 to i13" [cnn/src/conv.cpp:91]   --->   Operation 470 'zext' 'zext_ln91_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 471 [1/1] (4.35ns)   --->   "%mul_ln91 = mul i13 196, %zext_ln91_2" [cnn/src/conv.cpp:91]   --->   Operation 471 'mul' 'mul_ln91' <Predicate = (!icmp_ln65)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [1/1] (0.00ns)   --->   "%or_ln91 = or i11 %select_ln91_3, 1" [cnn/src/conv.cpp:91]   --->   Operation 472 'or' 'or_ln91' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln91_4 = zext i11 %or_ln91 to i33" [cnn/src/conv.cpp:91]   --->   Operation 473 'zext' 'zext_ln91_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i9 %select_ln67_3 to i11" [cnn/src/conv.cpp:67]   --->   Operation 474 'sext' 'sext_ln67_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i4 %select_ln67 to i9" [cnn/src/conv.cpp:69]   --->   Operation 475 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i4 %select_ln67 to i11" [cnn/src/conv.cpp:69]   --->   Operation 476 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 477 [6/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 477 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 478 [13/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 478 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 479 [7/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 479 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 480 [1/1] (1.82ns)   --->   "%add_ln84_1 = add i11 %sext_ln67_2, %zext_ln69_2" [cnn/src/conv.cpp:84]   --->   Operation 480 'add' 'add_ln84_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 481 [15/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 481 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 482 [1/1] (2.55ns)   --->   "%add_ln1117_28 = add i33 %sext_ln203, %zext_ln91_4" [cnn/src/conv.cpp:86]   --->   Operation 482 'add' 'add_ln1117_28' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1117_29 = sext i33 %add_ln1117_28 to i64" [cnn/src/conv.cpp:86]   --->   Operation 483 'sext' 'sext_ln1117_29' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_13 : Operation 484 [1/1] (0.00ns)   --->   "%bias_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1117_29" [cnn/src/conv.cpp:86]   --->   Operation 484 'getelementptr' 'bias_V_addr_2' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_13 : Operation 485 [1/1] (1.30ns)   --->   "%icmp_ln83_2 = icmp ult i4 %w, -2" [cnn/src/conv.cpp:83]   --->   Operation 485 'icmp' 'icmp_ln83_2' <Predicate = (!icmp_ln65)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 486 [1/2] (3.25ns)   --->   "%temp_0_V_load_12 = load i8* %temp_0_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 486 'load' 'temp_0_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 487 [1/2] (3.25ns)   --->   "%temp_0_V_load_13 = load i8* %temp_0_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 487 'load' 'temp_0_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 488 [1/1] (0.97ns)   --->   "%and_ln83_3 = and i1 %select_ln67_4, %icmp_ln83_2" [cnn/src/conv.cpp:83]   --->   Operation 488 'and' 'and_ln83_3' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i4 %w to i8" [cnn/src/conv.cpp:84]   --->   Operation 489 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_13 : Operation 490 [1/1] (1.91ns)   --->   "%add_ln84_51 = add i8 %select_ln67_25, %zext_ln84_3" [cnn/src/conv.cpp:84]   --->   Operation 490 'add' 'add_ln84_51' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [1/1] (1.55ns)   --->   "%icmp_ln1116_65 = icmp ult i8 %add_ln84_51, -32" [cnn/src/conv.cpp:86]   --->   Operation 491 'icmp' 'icmp_ln1116_65' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 492 [1/1] (1.91ns)   --->   "%add_ln1116_110 = add i8 %add_ln84_51, 32" [cnn/src/conv.cpp:86]   --->   Operation 492 'add' 'add_ln1116_110' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 493 [1/1] (1.24ns)   --->   "%select_ln1116_65 = select i1 %icmp_ln1116_65, i8 %add_ln84_51, i8 %add_ln1116_110" [cnn/src/conv.cpp:86]   --->   Operation 493 'select' 'select_ln1116_65' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i8 %select_ln1116_65 to i64" [cnn/src/conv.cpp:86]   --->   Operation 494 'zext' 'zext_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%temp_0_V_addr_16 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_32" [cnn/src/conv.cpp:86]   --->   Operation 495 'getelementptr' 'temp_0_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_13 : Operation 496 [2/2] (3.25ns)   --->   "%temp_0_V_load_14 = load i8* %temp_0_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 496 'load' 'temp_0_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 497 [1/1] (1.82ns)   --->   "%add_ln91_2 = add i9 %zext_ln69_1, %select_ln67_1" [cnn/src/conv.cpp:91]   --->   Operation 497 'add' 'add_ln91_2' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln91_3 = sext i9 %add_ln91_2 to i13" [cnn/src/conv.cpp:91]   --->   Operation 498 'sext' 'sext_ln91_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 499 [1/1] (1.67ns)   --->   "%outIdx = add i13 %mul_ln91, %sext_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 499 'add' 'outIdx' <Predicate = (!icmp_ln65)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln91_4 = sext i13 %outIdx to i32" [cnn/src/conv.cpp:91]   --->   Operation 500 'sext' 'sext_ln91_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i32 %sext_ln91_4 to i34" [cnn/src/conv.cpp:92]   --->   Operation 501 'zext' 'zext_ln1494' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 502 [1/1] (2.55ns)   --->   "%add_ln203_1 = add i34 %sext_ln91_2, %zext_ln1494" [cnn/src/conv.cpp:92]   --->   Operation 502 'add' 'add_ln203_1' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i34 %add_ln203_1 to i64" [cnn/src/conv.cpp:92]   --->   Operation 503 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 504 [1/1] (0.00ns)   --->   "%bias_V_addr_73 = getelementptr i8* %input_V, i64 %sext_ln203_1" [cnn/src/conv.cpp:92]   --->   Operation 504 'getelementptr' 'bias_V_addr_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln91_1 = or i11 %select_ln91_3, 2" [cnn/src/conv.cpp:91]   --->   Operation 505 'or' 'or_ln91_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln91_5 = zext i11 %or_ln91_1 to i33" [cnn/src/conv.cpp:91]   --->   Operation 506 'zext' 'zext_ln91_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 507 [5/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 507 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 508 [12/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 508 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 509 [6/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 509 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i4 %w to i11" [cnn/src/conv.cpp:81]   --->   Operation 510 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 511 [14/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 511 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [7/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 512 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 513 [1/1] (0.97ns)   --->   "%and_ln83_1 = and i1 %select_ln67_2, %icmp_ln83_2" [cnn/src/conv.cpp:83]   --->   Operation 513 'and' 'and_ln83_1' <Predicate = (!icmp_ln65)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/1] (1.82ns)   --->   "%add_ln84_2 = add i11 %sext_ln67_2, %zext_ln81_2" [cnn/src/conv.cpp:84]   --->   Operation 514 'add' 'add_ln84_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 515 [15/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 515 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 516 [1/1] (2.55ns)   --->   "%add_ln1117_29 = add i33 %sext_ln203, %zext_ln91_5" [cnn/src/conv.cpp:86]   --->   Operation 516 'add' 'add_ln1117_29' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1117_30 = sext i33 %add_ln1117_29 to i64" [cnn/src/conv.cpp:86]   --->   Operation 517 'sext' 'sext_ln1117_30' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%bias_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1117_30" [cnn/src/conv.cpp:86]   --->   Operation 518 'getelementptr' 'bias_V_addr_3' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_14 : Operation 519 [1/2] (3.25ns)   --->   "%temp_0_V_load_14 = load i8* %temp_0_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 519 'load' 'temp_0_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln91_2 = or i11 %select_ln91_3, 3" [cnn/src/conv.cpp:91]   --->   Operation 520 'or' 'or_ln91_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln91_6 = zext i11 %or_ln91_2 to i33" [cnn/src/conv.cpp:91]   --->   Operation 521 'zext' 'zext_ln91_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i9 %select_ln67_1 to i10" [cnn/src/conv.cpp:67]   --->   Operation 522 'sext' 'sext_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 523 [4/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 523 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 524 [11/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 524 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [5/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 525 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 526 [13/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 526 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [6/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 527 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 528 [14/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 528 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [7/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 529 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 530 [1/1] (1.82ns)   --->   "%add_ln84_3 = add i10 %sext_ln67_1, %sext_ln81_2" [cnn/src/conv.cpp:84]   --->   Operation 530 'add' 'add_ln84_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [14/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 531 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [1/1] (2.55ns)   --->   "%add_ln1117_30 = add i33 %sext_ln203, %zext_ln91_6" [cnn/src/conv.cpp:86]   --->   Operation 532 'add' 'add_ln1117_30' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1117_31 = sext i33 %add_ln1117_30 to i64" [cnn/src/conv.cpp:86]   --->   Operation 533 'sext' 'sext_ln1117_31' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%bias_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1117_31" [cnn/src/conv.cpp:86]   --->   Operation 534 'getelementptr' 'bias_V_addr_4' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln91_7 = zext i11 %or_ln91_2 to i12" [cnn/src/conv.cpp:91]   --->   Operation 535 'zext' 'zext_ln91_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 536 [1/1] (1.63ns)   --->   "%add_ln91 = add i12 1, %zext_ln91_7" [cnn/src/conv.cpp:91]   --->   Operation 536 'add' 'add_ln91' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln91_8 = zext i12 %add_ln91 to i33" [cnn/src/conv.cpp:91]   --->   Operation 537 'zext' 'zext_ln91_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (1.63ns)   --->   "%add_ln91_1 = add i12 2, %zext_ln91_7" [cnn/src/conv.cpp:91]   --->   Operation 538 'add' 'add_ln91_1' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln91_9 = zext i12 %add_ln91_1 to i33" [cnn/src/conv.cpp:91]   --->   Operation 539 'zext' 'zext_ln91_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i9 %select_ln67_1 to i11" [cnn/src/conv.cpp:67]   --->   Operation 540 'sext' 'sext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 541 [3/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 541 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 542 [10/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 542 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [4/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 543 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 544 [12/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 544 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [5/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 545 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 546 [13/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 546 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [6/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 547 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 548 [13/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 548 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [7/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 549 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 550 [1/1] (1.82ns)   --->   "%add_ln84_4 = add i11 %sext_ln67, %zext_ln69_2" [cnn/src/conv.cpp:84]   --->   Operation 550 'add' 'add_ln84_4' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [15/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 551 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (2.55ns)   --->   "%add_ln1117_31 = add i33 %sext_ln203, %zext_ln91_8" [cnn/src/conv.cpp:86]   --->   Operation 552 'add' 'add_ln1117_31' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1117_32 = sext i33 %add_ln1117_31 to i64" [cnn/src/conv.cpp:86]   --->   Operation 553 'sext' 'sext_ln1117_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%bias_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1117_32" [cnn/src/conv.cpp:86]   --->   Operation 554 'getelementptr' 'bias_V_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 555 [1/1] (2.55ns)   --->   "%add_ln1117_32 = add i33 %sext_ln203, %zext_ln91_9" [cnn/src/conv.cpp:86]   --->   Operation 555 'add' 'add_ln1117_32' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1117_33 = sext i33 %add_ln1117_32 to i64" [cnn/src/conv.cpp:86]   --->   Operation 556 'sext' 'sext_ln1117_33' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%bias_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1117_33" [cnn/src/conv.cpp:86]   --->   Operation 557 'getelementptr' 'bias_V_addr_6' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 558 [2/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 558 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 559 [9/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 559 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [3/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 560 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 561 [11/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 561 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 562 [4/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 562 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 563 [12/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 563 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 564 [5/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 564 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 565 [12/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 565 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 566 [6/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 566 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 567 [14/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 567 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 568 [7/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 568 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 569 [1/1] (1.82ns)   --->   "%add_ln84_5 = add i11 %sext_ln67, %zext_ln81_2" [cnn/src/conv.cpp:84]   --->   Operation 569 'add' 'add_ln84_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 570 [15/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 570 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln91_3 = or i11 %select_ln91_3, 6" [cnn/src/conv.cpp:91]   --->   Operation 571 'or' 'or_ln91_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln91_10 = zext i11 %or_ln91_3 to i33" [cnn/src/conv.cpp:91]   --->   Operation 572 'zext' 'zext_ln91_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln91_12 = zext i11 %or_ln91_3 to i12" [cnn/src/conv.cpp:91]   --->   Operation 573 'zext' 'zext_ln91_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 574 [1/1] (1.63ns)   --->   "%add_ln91_3 = add i12 2, %zext_ln91_12" [cnn/src/conv.cpp:91]   --->   Operation 574 'add' 'add_ln91_3' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln91_13 = zext i12 %add_ln91_3 to i33" [cnn/src/conv.cpp:91]   --->   Operation 575 'zext' 'zext_ln91_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 576 [1/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr, i32 1)" [cnn/src/conv.cpp:71]   --->   Operation 576 'readreq' 'sum_V_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i5 %add_ln81 to i9" [cnn/src/conv.cpp:81]   --->   Operation 577 'sext' 'sext_ln81_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 578 [8/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 578 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 579 [2/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 579 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 580 [10/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 580 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 581 [3/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 581 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 582 [11/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 582 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [4/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 583 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 584 [11/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 584 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 585 [5/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 585 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 586 [13/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 586 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 587 [6/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 587 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 588 [14/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 588 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 589 [7/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 589 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 590 [1/1] (2.55ns)   --->   "%add_ln1117_33 = add i33 %sext_ln203, %zext_ln91_10" [cnn/src/conv.cpp:86]   --->   Operation 590 'add' 'add_ln1117_33' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1117_34 = sext i33 %add_ln1117_33 to i64" [cnn/src/conv.cpp:86]   --->   Operation 591 'sext' 'sext_ln1117_34' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns)   --->   "%bias_V_addr_7 = getelementptr i8* %input_V, i64 %sext_ln1117_34" [cnn/src/conv.cpp:86]   --->   Operation 592 'getelementptr' 'bias_V_addr_7' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_18 : Operation 593 [1/1] (2.55ns)   --->   "%add_ln1117_35 = add i33 %sext_ln203, %zext_ln91_13" [cnn/src/conv.cpp:86]   --->   Operation 593 'add' 'add_ln1117_35' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1117_36 = sext i33 %add_ln1117_35 to i64" [cnn/src/conv.cpp:86]   --->   Operation 594 'sext' 'sext_ln1117_36' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_18 : Operation 595 [1/1] (0.00ns)   --->   "%bias_V_addr_9 = getelementptr i8* %input_V, i64 %sext_ln1117_36" [cnn/src/conv.cpp:86]   --->   Operation 595 'getelementptr' 'bias_V_addr_9' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_18 : Operation 596 [1/1] (1.82ns)   --->   "%add_ln84_10 = add i9 %sext_ln81_1, %select_ln67_5" [cnn/src/conv.cpp:84]   --->   Operation 596 'add' 'add_ln84_10' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 597 [13/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 597 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 598 [1/1] (1.66ns)   --->   "%icmp_ln1116 = icmp ult i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 598 'icmp' 'icmp_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 8.75>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln91_4 = or i11 %select_ln91_3, 7" [cnn/src/conv.cpp:91]   --->   Operation 599 'or' 'or_ln91_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln91_11 = zext i11 %or_ln91_4 to i33" [cnn/src/conv.cpp:91]   --->   Operation 600 'zext' 'zext_ln91_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (8.75ns)   --->   "%sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr)" [cnn/src/conv.cpp:71]   --->   Operation 601 'read' 'sum_V' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 602 [7/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 602 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/7] (8.75ns)   --->   "%bias_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_1, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 603 'readreq' 'bias_V_load_2_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 604 [9/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 604 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 605 [2/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 605 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 606 [10/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 606 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 607 [3/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 607 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 608 [10/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 608 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [4/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 609 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 610 [12/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 610 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [5/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 611 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 612 [13/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 612 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [6/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 613 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 614 [7/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 614 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 615 [1/1] (2.55ns)   --->   "%add_ln1117_34 = add i33 %sext_ln203, %zext_ln91_11" [cnn/src/conv.cpp:86]   --->   Operation 615 'add' 'add_ln1117_34' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1117_35 = sext i33 %add_ln1117_34 to i64" [cnn/src/conv.cpp:86]   --->   Operation 616 'sext' 'sext_ln1117_35' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_19 : Operation 617 [1/1] (0.00ns)   --->   "%bias_V_addr_8 = getelementptr i8* %input_V, i64 %sext_ln1117_35" [cnn/src/conv.cpp:86]   --->   Operation 617 'getelementptr' 'bias_V_addr_8' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_19 : Operation 618 [12/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 618 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 619 [1/1] (1.82ns)   --->   "%add_ln84_12 = add i9 %zext_ln69_1, %select_ln67_5" [cnn/src/conv.cpp:84]   --->   Operation 619 'add' 'add_ln84_12' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 620 [13/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 620 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 621 [1/1] (1.66ns)   --->   "%icmp_ln1116_1 = icmp ult i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 621 'icmp' 'icmp_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 622 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0, label %.preheader.0.0.1" [cnn/src/conv.cpp:83]   --->   Operation 622 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_20 : Operation 623 [6/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 623 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 624 [1/1] (8.75ns)   --->   "%bias_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_1)" [cnn/src/conv.cpp:86]   --->   Operation 624 'read' 'bias_V_addr_1_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %w to i9" [cnn/src/conv.cpp:81]   --->   Operation 625 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 626 [8/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 626 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/7] (8.75ns)   --->   "%bias_V_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_2, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 627 'readreq' 'bias_V_load_3_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 628 [9/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 628 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [2/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 629 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 630 [9/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 630 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 631 [3/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 631 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 632 [11/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 632 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [4/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 633 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 634 [12/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 634 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 635 [5/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 635 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 636 [6/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 636 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 637 [7/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 637 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 638 [11/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 638 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 639 [12/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 639 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 640 [1/1] (1.82ns)   --->   "%add_ln84_14 = add i9 %zext_ln81_1, %select_ln67_5" [cnn/src/conv.cpp:84]   --->   Operation 640 'add' 'add_ln84_14' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 641 [13/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 641 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 642 [1/1] (1.66ns)   --->   "%icmp_ln1116_2 = icmp ult i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 642 'icmp' 'icmp_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 8.75>
ST_21 : Operation 643 [1/1] (1.63ns)   --->   "%add_ln91_4 = add i11 9, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 643 'add' 'add_ln91_4' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln91_14 = zext i11 %add_ln91_4 to i33" [cnn/src/conv.cpp:91]   --->   Operation 644 'zext' 'zext_ln91_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 645 [5/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 645 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 646 [7/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 646 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 647 [1/1] (8.75ns)   --->   "%bias_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_2)" [cnn/src/conv.cpp:86]   --->   Operation 647 'read' 'bias_V_addr_2_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 648 [8/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 648 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/7] (8.75ns)   --->   "%bias_V_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_3, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 649 'readreq' 'bias_V_load_4_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 650 [8/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 650 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 651 [2/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 651 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 652 [10/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 652 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 653 [3/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 653 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 654 [11/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 654 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 655 [4/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 655 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 656 [5/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 656 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 657 [6/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 657 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 658 [7/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 658 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 659 [10/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 659 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 660 [1/1] (2.55ns)   --->   "%add_ln1117_36 = add i33 %sext_ln203, %zext_ln91_14" [cnn/src/conv.cpp:86]   --->   Operation 660 'add' 'add_ln1117_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1117_37 = sext i33 %add_ln1117_36 to i64" [cnn/src/conv.cpp:86]   --->   Operation 661 'sext' 'sext_ln1117_37' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_21 : Operation 662 [1/1] (0.00ns)   --->   "%bias_V_addr_10 = getelementptr i8* %input_V, i64 %sext_ln1117_37" [cnn/src/conv.cpp:86]   --->   Operation 662 'getelementptr' 'bias_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_21 : Operation 663 [11/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 663 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 664 [12/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 664 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 665 [1/1] (1.82ns)   --->   "%add_ln84_16 = add i9 %sext_ln81_1, %select_ln67_6" [cnn/src/conv.cpp:84]   --->   Operation 665 'add' 'add_ln84_16' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 666 [13/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 666 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 667 [1/1] (1.66ns)   --->   "%icmp_ln1116_3 = icmp ult i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 667 'icmp' 'icmp_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 8.75>
ST_22 : Operation 668 [1/1] (1.63ns)   --->   "%add_ln91_5 = add i11 10, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 668 'add' 'add_ln91_5' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln91_15 = zext i11 %add_ln91_5 to i33" [cnn/src/conv.cpp:91]   --->   Operation 669 'zext' 'zext_ln91_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 670 [4/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 670 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 671 [6/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 671 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 672 [7/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 672 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 673 [1/1] (8.75ns)   --->   "%bias_V_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_3)" [cnn/src/conv.cpp:86]   --->   Operation 673 'read' 'bias_V_addr_3_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 674 [7/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 674 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 675 [1/7] (8.75ns)   --->   "%bias_V_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_4, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 675 'readreq' 'bias_V_load_5_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 676 [9/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 676 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 677 [2/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 677 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 678 [10/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 678 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 679 [3/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 679 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 680 [4/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 680 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 681 [5/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 681 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 682 [6/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 682 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 683 [9/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 683 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 684 [7/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 684 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 685 [10/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 685 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 686 [1/1] (2.55ns)   --->   "%add_ln1117_37 = add i33 %sext_ln203, %zext_ln91_15" [cnn/src/conv.cpp:86]   --->   Operation 686 'add' 'add_ln1117_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1117_38 = sext i33 %add_ln1117_37 to i64" [cnn/src/conv.cpp:86]   --->   Operation 687 'sext' 'sext_ln1117_38' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_22 : Operation 688 [1/1] (0.00ns)   --->   "%bias_V_addr_11 = getelementptr i8* %input_V, i64 %sext_ln1117_38" [cnn/src/conv.cpp:86]   --->   Operation 688 'getelementptr' 'bias_V_addr_11' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_22 : Operation 689 [11/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 689 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 690 [12/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 690 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 691 [1/1] (1.82ns)   --->   "%add_ln84_18 = add i9 %zext_ln69_1, %select_ln67_6" [cnn/src/conv.cpp:84]   --->   Operation 691 'add' 'add_ln84_18' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 692 [13/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 692 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 693 [1/1] (1.66ns)   --->   "%icmp_ln1116_4 = icmp ult i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 693 'icmp' 'icmp_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 8.75>
ST_23 : Operation 694 [1/1] (1.63ns)   --->   "%add_ln91_6 = add i11 11, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 694 'add' 'add_ln91_6' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln91_16 = zext i11 %add_ln91_6 to i33" [cnn/src/conv.cpp:91]   --->   Operation 695 'zext' 'zext_ln91_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 696 [3/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 696 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 697 [5/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 697 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 698 [6/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 698 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 699 [6/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 699 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 700 [1/1] (8.75ns)   --->   "%bias_V_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_4)" [cnn/src/conv.cpp:86]   --->   Operation 700 'read' 'bias_V_addr_4_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 701 [8/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 701 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 702 [1/7] (8.75ns)   --->   "%bias_V_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_5, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 702 'readreq' 'bias_V_load_6_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 703 [9/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 703 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 704 [2/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 704 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 705 [3/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 705 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 706 [4/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 706 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 707 [5/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 707 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 708 [8/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 708 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 709 [6/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 709 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 710 [9/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 710 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 711 [7/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 711 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 712 [10/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 712 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 713 [1/1] (2.55ns)   --->   "%add_ln1117_38 = add i33 %sext_ln203, %zext_ln91_16" [cnn/src/conv.cpp:86]   --->   Operation 713 'add' 'add_ln1117_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1117_39 = sext i33 %add_ln1117_38 to i64" [cnn/src/conv.cpp:86]   --->   Operation 714 'sext' 'sext_ln1117_39' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_23 : Operation 715 [1/1] (0.00ns)   --->   "%bias_V_addr_12 = getelementptr i8* %input_V, i64 %sext_ln1117_39" [cnn/src/conv.cpp:86]   --->   Operation 715 'getelementptr' 'bias_V_addr_12' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_23 : Operation 716 [11/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 716 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 717 [12/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 717 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 718 [1/1] (1.82ns)   --->   "%add_ln84_19 = add i9 %zext_ln81_1, %select_ln67_6" [cnn/src/conv.cpp:84]   --->   Operation 718 'add' 'add_ln84_19' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 719 [13/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 719 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 720 [1/1] (1.66ns)   --->   "%icmp_ln1116_5 = icmp ult i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 720 'icmp' 'icmp_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 8.75>
ST_24 : Operation 721 [1/1] (1.63ns)   --->   "%add_ln91_7 = add i11 12, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 721 'add' 'add_ln91_7' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln91_17 = zext i11 %add_ln91_7 to i33" [cnn/src/conv.cpp:91]   --->   Operation 722 'zext' 'zext_ln91_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 723 [2/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 723 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [4/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 724 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 725 [5/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 725 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 726 [5/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 726 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 727 [7/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 727 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 728 [1/1] (8.75ns)   --->   "%bias_V_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_5)" [cnn/src/conv.cpp:86]   --->   Operation 728 'read' 'bias_V_addr_5_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 729 [8/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 729 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 730 [1/7] (8.75ns)   --->   "%bias_V_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_6, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 730 'readreq' 'bias_V_load_7_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 731 [2/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 731 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 732 [3/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 732 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 733 [4/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 733 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 734 [7/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 734 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 735 [5/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 735 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 736 [8/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 736 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 737 [6/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 737 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 738 [9/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 738 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 739 [7/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 739 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 740 [10/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 740 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 741 [1/1] (2.55ns)   --->   "%add_ln1117_39 = add i33 %sext_ln203, %zext_ln91_17" [cnn/src/conv.cpp:86]   --->   Operation 741 'add' 'add_ln1117_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1117_40 = sext i33 %add_ln1117_39 to i64" [cnn/src/conv.cpp:86]   --->   Operation 742 'sext' 'sext_ln1117_40' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_24 : Operation 743 [1/1] (0.00ns)   --->   "%bias_V_addr_13 = getelementptr i8* %input_V, i64 %sext_ln1117_40" [cnn/src/conv.cpp:86]   --->   Operation 743 'getelementptr' 'bias_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_24 : Operation 744 [11/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 744 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 745 [12/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 745 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 746 [1/1] (1.82ns)   --->   "%add_ln84_21 = add i9 %sext_ln81_1, %select_ln67_7" [cnn/src/conv.cpp:84]   --->   Operation 746 'add' 'add_ln84_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 747 [13/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 747 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 748 [1/1] (1.66ns)   --->   "%icmp_ln1116_6 = icmp ult i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 748 'icmp' 'icmp_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 8.75>
ST_25 : Operation 749 [1/1] (1.63ns)   --->   "%add_ln91_8 = add i11 13, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 749 'add' 'add_ln91_8' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln91_18 = zext i11 %add_ln91_8 to i33" [cnn/src/conv.cpp:91]   --->   Operation 750 'zext' 'zext_ln91_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 751 [1/14] (3.10ns)   --->   "%urem_ln1116 = urem i10 %add_ln84, 224" [cnn/src/conv.cpp:86]   --->   Operation 751 'urem' 'urem_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %urem_ln1116 to i64" [cnn/src/conv.cpp:86]   --->   Operation 752 'zext' 'zext_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_25 : Operation 753 [1/1] (0.00ns)   --->   "%temp_0_V_addr_8 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116" [cnn/src/conv.cpp:86]   --->   Operation 753 'getelementptr' 'temp_0_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_25 : Operation 754 [2/2] (3.25ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 754 'load' 'temp_0_V_load' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_25 : Operation 755 [3/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 755 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 756 [4/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 756 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 757 [4/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 757 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 758 [6/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 758 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 759 [7/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 759 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 760 [1/1] (8.75ns)   --->   "%bias_V_addr_6_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_6)" [cnn/src/conv.cpp:86]   --->   Operation 760 'read' 'bias_V_addr_6_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 761 [1/7] (8.75ns)   --->   "%bias_V_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_7, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 761 'readreq' 'bias_V_load_8_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 762 [2/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 762 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 763 [3/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 763 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 764 [6/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 764 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 765 [4/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 765 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 766 [7/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 766 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 767 [5/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 767 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 768 [8/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 768 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 769 [6/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 769 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 770 [9/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 770 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [7/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 771 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 772 [10/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 772 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 773 [1/1] (2.55ns)   --->   "%add_ln1117_40 = add i33 %sext_ln203, %zext_ln91_18" [cnn/src/conv.cpp:86]   --->   Operation 773 'add' 'add_ln1117_40' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1117_41 = sext i33 %add_ln1117_40 to i64" [cnn/src/conv.cpp:86]   --->   Operation 774 'sext' 'sext_ln1117_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 775 [1/1] (0.00ns)   --->   "%bias_V_addr_14 = getelementptr i8* %input_V, i64 %sext_ln1117_41" [cnn/src/conv.cpp:86]   --->   Operation 775 'getelementptr' 'bias_V_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 776 [11/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 776 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 777 [12/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 777 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 778 [1/1] (1.82ns)   --->   "%add_ln84_23 = add i9 %zext_ln69_1, %select_ln67_7" [cnn/src/conv.cpp:84]   --->   Operation 778 'add' 'add_ln84_23' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 779 [13/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 779 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 780 [1/1] (1.66ns)   --->   "%icmp_ln1116_7 = icmp ult i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 780 'icmp' 'icmp_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 8.75>
ST_26 : Operation 781 [1/1] (1.63ns)   --->   "%add_ln91_9 = add i11 14, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 781 'add' 'add_ln91_9' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln91_19 = zext i11 %add_ln91_9 to i33" [cnn/src/conv.cpp:91]   --->   Operation 782 'zext' 'zext_ln91_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 783 [1/2] (3.25ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 783 'load' 'temp_0_V_load' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_26 : Operation 784 [2/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 784 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 785 [3/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 785 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 786 [3/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 786 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 787 [5/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 787 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 788 [6/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 788 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 789 [1/1] (8.75ns)   --->   "%bias_V_addr_7_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_7)" [cnn/src/conv.cpp:86]   --->   Operation 789 'read' 'bias_V_addr_7_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 790 [1/7] (8.75ns)   --->   "%bias_V_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_8, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 790 'readreq' 'bias_V_load_9_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 791 [2/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 791 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 792 [5/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 792 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 793 [3/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 793 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 794 [6/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 794 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 795 [4/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 795 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 796 [7/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 796 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 797 [5/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 797 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 798 [8/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 798 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 799 [6/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 799 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 800 [9/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 800 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 801 [7/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 801 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 802 [10/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 802 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 803 [1/1] (2.55ns)   --->   "%add_ln1117_41 = add i33 %sext_ln203, %zext_ln91_19" [cnn/src/conv.cpp:86]   --->   Operation 803 'add' 'add_ln1117_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1117_42 = sext i33 %add_ln1117_41 to i64" [cnn/src/conv.cpp:86]   --->   Operation 804 'sext' 'sext_ln1117_42' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_26 : Operation 805 [1/1] (0.00ns)   --->   "%bias_V_addr_15 = getelementptr i8* %input_V, i64 %sext_ln1117_42" [cnn/src/conv.cpp:86]   --->   Operation 805 'getelementptr' 'bias_V_addr_15' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_26 : Operation 806 [11/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 806 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [12/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 807 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [1/1] (1.73ns)   --->   "%add_ln84_27 = add i10 %sext_ln81_2, %select_ln67_8" [cnn/src/conv.cpp:84]   --->   Operation 808 'add' 'add_ln84_27' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [14/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 809 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 8.75>
ST_27 : Operation 810 [1/1] (1.63ns)   --->   "%add_ln91_10 = add i11 15, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 810 'add' 'add_ln91_10' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln91_20 = zext i11 %add_ln91_10 to i33" [cnn/src/conv.cpp:91]   --->   Operation 811 'zext' 'zext_ln91_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_27 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i8 %temp_0_V_load to i11" [cnn/src/conv.cpp:86]   --->   Operation 812 'sext' 'sext_ln1192' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i8 %bias_V_addr_1_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 813 'sext' 'sext_ln1192_56' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i11 %sext_ln1192_56, %sext_ln1192" [cnn/src/conv.cpp:86]   --->   Operation 814 'mul' 'mul_ln1192' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_V, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 815 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_27 : Operation 816 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i11 %mul_ln1192, %shl_ln3" [cnn/src/conv.cpp:86]   --->   Operation 816 'add' 'add_ln1192' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 817 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_27 : Operation 818 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.1" [cnn/src/conv.cpp:87]   --->   Operation 818 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_27 : Operation 819 [1/15] (3.22ns)   --->   "%urem_ln1116_1 = urem i11 %add_ln84_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 819 'urem' 'urem_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i11 %urem_ln1116_1 to i64" [cnn/src/conv.cpp:86]   --->   Operation 820 'zext' 'zext_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_27 : Operation 821 [1/1] (0.00ns)   --->   "%temp_0_V_addr_9 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_25" [cnn/src/conv.cpp:86]   --->   Operation 821 'getelementptr' 'temp_0_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_27 : Operation 822 [2/2] (3.25ns)   --->   "%temp_0_V_load_7 = load i8* %temp_0_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 822 'load' 'temp_0_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_27 : Operation 823 [2/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 823 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 824 [2/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 824 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 825 [4/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 825 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 826 [5/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 826 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 827 [1/1] (8.75ns)   --->   "%bias_V_addr_8_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_8)" [cnn/src/conv.cpp:86]   --->   Operation 827 'read' 'bias_V_addr_8_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 828 [1/7] (8.75ns)   --->   "%bias_V_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_9, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 828 'readreq' 'bias_V_load_10_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 829 [4/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 829 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 830 [2/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 830 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 831 [5/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 831 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 832 [3/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 832 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 833 [6/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 833 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 834 [4/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 834 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 835 [7/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 835 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 836 [5/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 836 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 837 [8/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 837 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 838 [6/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 838 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 839 [9/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 839 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 840 [7/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 840 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 841 [10/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 841 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 842 [1/1] (2.55ns)   --->   "%add_ln1117_42 = add i33 %sext_ln203, %zext_ln91_20" [cnn/src/conv.cpp:86]   --->   Operation 842 'add' 'add_ln1117_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1117_43 = sext i33 %add_ln1117_42 to i64" [cnn/src/conv.cpp:86]   --->   Operation 843 'sext' 'sext_ln1117_43' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_27 : Operation 844 [1/1] (0.00ns)   --->   "%bias_V_addr_16 = getelementptr i8* %input_V, i64 %sext_ln1117_43" [cnn/src/conv.cpp:86]   --->   Operation 844 'getelementptr' 'bias_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_27 : Operation 845 [11/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 845 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [1/1] (1.82ns)   --->   "%add_ln84_25 = add i9 %zext_ln81_1, %select_ln67_7" [cnn/src/conv.cpp:84]   --->   Operation 846 'add' 'add_ln84_25' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [13/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 847 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [1/1] (1.66ns)   --->   "%icmp_ln1116_8 = icmp ult i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 848 'icmp' 'icmp_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [13/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 849 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 8.75>
ST_28 : Operation 850 [1/1] (1.63ns)   --->   "%add_ln91_11 = add i11 16, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 850 'add' 'add_ln91_11' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln91_21 = zext i11 %add_ln91_11 to i33" [cnn/src/conv.cpp:91]   --->   Operation 851 'zext' 'zext_ln91_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %select_ln67 to i10" [cnn/src/conv.cpp:69]   --->   Operation 852 'zext' 'zext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 853 [1/1] (0.00ns)   --->   "%sum_4_0_0_0 = phi i8 [ %trunc_ln3, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.0 ], [ %sum_V, %hls_label_1_begin ]"   --->   Operation 853 'phi' 'sum_4_0_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_28 : Operation 854 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1, label %.preheader.0.0.2" [cnn/src/conv.cpp:83]   --->   Operation 854 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_28 : Operation 855 [1/2] (3.25ns)   --->   "%temp_0_V_load_7 = load i8* %temp_0_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 855 'load' 'temp_0_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_28 : Operation 856 [1/15] (3.22ns)   --->   "%urem_ln1116_2 = urem i11 %add_ln84_2, 224" [cnn/src/conv.cpp:86]   --->   Operation 856 'urem' 'urem_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i11 %urem_ln1116_2 to i64" [cnn/src/conv.cpp:86]   --->   Operation 857 'zext' 'zext_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_28 : Operation 858 [1/1] (0.00ns)   --->   "%temp_0_V_addr_10 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_26" [cnn/src/conv.cpp:86]   --->   Operation 858 'getelementptr' 'temp_0_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_28 : Operation 859 [2/2] (3.25ns)   --->   "%temp_0_V_load_8 = load i8* %temp_0_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 859 'load' 'temp_0_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_28 : Operation 860 [1/14] (3.10ns)   --->   "%urem_ln1116_3 = urem i10 %add_ln84_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 860 'urem' 'urem_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i10 %urem_ln1116_3 to i64" [cnn/src/conv.cpp:86]   --->   Operation 861 'zext' 'zext_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_28 : Operation 862 [1/1] (0.00ns)   --->   "%temp_0_V_addr_11 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_27" [cnn/src/conv.cpp:86]   --->   Operation 862 'getelementptr' 'temp_0_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_28 : Operation 863 [2/2] (3.25ns)   --->   "%temp_0_V_load_9 = load i8* %temp_0_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 863 'load' 'temp_0_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_28 : Operation 864 [3/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 864 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 865 [4/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 865 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 866 [1/1] (8.75ns)   --->   "%bias_V_addr_9_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_9)" [cnn/src/conv.cpp:86]   --->   Operation 866 'read' 'bias_V_addr_9_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 867 [3/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 867 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/7] (8.75ns)   --->   "%bias_V_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_10, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 868 'readreq' 'bias_V_load_11_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 869 [4/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 869 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [2/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 870 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 871 [5/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 871 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 872 [3/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 872 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 873 [6/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 873 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [4/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 874 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 875 [7/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 875 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [5/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 876 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 877 [8/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 877 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [6/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 878 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 879 [9/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 879 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [7/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 880 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 881 [10/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 881 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/1] (2.55ns)   --->   "%add_ln1117_43 = add i33 %sext_ln203, %zext_ln91_21" [cnn/src/conv.cpp:86]   --->   Operation 882 'add' 'add_ln1117_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1117_44 = sext i33 %add_ln1117_43 to i64" [cnn/src/conv.cpp:86]   --->   Operation 883 'sext' 'sext_ln1117_44' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_28 : Operation 884 [1/1] (0.00ns)   --->   "%bias_V_addr_17 = getelementptr i8* %input_V, i64 %sext_ln1117_44" [cnn/src/conv.cpp:86]   --->   Operation 884 'getelementptr' 'bias_V_addr_17' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_28 : Operation 885 [12/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 885 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [12/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 886 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %select_ln67_27, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 887 'add' 'add_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 888 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i9 %add_ln1116, -224" [cnn/src/conv.cpp:86]   --->   Operation 888 'add' 'add_ln1116_1' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 889 [1/1] (1.66ns)   --->   "%icmp_ln1116_9 = icmp ult i9 %add_ln1116_1, 224" [cnn/src/conv.cpp:86]   --->   Operation 889 'icmp' 'icmp_ln1116_9' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 890 [1/1] (1.73ns)   --->   "%add_ln84_29 = add i10 %zext_ln69, %select_ln67_8" [cnn/src/conv.cpp:84]   --->   Operation 890 'add' 'add_ln84_29' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [14/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 891 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_2 = add i9 %select_ln67_27, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 892 'add' 'add_ln1116_2' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 893 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i9 %add_ln1116_2, -224" [cnn/src/conv.cpp:86]   --->   Operation 893 'add' 'add_ln1116_3' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 894 [1/1] (1.66ns)   --->   "%icmp_ln1116_10 = icmp ult i9 %add_ln1116_3, 224" [cnn/src/conv.cpp:86]   --->   Operation 894 'icmp' 'icmp_ln1116_10' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_4 = add i9 %select_ln67_27, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 895 'add' 'add_ln1116_4' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 896 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_5 = add i9 %add_ln1116_4, -224" [cnn/src/conv.cpp:86]   --->   Operation 896 'add' 'add_ln1116_5' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 897 [1/1] (1.66ns)   --->   "%icmp_ln1116_11 = icmp ult i9 %add_ln1116_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 897 'icmp' 'icmp_ln1116_11' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 8.75>
ST_29 : Operation 898 [1/1] (1.63ns)   --->   "%add_ln91_12 = add i11 17, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 898 'add' 'add_ln91_12' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln91_22 = zext i11 %add_ln91_12 to i33" [cnn/src/conv.cpp:91]   --->   Operation 899 'zext' 'zext_ln91_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %w to i10" [cnn/src/conv.cpp:81]   --->   Operation 900 'zext' 'zext_ln81' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_29 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i8 %temp_0_V_load_7 to i11" [cnn/src/conv.cpp:86]   --->   Operation 901 'sext' 'sext_ln1192_57' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_29 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i8 %bias_V_addr_2_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 902 'sext' 'sext_ln1192_58' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_29 : Operation 903 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_28)   --->   "%mul_ln1192_28 = mul i11 %sext_ln1192_58, %sext_ln1192_57" [cnn/src/conv.cpp:86]   --->   Operation 903 'mul' 'mul_ln1192_28' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 904 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_29 : Operation 905 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_28 = add i11 %mul_ln1192_28, %shl_ln728_s" [cnn/src/conv.cpp:86]   --->   Operation 905 'add' 'add_ln1192_28' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_28, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 906 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_29 : Operation 907 [1/1] (1.76ns)   --->   "br label %.preheader.0.0.2" [cnn/src/conv.cpp:87]   --->   Operation 907 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_29 : Operation 908 [1/2] (3.25ns)   --->   "%temp_0_V_load_8 = load i8* %temp_0_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 908 'load' 'temp_0_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_29 : Operation 909 [1/2] (3.25ns)   --->   "%temp_0_V_load_9 = load i8* %temp_0_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 909 'load' 'temp_0_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_29 : Operation 910 [2/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 910 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 911 [3/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 911 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 912 [2/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 912 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 913 [1/1] (8.75ns)   --->   "%bias_V_addr_10_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_10)" [cnn/src/conv.cpp:86]   --->   Operation 913 'read' 'bias_V_addr_10_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 914 [3/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 914 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 915 [1/7] (8.75ns)   --->   "%bias_V_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_11, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 915 'readreq' 'bias_V_load_12_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 916 [4/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 916 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [2/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 917 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 918 [5/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 918 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 919 [3/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 919 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 920 [6/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 920 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 921 [4/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 921 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 922 [7/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 922 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 923 [5/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 923 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 924 [8/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 924 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 925 [6/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 925 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 926 [9/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 926 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 927 [7/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 927 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 928 [11/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 928 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 929 [1/1] (2.55ns)   --->   "%add_ln1117_44 = add i33 %sext_ln203, %zext_ln91_22" [cnn/src/conv.cpp:86]   --->   Operation 929 'add' 'add_ln1117_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1117_45 = sext i33 %add_ln1117_44 to i64" [cnn/src/conv.cpp:86]   --->   Operation 930 'sext' 'sext_ln1117_45' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_29 : Operation 931 [1/1] (0.00ns)   --->   "%bias_V_addr_18 = getelementptr i8* %input_V, i64 %sext_ln1117_45" [cnn/src/conv.cpp:86]   --->   Operation 931 'getelementptr' 'bias_V_addr_18' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_29 : Operation 932 [11/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 932 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 933 [13/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 933 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 934 [1/1] (1.73ns)   --->   "%add_ln84_31 = add i10 %zext_ln81, %select_ln67_8" [cnn/src/conv.cpp:84]   --->   Operation 934 'add' 'add_ln84_31' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 935 [14/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 935 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 8.75>
ST_30 : Operation 936 [1/1] (1.63ns)   --->   "%add_ln91_13 = add i11 18, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 936 'add' 'add_ln91_13' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln91_23 = zext i11 %add_ln91_13 to i33" [cnn/src/conv.cpp:91]   --->   Operation 937 'zext' 'zext_ln91_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 938 [1/1] (0.00ns)   --->   "%sum_4_0_0_1 = phi i8 [ %trunc_ln708_s, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.1 ], [ %sum_4_0_0_0, %.preheader.0.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 938 'phi' 'sum_4_0_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 939 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2, label %.preheader.preheader.0.1" [cnn/src/conv.cpp:83]   --->   Operation 939 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_30 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i8 %temp_0_V_load_8 to i11" [cnn/src/conv.cpp:86]   --->   Operation 940 'sext' 'sext_ln1192_59' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_30 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i8 %bias_V_addr_3_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 941 'sext' 'sext_ln1192_60' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_30 : Operation 942 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_29)   --->   "%mul_ln1192_29 = mul i11 %sext_ln1192_60, %sext_ln1192_59" [cnn/src/conv.cpp:86]   --->   Operation 942 'mul' 'mul_ln1192_29' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 943 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_30 : Operation 944 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_29 = add i11 %mul_ln1192_29, %shl_ln728_27" [cnn/src/conv.cpp:86]   --->   Operation 944 'add' 'add_ln1192_29' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_29, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 945 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_30 : Operation 946 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.0.1" [cnn/src/conv.cpp:87]   --->   Operation 946 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_30 : Operation 947 [1/15] (3.22ns)   --->   "%urem_ln1116_4 = urem i11 %add_ln84_4, 224" [cnn/src/conv.cpp:86]   --->   Operation 947 'urem' 'urem_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i11 %urem_ln1116_4 to i64" [cnn/src/conv.cpp:86]   --->   Operation 948 'zext' 'zext_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (0.00ns)   --->   "%temp_0_V_addr_12 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_28" [cnn/src/conv.cpp:86]   --->   Operation 949 'getelementptr' 'temp_0_V_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_30 : Operation 950 [2/2] (3.25ns)   --->   "%temp_0_V_load_10 = load i8* %temp_0_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 950 'load' 'temp_0_V_load_10' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_30 : Operation 951 [2/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 951 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 952 [1/13] (3.74ns)   --->   "%urem_ln1116_6 = urem i9 %add_ln84_10, 224" [cnn/src/conv.cpp:86]   --->   Operation 952 'urem' 'urem_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i9 %urem_ln1116_6 to i64" [cnn/src/conv.cpp:86]   --->   Operation 953 'zext' 'zext_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_30 : Operation 954 [1/1] (0.00ns)   --->   "%temp_0_V_addr_17 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_33" [cnn/src/conv.cpp:86]   --->   Operation 954 'getelementptr' 'temp_0_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116)> <Delay = 0.00>
ST_30 : Operation 955 [1/1] (0.00ns)   --->   "%temp_1_V_addr_8 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_33" [cnn/src/conv.cpp:86]   --->   Operation 955 'getelementptr' 'temp_1_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116)> <Delay = 0.00>
ST_30 : Operation 956 [2/2] (3.25ns)   --->   "%temp_0_V_load_15 = load i8* %temp_0_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 956 'load' 'temp_0_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_30 : Operation 957 [2/2] (3.25ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 957 'load' 'temp_1_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_30 : Operation 958 [2/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 958 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 959 [1/1] (8.75ns)   --->   "%bias_V_addr_11_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_11)" [cnn/src/conv.cpp:86]   --->   Operation 959 'read' 'bias_V_addr_11_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 960 [3/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 960 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 961 [1/7] (8.75ns)   --->   "%bias_V_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_12, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 961 'readreq' 'bias_V_load_13_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 962 [4/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 962 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 963 [2/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 963 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 964 [5/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 964 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 965 [3/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 965 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 966 [6/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 966 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 967 [4/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 967 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 968 [7/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 968 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 969 [5/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 969 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 970 [8/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 970 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 971 [6/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 971 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 972 [10/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 972 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 973 [7/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 973 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 974 [10/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 974 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 975 [1/1] (2.55ns)   --->   "%add_ln1117_45 = add i33 %sext_ln203, %zext_ln91_23" [cnn/src/conv.cpp:86]   --->   Operation 975 'add' 'add_ln1117_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1117_46 = sext i33 %add_ln1117_45 to i64" [cnn/src/conv.cpp:86]   --->   Operation 976 'sext' 'sext_ln1117_46' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_30 : Operation 977 [1/1] (0.00ns)   --->   "%bias_V_addr_19 = getelementptr i8* %input_V, i64 %sext_ln1117_46" [cnn/src/conv.cpp:86]   --->   Operation 977 'getelementptr' 'bias_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_30 : Operation 978 [12/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 978 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 979 [13/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 979 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 980 [1/1] (1.73ns)   --->   "%add_ln84_33 = add i10 %sext_ln81_2, %select_ln67_9" [cnn/src/conv.cpp:84]   --->   Operation 980 'add' 'add_ln84_33' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 981 [14/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 981 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 8.75>
ST_31 : Operation 982 [1/1] (1.63ns)   --->   "%add_ln91_14 = add i11 19, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 982 'add' 'add_ln91_14' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln91_24 = zext i11 %add_ln91_14 to i33" [cnn/src/conv.cpp:91]   --->   Operation 983 'zext' 'zext_ln91_24' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 984 [1/1] (0.00ns)   --->   "%sum_4_0_0_2 = phi i8 [ %trunc_ln708_1, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0.2 ], [ %sum_4_0_0_1, %.preheader.0.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 984 'phi' 'sum_4_0_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_31 : Operation 985 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1" [cnn/src/conv.cpp:83]   --->   Operation 985 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_31 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i8 %temp_0_V_load_9 to i11" [cnn/src/conv.cpp:86]   --->   Operation 986 'sext' 'sext_ln1192_61' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_31 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i8 %bias_V_addr_4_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 987 'sext' 'sext_ln1192_62' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_31 : Operation 988 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_30)   --->   "%mul_ln1192_30 = mul i11 %sext_ln1192_62, %sext_ln1192_61" [cnn/src/conv.cpp:86]   --->   Operation 988 'mul' 'mul_ln1192_30' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 989 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_31 : Operation 990 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_30 = add i11 %mul_ln1192_30, %shl_ln728_28" [cnn/src/conv.cpp:86]   --->   Operation 990 'add' 'add_ln1192_30' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_30, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 991 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_31 : Operation 992 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1" [cnn/src/conv.cpp:87]   --->   Operation 992 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_31 : Operation 993 [1/2] (3.25ns)   --->   "%temp_0_V_load_10 = load i8* %temp_0_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 993 'load' 'temp_0_V_load_10' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 994 [1/15] (3.22ns)   --->   "%urem_ln1116_5 = urem i11 %add_ln84_5, 224" [cnn/src/conv.cpp:86]   --->   Operation 994 'urem' 'urem_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i11 %urem_ln1116_5 to i64" [cnn/src/conv.cpp:86]   --->   Operation 995 'zext' 'zext_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_31 : Operation 996 [1/1] (0.00ns)   --->   "%temp_0_V_addr_13 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_29" [cnn/src/conv.cpp:86]   --->   Operation 996 'getelementptr' 'temp_0_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_31 : Operation 997 [2/2] (3.25ns)   --->   "%temp_0_V_load_11 = load i8* %temp_0_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 997 'load' 'temp_0_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 998 [1/2] (3.25ns)   --->   "%temp_0_V_load_15 = load i8* %temp_0_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 998 'load' 'temp_0_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 999 [1/2] (3.25ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 999 'load' 'temp_1_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 1000 [1/1] (1.24ns)   --->   "%select_ln1116 = select i1 %icmp_ln1116, i8 %temp_0_V_load_15, i8 %temp_1_V_load" [cnn/src/conv.cpp:86]   --->   Operation 1000 'select' 'select_ln1116' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1001 [1/13] (3.74ns)   --->   "%urem_ln1116_7 = urem i9 %add_ln84_12, 224" [cnn/src/conv.cpp:86]   --->   Operation 1001 'urem' 'urem_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i9 %urem_ln1116_7 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1002 'zext' 'zext_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_31 : Operation 1003 [1/1] (0.00ns)   --->   "%temp_0_V_addr_18 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_34" [cnn/src/conv.cpp:86]   --->   Operation 1003 'getelementptr' 'temp_0_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_1)> <Delay = 0.00>
ST_31 : Operation 1004 [1/1] (0.00ns)   --->   "%temp_1_V_addr_9 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_34" [cnn/src/conv.cpp:86]   --->   Operation 1004 'getelementptr' 'temp_1_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_1)> <Delay = 0.00>
ST_31 : Operation 1005 [2/2] (3.25ns)   --->   "%temp_0_V_load_16 = load i8* %temp_0_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1005 'load' 'temp_0_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 1006 [2/2] (3.25ns)   --->   "%temp_1_V_load_7 = load i8* %temp_1_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1006 'load' 'temp_1_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_31 : Operation 1007 [2/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 1007 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1008 [1/1] (8.75ns)   --->   "%bias_V_addr_12_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_12)" [cnn/src/conv.cpp:86]   --->   Operation 1008 'read' 'bias_V_addr_12_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1009 [3/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 1009 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1010 [1/7] (8.75ns)   --->   "%bias_V_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_13, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1010 'readreq' 'bias_V_load_14_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1011 [4/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 1011 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1012 [2/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1012 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1013 [5/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1013 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1014 [3/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1014 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1015 [6/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1015 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1016 [4/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1016 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1017 [7/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1017 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1018 [5/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1018 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1019 [9/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1019 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1020 [6/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1020 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1021 [9/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1021 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1022 [7/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1022 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 1023 [11/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1023 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1024 [1/1] (2.55ns)   --->   "%add_ln1117_46 = add i33 %sext_ln203, %zext_ln91_24" [cnn/src/conv.cpp:86]   --->   Operation 1024 'add' 'add_ln1117_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln1117_47 = sext i33 %add_ln1117_46 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1025 'sext' 'sext_ln1117_47' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_31 : Operation 1026 [1/1] (0.00ns)   --->   "%bias_V_addr_20 = getelementptr i8* %input_V, i64 %sext_ln1117_47" [cnn/src/conv.cpp:86]   --->   Operation 1026 'getelementptr' 'bias_V_addr_20' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_31 : Operation 1027 [12/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1027 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1028 [13/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1028 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_6 = add i9 %select_ln67_28, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1029 'add' 'add_ln1116_6' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1030 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_7 = add i9 %add_ln1116_6, -224" [cnn/src/conv.cpp:86]   --->   Operation 1030 'add' 'add_ln1116_7' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1031 [1/1] (1.66ns)   --->   "%icmp_ln1116_12 = icmp ult i9 %add_ln1116_7, 224" [cnn/src/conv.cpp:86]   --->   Operation 1031 'icmp' 'icmp_ln1116_12' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1032 [1/1] (1.73ns)   --->   "%add_ln84_35 = add i10 %zext_ln69, %select_ln67_9" [cnn/src/conv.cpp:84]   --->   Operation 1032 'add' 'add_ln84_35' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1033 [14/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1033 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_8 = add i9 %select_ln67_28, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1034 'add' 'add_ln1116_8' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1035 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_9 = add i9 %add_ln1116_8, -224" [cnn/src/conv.cpp:86]   --->   Operation 1035 'add' 'add_ln1116_9' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1036 [1/1] (1.66ns)   --->   "%icmp_ln1116_13 = icmp ult i9 %add_ln1116_9, 224" [cnn/src/conv.cpp:86]   --->   Operation 1036 'icmp' 'icmp_ln1116_13' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_10 = add i9 %select_ln67_28, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1037 'add' 'add_ln1116_10' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1038 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_11 = add i9 %add_ln1116_10, -224" [cnn/src/conv.cpp:86]   --->   Operation 1038 'add' 'add_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 1039 [1/1] (1.66ns)   --->   "%icmp_ln1116_14 = icmp ult i9 %add_ln1116_11, 224" [cnn/src/conv.cpp:86]   --->   Operation 1039 'icmp' 'icmp_ln1116_14' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 8.75>
ST_32 : Operation 1040 [1/1] (1.63ns)   --->   "%add_ln91_15 = add i11 20, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1040 'add' 'add_ln91_15' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln91_25 = zext i11 %add_ln91_15 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1041 'zext' 'zext_ln91_25' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1042 [1/1] (0.00ns)   --->   "%sum_4_0_1_0 = phi i8 [ %trunc_ln708_2, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.0 ], [ %sum_4_0_0_2, %.preheader.preheader.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1042 'phi' 'sum_4_0_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i8 %temp_0_V_load_10 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1043 'sext' 'sext_ln1192_63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i8 %bias_V_addr_5_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1044 'sext' 'sext_ln1192_64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1045 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_31)   --->   "%mul_ln1192_31 = mul i11 %sext_ln1192_64, %sext_ln1192_63" [cnn/src/conv.cpp:86]   --->   Operation 1045 'mul' 'mul_ln1192_31' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1046 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1046 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1047 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_31 = add i11 %mul_ln1192_31, %shl_ln728_29" [cnn/src/conv.cpp:86]   --->   Operation 1047 'add' 'add_ln1192_31' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_31, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1048 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_32 : Operation 1049 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2, label %.preheader.preheader.0.2" [cnn/src/conv.cpp:83]   --->   Operation 1049 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_32 : Operation 1050 [1/2] (3.25ns)   --->   "%temp_0_V_load_11 = load i8* %temp_0_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1050 'load' 'temp_0_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_32 : Operation 1051 [1/2] (3.25ns)   --->   "%temp_0_V_load_16 = load i8* %temp_0_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1051 'load' 'temp_0_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_32 : Operation 1052 [1/2] (3.25ns)   --->   "%temp_1_V_load_7 = load i8* %temp_1_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1052 'load' 'temp_1_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_32 : Operation 1053 [1/1] (1.24ns)   --->   "%select_ln1116_1 = select i1 %icmp_ln1116_1, i8 %temp_0_V_load_16, i8 %temp_1_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 1053 'select' 'select_ln1116_1' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1054 [1/13] (3.74ns)   --->   "%urem_ln1116_8 = urem i9 %add_ln84_14, 224" [cnn/src/conv.cpp:86]   --->   Operation 1054 'urem' 'urem_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i9 %urem_ln1116_8 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1055 'zext' 'zext_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_32 : Operation 1056 [1/1] (0.00ns)   --->   "%temp_0_V_addr_19 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_35" [cnn/src/conv.cpp:86]   --->   Operation 1056 'getelementptr' 'temp_0_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_2)> <Delay = 0.00>
ST_32 : Operation 1057 [1/1] (0.00ns)   --->   "%temp_1_V_addr_10 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_35" [cnn/src/conv.cpp:86]   --->   Operation 1057 'getelementptr' 'temp_1_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_2)> <Delay = 0.00>
ST_32 : Operation 1058 [2/2] (3.25ns)   --->   "%temp_0_V_load_17 = load i8* %temp_0_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1058 'load' 'temp_0_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_32 : Operation 1059 [2/2] (3.25ns)   --->   "%temp_1_V_load_8 = load i8* %temp_1_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1059 'load' 'temp_1_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_32 : Operation 1060 [2/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 1060 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1061 [1/1] (8.75ns)   --->   "%bias_V_addr_13_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_13)" [cnn/src/conv.cpp:86]   --->   Operation 1061 'read' 'bias_V_addr_13_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1062 [3/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 1062 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1063 [1/7] (8.75ns)   --->   "%bias_V_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_14, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1063 'readreq' 'bias_V_load_15_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1064 [4/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1064 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1065 [2/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1065 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1066 [5/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1066 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1067 [3/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1067 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1068 [6/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1068 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1069 [4/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1069 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1070 [8/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1070 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1071 [5/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1071 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1072 [8/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1072 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1073 [6/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1073 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1074 [10/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1074 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1075 [7/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1075 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 1076 [11/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1076 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1077 [1/1] (2.55ns)   --->   "%add_ln1117_47 = add i33 %sext_ln203, %zext_ln91_25" [cnn/src/conv.cpp:86]   --->   Operation 1077 'add' 'add_ln1117_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1117_48 = sext i33 %add_ln1117_47 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1078 'sext' 'sext_ln1117_48' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_32 : Operation 1079 [1/1] (0.00ns)   --->   "%bias_V_addr_21 = getelementptr i8* %input_V, i64 %sext_ln1117_48" [cnn/src/conv.cpp:86]   --->   Operation 1079 'getelementptr' 'bias_V_addr_21' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_32 : Operation 1080 [12/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1080 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1081 [13/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1081 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1082 [1/1] (1.73ns)   --->   "%add_ln84_36 = add i10 %zext_ln81, %select_ln67_9" [cnn/src/conv.cpp:84]   --->   Operation 1082 'add' 'add_ln84_36' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1083 [14/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1083 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 8.75>
ST_33 : Operation 1084 [1/1] (1.63ns)   --->   "%add_ln91_16 = add i11 21, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1084 'add' 'add_ln91_16' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln91_26 = zext i11 %add_ln91_16 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1085 'zext' 'zext_ln91_26' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1192_65 = sext i8 %temp_0_V_load_11 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1086 'sext' 'sext_ln1192_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_33 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1192_66 = sext i8 %bias_V_addr_6_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1087 'sext' 'sext_ln1192_66' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_33 : Operation 1088 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_32)   --->   "%mul_ln1192_32 = mul i11 %sext_ln1192_66, %sext_ln1192_65" [cnn/src/conv.cpp:86]   --->   Operation 1088 'mul' 'mul_ln1192_32' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1089 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_3, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1089 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_33 : Operation 1090 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_32 = add i11 %mul_ln1192_32, %shl_ln728_30" [cnn/src/conv.cpp:86]   --->   Operation 1090 'add' 'add_ln1192_32' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_32, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1091 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_33 : Operation 1092 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.0.2" [cnn/src/conv.cpp:87]   --->   Operation 1092 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_33 : Operation 1093 [1/2] (3.25ns)   --->   "%temp_0_V_load_17 = load i8* %temp_0_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1093 'load' 'temp_0_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_33 : Operation 1094 [1/2] (3.25ns)   --->   "%temp_1_V_load_8 = load i8* %temp_1_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1094 'load' 'temp_1_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_33 : Operation 1095 [1/1] (1.24ns)   --->   "%select_ln1116_2 = select i1 %icmp_ln1116_2, i8 %temp_0_V_load_17, i8 %temp_1_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 1095 'select' 'select_ln1116_2' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1096 [1/13] (3.74ns)   --->   "%urem_ln1116_9 = urem i9 %add_ln84_16, 224" [cnn/src/conv.cpp:86]   --->   Operation 1096 'urem' 'urem_ln1116_9' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i9 %urem_ln1116_9 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1097 'zext' 'zext_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_33 : Operation 1098 [1/1] (0.00ns)   --->   "%temp_0_V_addr_20 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_36" [cnn/src/conv.cpp:86]   --->   Operation 1098 'getelementptr' 'temp_0_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_3)> <Delay = 0.00>
ST_33 : Operation 1099 [1/1] (0.00ns)   --->   "%temp_1_V_addr_11 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_36" [cnn/src/conv.cpp:86]   --->   Operation 1099 'getelementptr' 'temp_1_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_3)> <Delay = 0.00>
ST_33 : Operation 1100 [2/2] (3.25ns)   --->   "%temp_0_V_load_18 = load i8* %temp_0_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1100 'load' 'temp_0_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_33 : Operation 1101 [2/2] (3.25ns)   --->   "%temp_1_V_load_9 = load i8* %temp_1_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1101 'load' 'temp_1_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_33 : Operation 1102 [2/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 1102 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1103 [1/1] (8.75ns)   --->   "%bias_V_addr_14_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_14)" [cnn/src/conv.cpp:86]   --->   Operation 1103 'read' 'bias_V_addr_14_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1104 [3/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1104 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1105 [1/7] (8.75ns)   --->   "%bias_V_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_15, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1105 'readreq' 'bias_V_load_16_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1106 [4/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1106 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1107 [2/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1107 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1108 [5/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1108 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1109 [3/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1109 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1110 [7/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1110 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1111 [4/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1111 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1112 [7/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1112 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1113 [5/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1113 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1114 [9/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1114 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1115 [6/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1115 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1116 [10/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1116 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1117 [7/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1117 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 1118 [11/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1118 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1119 [1/1] (2.55ns)   --->   "%add_ln1117_48 = add i33 %sext_ln203, %zext_ln91_26" [cnn/src/conv.cpp:86]   --->   Operation 1119 'add' 'add_ln1117_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln1117_49 = sext i33 %add_ln1117_48 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1120 'sext' 'sext_ln1117_49' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_33 : Operation 1121 [1/1] (0.00ns)   --->   "%bias_V_addr_22 = getelementptr i8* %input_V, i64 %sext_ln1117_49" [cnn/src/conv.cpp:86]   --->   Operation 1121 'getelementptr' 'bias_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_33 : Operation 1122 [12/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1122 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1123 [13/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1123 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1124 [1/1] (1.73ns)   --->   "%add_ln84_38 = add i10 %sext_ln81_2, %select_ln67_10" [cnn/src/conv.cpp:84]   --->   Operation 1124 'add' 'add_ln84_38' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1125 [14/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1125 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 8.75>
ST_34 : Operation 1126 [1/1] (1.63ns)   --->   "%add_ln91_17 = add i11 22, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1126 'add' 'add_ln91_17' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln91_27 = zext i11 %add_ln91_17 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1127 'zext' 'zext_ln91_27' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 1128 [1/1] (0.00ns)   --->   "%sum_4_0_1_2 = phi i8 [ %trunc_ln708_4, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.2 ], [ %trunc_ln708_3, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.1.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1128 'phi' 'sum_4_0_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 1129 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0, label %.preheader.0.2.1" [cnn/src/conv.cpp:83]   --->   Operation 1129 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_34 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1192_67 = sext i8 %temp_0_V_load_12 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1130 'sext' 'sext_ln1192_67' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_34 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1192_68 = sext i8 %bias_V_addr_7_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1131 'sext' 'sext_ln1192_68' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_34 : Operation 1132 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_33)   --->   "%mul_ln1192_33 = mul i11 %sext_ln1192_68, %sext_ln1192_67" [cnn/src/conv.cpp:86]   --->   Operation 1132 'mul' 'mul_ln1192_33' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1133 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1133 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_34 : Operation 1134 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_33 = add i11 %mul_ln1192_33, %shl_ln728_31" [cnn/src/conv.cpp:86]   --->   Operation 1134 'add' 'add_ln1192_33' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_33, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1135 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_34 : Operation 1136 [1/1] (1.76ns)   --->   "br label %.preheader.0.2.1" [cnn/src/conv.cpp:87]   --->   Operation 1136 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_34 : Operation 1137 [1/2] (3.25ns)   --->   "%temp_0_V_load_18 = load i8* %temp_0_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1137 'load' 'temp_0_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_34 : Operation 1138 [1/2] (3.25ns)   --->   "%temp_1_V_load_9 = load i8* %temp_1_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1138 'load' 'temp_1_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_34 : Operation 1139 [1/1] (1.24ns)   --->   "%select_ln1116_3 = select i1 %icmp_ln1116_3, i8 %temp_0_V_load_18, i8 %temp_1_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 1139 'select' 'select_ln1116_3' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1140 [1/13] (3.74ns)   --->   "%urem_ln1116_10 = urem i9 %add_ln84_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 1140 'urem' 'urem_ln1116_10' <Predicate = (!icmp_ln65)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i9 %urem_ln1116_10 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1141 'zext' 'zext_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 1142 [1/1] (0.00ns)   --->   "%temp_0_V_addr_21 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_37" [cnn/src/conv.cpp:86]   --->   Operation 1142 'getelementptr' 'temp_0_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_4)> <Delay = 0.00>
ST_34 : Operation 1143 [1/1] (0.00ns)   --->   "%temp_1_V_addr_12 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_37" [cnn/src/conv.cpp:86]   --->   Operation 1143 'getelementptr' 'temp_1_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_4)> <Delay = 0.00>
ST_34 : Operation 1144 [2/2] (3.25ns)   --->   "%temp_0_V_load_19 = load i8* %temp_0_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1144 'load' 'temp_0_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_34 : Operation 1145 [2/2] (3.25ns)   --->   "%temp_1_V_load_10 = load i8* %temp_1_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1145 'load' 'temp_1_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_34 : Operation 1146 [2/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1146 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1147 [1/1] (8.75ns)   --->   "%bias_V_addr_15_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_15)" [cnn/src/conv.cpp:86]   --->   Operation 1147 'read' 'bias_V_addr_15_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1148 [3/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1148 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1149 [1/7] (8.75ns)   --->   "%bias_V_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_16, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1149 'readreq' 'bias_V_load_17_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1150 [4/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1150 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1151 [2/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1151 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1152 [6/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1152 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1153 [3/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1153 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1154 [6/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1154 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1155 [4/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1155 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1156 [8/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1156 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1157 [5/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1157 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1158 [9/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1158 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1159 [6/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1159 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1160 [10/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1160 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1161 [7/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1161 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1162 [11/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1162 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1163 [1/1] (2.55ns)   --->   "%add_ln1117_49 = add i33 %sext_ln203, %zext_ln91_27" [cnn/src/conv.cpp:86]   --->   Operation 1163 'add' 'add_ln1117_49' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln1117_50 = sext i33 %add_ln1117_49 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1164 'sext' 'sext_ln1117_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 1165 [1/1] (0.00ns)   --->   "%bias_V_addr_23 = getelementptr i8* %input_V, i64 %sext_ln1117_50" [cnn/src/conv.cpp:86]   --->   Operation 1165 'getelementptr' 'bias_V_addr_23' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_34 : Operation 1166 [12/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1166 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1167 [13/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1167 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_12 = add i9 %select_ln67_29, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1168 'add' 'add_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1169 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_13 = add i9 %add_ln1116_12, -224" [cnn/src/conv.cpp:86]   --->   Operation 1169 'add' 'add_ln1116_13' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1170 [1/1] (1.66ns)   --->   "%icmp_ln1116_15 = icmp ult i9 %add_ln1116_13, 224" [cnn/src/conv.cpp:86]   --->   Operation 1170 'icmp' 'icmp_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1171 [1/1] (1.73ns)   --->   "%add_ln84_40 = add i10 %zext_ln69, %select_ln67_10" [cnn/src/conv.cpp:84]   --->   Operation 1171 'add' 'add_ln84_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1172 [14/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1172 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_14 = add i9 %select_ln67_29, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1173 'add' 'add_ln1116_14' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1174 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_15 = add i9 %add_ln1116_14, -224" [cnn/src/conv.cpp:86]   --->   Operation 1174 'add' 'add_ln1116_15' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1175 [1/1] (1.66ns)   --->   "%icmp_ln1116_16 = icmp ult i9 %add_ln1116_15, 224" [cnn/src/conv.cpp:86]   --->   Operation 1175 'icmp' 'icmp_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_16 = add i9 %select_ln67_29, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1176 'add' 'add_ln1116_16' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1177 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_17 = add i9 %add_ln1116_16, -224" [cnn/src/conv.cpp:86]   --->   Operation 1177 'add' 'add_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1178 [1/1] (1.66ns)   --->   "%icmp_ln1116_17 = icmp ult i9 %add_ln1116_17, 224" [cnn/src/conv.cpp:86]   --->   Operation 1178 'icmp' 'icmp_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 8.75>
ST_35 : Operation 1179 [1/1] (1.63ns)   --->   "%add_ln91_18 = add i11 23, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1179 'add' 'add_ln91_18' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln91_28 = zext i11 %add_ln91_18 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1180 'zext' 'zext_ln91_28' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 1181 [1/1] (0.00ns)   --->   "%sum_4_0_2_0 = phi i8 [ %trunc_ln708_5, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.0 ], [ %sum_4_0_1_2, %.preheader.preheader.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1181 'phi' 'sum_4_0_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_35 : Operation 1182 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1, label %.preheader.0.2.2" [cnn/src/conv.cpp:83]   --->   Operation 1182 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_35 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln1192_69 = sext i8 %temp_0_V_load_13 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1183 'sext' 'sext_ln1192_69' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_35 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1192_70 = sext i8 %bias_V_addr_8_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1184 'sext' 'sext_ln1192_70' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_35 : Operation 1185 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_34)   --->   "%mul_ln1192_34 = mul i11 %sext_ln1192_70, %sext_ln1192_69" [cnn/src/conv.cpp:86]   --->   Operation 1185 'mul' 'mul_ln1192_34' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1186 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1186 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_35 : Operation 1187 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_34 = add i11 %mul_ln1192_34, %shl_ln728_32" [cnn/src/conv.cpp:86]   --->   Operation 1187 'add' 'add_ln1192_34' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_34, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1188 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_35 : Operation 1189 [1/1] (1.76ns)   --->   "br label %.preheader.0.2.2" [cnn/src/conv.cpp:87]   --->   Operation 1189 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_35 : Operation 1190 [1/2] (3.25ns)   --->   "%temp_0_V_load_19 = load i8* %temp_0_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1190 'load' 'temp_0_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_35 : Operation 1191 [1/2] (3.25ns)   --->   "%temp_1_V_load_10 = load i8* %temp_1_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1191 'load' 'temp_1_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_35 : Operation 1192 [1/1] (1.24ns)   --->   "%select_ln1116_4 = select i1 %icmp_ln1116_4, i8 %temp_0_V_load_19, i8 %temp_1_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 1192 'select' 'select_ln1116_4' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1193 [1/13] (3.74ns)   --->   "%urem_ln1116_11 = urem i9 %add_ln84_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1193 'urem' 'urem_ln1116_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i9 %urem_ln1116_11 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1194 'zext' 'zext_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_35 : Operation 1195 [1/1] (0.00ns)   --->   "%temp_0_V_addr_22 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_38" [cnn/src/conv.cpp:86]   --->   Operation 1195 'getelementptr' 'temp_0_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_5)> <Delay = 0.00>
ST_35 : Operation 1196 [1/1] (0.00ns)   --->   "%temp_1_V_addr_13 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_38" [cnn/src/conv.cpp:86]   --->   Operation 1196 'getelementptr' 'temp_1_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_5)> <Delay = 0.00>
ST_35 : Operation 1197 [2/2] (3.25ns)   --->   "%temp_0_V_load_20 = load i8* %temp_0_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1197 'load' 'temp_0_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_35 : Operation 1198 [2/2] (3.25ns)   --->   "%temp_1_V_load_11 = load i8* %temp_1_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1198 'load' 'temp_1_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_35 : Operation 1199 [2/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1199 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1200 [1/1] (8.75ns)   --->   "%bias_V_addr_16_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_16)" [cnn/src/conv.cpp:86]   --->   Operation 1200 'read' 'bias_V_addr_16_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1201 [3/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1201 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1202 [1/7] (8.75ns)   --->   "%bias_V_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_17, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1202 'readreq' 'bias_V_load_18_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1203 [5/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1203 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1204 [2/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1204 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1205 [5/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1205 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1206 [3/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1206 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1207 [7/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1207 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1208 [4/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1208 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1209 [8/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1209 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1210 [5/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1210 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1211 [9/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1211 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1212 [6/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1212 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1213 [10/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1213 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1214 [7/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1214 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1215 [11/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1215 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1216 [1/1] (2.55ns)   --->   "%add_ln1117_50 = add i33 %sext_ln203, %zext_ln91_28" [cnn/src/conv.cpp:86]   --->   Operation 1216 'add' 'add_ln1117_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1117_51 = sext i33 %add_ln1117_50 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1217 'sext' 'sext_ln1117_51' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_35 : Operation 1218 [1/1] (0.00ns)   --->   "%bias_V_addr_24 = getelementptr i8* %input_V, i64 %sext_ln1117_51" [cnn/src/conv.cpp:86]   --->   Operation 1218 'getelementptr' 'bias_V_addr_24' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_35 : Operation 1219 [12/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1219 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1220 [13/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1220 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1221 [1/1] (1.73ns)   --->   "%add_ln84_42 = add i10 %zext_ln81, %select_ln67_10" [cnn/src/conv.cpp:84]   --->   Operation 1221 'add' 'add_ln84_42' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1222 [14/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1222 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 8.75>
ST_36 : Operation 1223 [1/1] (1.63ns)   --->   "%add_ln91_19 = add i11 24, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1223 'add' 'add_ln91_19' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln91_29 = zext i11 %add_ln91_19 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1224 'zext' 'zext_ln91_29' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 1225 [1/1] (0.00ns)   --->   "%sum_4_0_2_1 = phi i8 [ %trunc_ln708_6, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.1 ], [ %sum_4_0_2_0, %.preheader.0.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1225 'phi' 'sum_4_0_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_36 : Operation 1226 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2, label %.preheader148.preheader.1" [cnn/src/conv.cpp:83]   --->   Operation 1226 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_36 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln1192_71 = sext i8 %temp_0_V_load_14 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1227 'sext' 'sext_ln1192_71' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_36 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1192_72 = sext i8 %bias_V_addr_9_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1228 'sext' 'sext_ln1192_72' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_36 : Operation 1229 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_35)   --->   "%mul_ln1192_35 = mul i11 %sext_ln1192_72, %sext_ln1192_71" [cnn/src/conv.cpp:86]   --->   Operation 1229 'mul' 'mul_ln1192_35' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1230 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1230 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_36 : Operation 1231 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_35 = add i11 %mul_ln1192_35, %shl_ln728_33" [cnn/src/conv.cpp:86]   --->   Operation 1231 'add' 'add_ln1192_35' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 1232 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_35, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1232 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_36 : Operation 1233 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.1" [cnn/src/conv.cpp:87]   --->   Operation 1233 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_36 : Operation 1234 [1/2] (3.25ns)   --->   "%temp_0_V_load_20 = load i8* %temp_0_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1234 'load' 'temp_0_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_36 : Operation 1235 [1/2] (3.25ns)   --->   "%temp_1_V_load_11 = load i8* %temp_1_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1235 'load' 'temp_1_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_36 : Operation 1236 [1/1] (1.24ns)   --->   "%select_ln1116_5 = select i1 %icmp_ln1116_5, i8 %temp_0_V_load_20, i8 %temp_1_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 1236 'select' 'select_ln1116_5' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1237 [1/13] (3.74ns)   --->   "%urem_ln1116_12 = urem i9 %add_ln84_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1237 'urem' 'urem_ln1116_12' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i9 %urem_ln1116_12 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1238 'zext' 'zext_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_36 : Operation 1239 [1/1] (0.00ns)   --->   "%temp_0_V_addr_23 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_39" [cnn/src/conv.cpp:86]   --->   Operation 1239 'getelementptr' 'temp_0_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_6)> <Delay = 0.00>
ST_36 : Operation 1240 [1/1] (0.00ns)   --->   "%temp_1_V_addr_14 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_39" [cnn/src/conv.cpp:86]   --->   Operation 1240 'getelementptr' 'temp_1_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_6)> <Delay = 0.00>
ST_36 : Operation 1241 [2/2] (3.25ns)   --->   "%temp_0_V_load_21 = load i8* %temp_0_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1241 'load' 'temp_0_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_36 : Operation 1242 [2/2] (3.25ns)   --->   "%temp_1_V_load_12 = load i8* %temp_1_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1242 'load' 'temp_1_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_36 : Operation 1243 [2/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1243 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1244 [1/1] (8.75ns)   --->   "%bias_V_addr_17_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_17)" [cnn/src/conv.cpp:86]   --->   Operation 1244 'read' 'bias_V_addr_17_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1245 [4/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1245 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1246 [1/7] (8.75ns)   --->   "%bias_V_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_18, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1246 'readreq' 'bias_V_load_19_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1247 [4/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1247 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1248 [2/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1248 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1249 [6/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1249 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1250 [3/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1250 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1251 [7/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1251 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1252 [4/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1252 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1253 [8/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1253 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1254 [5/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1254 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1255 [9/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1255 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1256 [6/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1256 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1257 [10/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1257 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1258 [7/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1258 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 1259 [11/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1259 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1260 [1/1] (2.55ns)   --->   "%add_ln1117_51 = add i33 %sext_ln203, %zext_ln91_29" [cnn/src/conv.cpp:86]   --->   Operation 1260 'add' 'add_ln1117_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1117_52 = sext i33 %add_ln1117_51 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1261 'sext' 'sext_ln1117_52' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_36 : Operation 1262 [1/1] (0.00ns)   --->   "%bias_V_addr_25 = getelementptr i8* %input_V, i64 %sext_ln1117_52" [cnn/src/conv.cpp:86]   --->   Operation 1262 'getelementptr' 'bias_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_36 : Operation 1263 [12/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1263 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1264 [13/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1264 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1265 [1/1] (1.73ns)   --->   "%add_ln84_44 = add i10 %sext_ln81_2, %select_ln67_11" [cnn/src/conv.cpp:84]   --->   Operation 1265 'add' 'add_ln84_44' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1266 [14/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1266 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 8.75>
ST_37 : Operation 1267 [1/1] (1.63ns)   --->   "%add_ln91_20 = add i11 25, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1267 'add' 'add_ln91_20' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln91_30 = zext i11 %add_ln91_20 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1268 'zext' 'zext_ln91_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 1269 [1/1] (0.00ns)   --->   "%sum_4_0_2_2 = phi i8 [ %trunc_ln708_7, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.2.2 ], [ %sum_4_0_2_1, %.preheader.0.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1269 'phi' 'sum_4_0_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_37 : Operation 1270 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv, label %.preheader.1.0.1" [cnn/src/conv.cpp:83]   --->   Operation 1270 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_37 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln1192_73 = sext i8 %select_ln1116 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1271 'sext' 'sext_ln1192_73' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_37 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1192_74 = sext i8 %bias_V_addr_10_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1272 'sext' 'sext_ln1192_74' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_37 : Operation 1273 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_36)   --->   "%mul_ln1192_36 = mul i11 %sext_ln1192_73, %sext_ln1192_74" [cnn/src/conv.cpp:86]   --->   Operation 1273 'mul' 'mul_ln1192_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1274 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_0_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1274 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_37 : Operation 1275 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_36 = add i11 %mul_ln1192_36, %shl_ln728_34" [cnn/src/conv.cpp:86]   --->   Operation 1275 'add' 'add_ln1192_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_36, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1276 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_37 : Operation 1277 [1/1] (1.76ns)   --->   "br label %.preheader.1.0.1" [cnn/src/conv.cpp:87]   --->   Operation 1277 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_37 : Operation 1278 [1/2] (3.25ns)   --->   "%temp_0_V_load_21 = load i8* %temp_0_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1278 'load' 'temp_0_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_37 : Operation 1279 [1/2] (3.25ns)   --->   "%temp_1_V_load_12 = load i8* %temp_1_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1279 'load' 'temp_1_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_37 : Operation 1280 [1/1] (1.24ns)   --->   "%select_ln1116_6 = select i1 %icmp_ln1116_6, i8 %temp_0_V_load_21, i8 %temp_1_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 1280 'select' 'select_ln1116_6' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1281 [1/13] (3.74ns)   --->   "%urem_ln1116_13 = urem i9 %add_ln84_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1281 'urem' 'urem_ln1116_13' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i9 %urem_ln1116_13 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1282 'zext' 'zext_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_37 : Operation 1283 [1/1] (0.00ns)   --->   "%temp_0_V_addr_24 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_40" [cnn/src/conv.cpp:86]   --->   Operation 1283 'getelementptr' 'temp_0_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_7)> <Delay = 0.00>
ST_37 : Operation 1284 [1/1] (0.00ns)   --->   "%temp_1_V_addr_15 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_40" [cnn/src/conv.cpp:86]   --->   Operation 1284 'getelementptr' 'temp_1_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_7)> <Delay = 0.00>
ST_37 : Operation 1285 [2/2] (3.25ns)   --->   "%temp_0_V_load_22 = load i8* %temp_0_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1285 'load' 'temp_0_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_37 : Operation 1286 [2/2] (3.25ns)   --->   "%temp_1_V_load_13 = load i8* %temp_1_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1286 'load' 'temp_1_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_37 : Operation 1287 [3/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1287 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1288 [1/1] (8.75ns)   --->   "%bias_V_addr_18_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_18)" [cnn/src/conv.cpp:86]   --->   Operation 1288 'read' 'bias_V_addr_18_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1289 [3/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1289 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1290 [1/7] (8.75ns)   --->   "%bias_V_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_19, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1290 'readreq' 'bias_V_load_20_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1291 [5/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1291 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1292 [2/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1292 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1293 [6/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1293 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1294 [3/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1294 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1295 [7/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1295 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1296 [4/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1296 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1297 [8/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1297 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1298 [5/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1298 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1299 [9/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1299 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1300 [6/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1300 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1301 [10/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1301 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1302 [7/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1302 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 1303 [11/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1303 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1304 [1/1] (2.55ns)   --->   "%add_ln1117_52 = add i33 %sext_ln203, %zext_ln91_30" [cnn/src/conv.cpp:86]   --->   Operation 1304 'add' 'add_ln1117_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1117_53 = sext i33 %add_ln1117_52 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1305 'sext' 'sext_ln1117_53' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_37 : Operation 1306 [1/1] (0.00ns)   --->   "%bias_V_addr_26 = getelementptr i8* %input_V, i64 %sext_ln1117_53" [cnn/src/conv.cpp:86]   --->   Operation 1306 'getelementptr' 'bias_V_addr_26' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_37 : Operation 1307 [12/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1307 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1308 [13/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1308 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_27 = add i9 %select_ln67_30, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1309 'add' 'add_ln1116_27' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1310 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_28 = add i9 %add_ln1116_27, 64" [cnn/src/conv.cpp:86]   --->   Operation 1310 'add' 'add_ln1116_28' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1311 [1/1] (1.66ns)   --->   "%icmp_ln1116_18 = icmp ult i9 %add_ln1116_28, 224" [cnn/src/conv.cpp:86]   --->   Operation 1311 'icmp' 'icmp_ln1116_18' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1312 [1/1] (1.73ns)   --->   "%add_ln84_46 = add i10 %zext_ln69, %select_ln67_11" [cnn/src/conv.cpp:84]   --->   Operation 1312 'add' 'add_ln84_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1313 [14/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1313 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_29 = add i9 %select_ln67_30, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1314 'add' 'add_ln1116_29' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1315 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_30 = add i9 %add_ln1116_29, 64" [cnn/src/conv.cpp:86]   --->   Operation 1315 'add' 'add_ln1116_30' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1316 [1/1] (1.66ns)   --->   "%icmp_ln1116_19 = icmp ult i9 %add_ln1116_30, 224" [cnn/src/conv.cpp:86]   --->   Operation 1316 'icmp' 'icmp_ln1116_19' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_31 = add i9 %select_ln67_30, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1317 'add' 'add_ln1116_31' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1318 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_32 = add i9 %add_ln1116_31, 64" [cnn/src/conv.cpp:86]   --->   Operation 1318 'add' 'add_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 1319 [1/1] (1.66ns)   --->   "%icmp_ln1116_20 = icmp ult i9 %add_ln1116_32, 224" [cnn/src/conv.cpp:86]   --->   Operation 1319 'icmp' 'icmp_ln1116_20' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 8.75>
ST_38 : Operation 1320 [1/1] (1.63ns)   --->   "%add_ln91_21 = add i11 26, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1320 'add' 'add_ln91_21' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln91_31 = zext i11 %add_ln91_21 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1321 'zext' 'zext_ln91_31' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 1322 [1/1] (0.00ns)   --->   "%sum_4_1_0_0 = phi i8 [ %trunc_ln708_8, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.0_ifconv ], [ %sum_4_0_2_2, %.preheader148.preheader.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1322 'phi' 'sum_4_1_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_38 : Operation 1323 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv, label %.preheader.1.0.2" [cnn/src/conv.cpp:83]   --->   Operation 1323 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_38 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln1192_75 = sext i8 %select_ln1116_1 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1324 'sext' 'sext_ln1192_75' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_38 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln1192_76 = sext i8 %bias_V_addr_11_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1325 'sext' 'sext_ln1192_76' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_38 : Operation 1326 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_37)   --->   "%mul_ln1192_37 = mul i11 %sext_ln1192_75, %sext_ln1192_76" [cnn/src/conv.cpp:86]   --->   Operation 1326 'mul' 'mul_ln1192_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1327 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1327 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_38 : Operation 1328 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_37 = add i11 %mul_ln1192_37, %shl_ln728_35" [cnn/src/conv.cpp:86]   --->   Operation 1328 'add' 'add_ln1192_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_37, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1329 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_38 : Operation 1330 [1/1] (1.76ns)   --->   "br label %.preheader.1.0.2" [cnn/src/conv.cpp:87]   --->   Operation 1330 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_38 : Operation 1331 [1/2] (3.25ns)   --->   "%temp_0_V_load_22 = load i8* %temp_0_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1331 'load' 'temp_0_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_38 : Operation 1332 [1/2] (3.25ns)   --->   "%temp_1_V_load_13 = load i8* %temp_1_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1332 'load' 'temp_1_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_38 : Operation 1333 [1/1] (1.24ns)   --->   "%select_ln1116_7 = select i1 %icmp_ln1116_7, i8 %temp_0_V_load_22, i8 %temp_1_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 1333 'select' 'select_ln1116_7' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1334 [2/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1334 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1335 [2/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1335 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1336 [1/1] (8.75ns)   --->   "%bias_V_addr_19_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_19)" [cnn/src/conv.cpp:86]   --->   Operation 1336 'read' 'bias_V_addr_19_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1337 [4/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1337 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1338 [1/7] (8.75ns)   --->   "%bias_V_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_20, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1338 'readreq' 'bias_V_load_21_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1339 [5/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1339 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1340 [2/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1340 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1341 [6/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1341 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1342 [3/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1342 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1343 [7/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1343 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1344 [4/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1344 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1345 [8/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1345 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1346 [5/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1346 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1347 [9/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1347 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1348 [6/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1348 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1349 [10/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1349 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1350 [7/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1350 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 1351 [11/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1351 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1352 [1/1] (2.55ns)   --->   "%add_ln1117_53 = add i33 %sext_ln203, %zext_ln91_31" [cnn/src/conv.cpp:86]   --->   Operation 1352 'add' 'add_ln1117_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1117_54 = sext i33 %add_ln1117_53 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1353 'sext' 'sext_ln1117_54' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_38 : Operation 1354 [1/1] (0.00ns)   --->   "%bias_V_addr_27 = getelementptr i8* %input_V, i64 %sext_ln1117_54" [cnn/src/conv.cpp:86]   --->   Operation 1354 'getelementptr' 'bias_V_addr_27' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_38 : Operation 1355 [12/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1355 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1356 [13/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1356 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1357 [1/1] (1.73ns)   --->   "%add_ln84_48 = add i10 %zext_ln81, %select_ln67_11" [cnn/src/conv.cpp:84]   --->   Operation 1357 'add' 'add_ln84_48' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1358 [14/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1358 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 8.75>
ST_39 : Operation 1359 [1/1] (1.63ns)   --->   "%add_ln91_22 = add i11 27, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1359 'add' 'add_ln91_22' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln91_32 = zext i11 %add_ln91_22 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1360 'zext' 'zext_ln91_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 1361 [1/1] (0.00ns)   --->   "%sum_4_1_0_1 = phi i8 [ %trunc_ln708_9, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.1_ifconv ], [ %sum_4_1_0_0, %.preheader.1.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1361 'phi' 'sum_4_1_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_39 : Operation 1362 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv, label %.preheader.preheader.1.1" [cnn/src/conv.cpp:83]   --->   Operation 1362 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_39 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln1192_77 = sext i8 %select_ln1116_2 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1363 'sext' 'sext_ln1192_77' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_39 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1192_78 = sext i8 %bias_V_addr_12_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1364 'sext' 'sext_ln1192_78' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_39 : Operation 1365 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_38)   --->   "%mul_ln1192_38 = mul i11 %sext_ln1192_77, %sext_ln1192_78" [cnn/src/conv.cpp:86]   --->   Operation 1365 'mul' 'mul_ln1192_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1366 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1366 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_39 : Operation 1367 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_38 = add i11 %mul_ln1192_38, %shl_ln728_36" [cnn/src/conv.cpp:86]   --->   Operation 1367 'add' 'add_ln1192_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_38, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1368 'partselect' 'trunc_ln708_10' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_39 : Operation 1369 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.1.1" [cnn/src/conv.cpp:87]   --->   Operation 1369 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_39 : Operation 1370 [1/13] (3.74ns)   --->   "%urem_ln1116_14 = urem i9 %add_ln84_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1370 'urem' 'urem_ln1116_14' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i9 %urem_ln1116_14 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1371 'zext' 'zext_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_39 : Operation 1372 [1/1] (0.00ns)   --->   "%temp_0_V_addr_25 = getelementptr [224 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_41" [cnn/src/conv.cpp:86]   --->   Operation 1372 'getelementptr' 'temp_0_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_8)> <Delay = 0.00>
ST_39 : Operation 1373 [1/1] (0.00ns)   --->   "%temp_1_V_addr_16 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_41" [cnn/src/conv.cpp:86]   --->   Operation 1373 'getelementptr' 'temp_1_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_8)> <Delay = 0.00>
ST_39 : Operation 1374 [2/2] (3.25ns)   --->   "%temp_0_V_load_23 = load i8* %temp_0_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1374 'load' 'temp_0_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_39 : Operation 1375 [2/2] (3.25ns)   --->   "%temp_1_V_load_14 = load i8* %temp_1_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1375 'load' 'temp_1_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_39 : Operation 1376 [1/14] (3.10ns)   --->   "%urem_ln1116_15 = urem i10 %add_ln84_27, 224" [cnn/src/conv.cpp:86]   --->   Operation 1376 'urem' 'urem_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i10 %urem_ln1116_15 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1377 'zext' 'zext_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_39 : Operation 1378 [1/1] (0.00ns)   --->   "%temp_1_V_addr_17 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_42" [cnn/src/conv.cpp:86]   --->   Operation 1378 'getelementptr' 'temp_1_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_9)> <Delay = 0.00>
ST_39 : Operation 1379 [1/1] (0.00ns)   --->   "%temp_2_V_addr_8 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_42" [cnn/src/conv.cpp:86]   --->   Operation 1379 'getelementptr' 'temp_2_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_9)> <Delay = 0.00>
ST_39 : Operation 1380 [2/2] (3.25ns)   --->   "%temp_1_V_load_15 = load i8* %temp_1_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1380 'load' 'temp_1_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_39 : Operation 1381 [2/2] (3.25ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1381 'load' 'temp_2_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_39 : Operation 1382 [3/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1382 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1383 [1/1] (8.75ns)   --->   "%bias_V_addr_20_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_20)" [cnn/src/conv.cpp:86]   --->   Operation 1383 'read' 'bias_V_addr_20_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1384 [4/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1384 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1385 [1/7] (8.75ns)   --->   "%bias_V_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_21, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1385 'readreq' 'bias_V_load_22_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1386 [5/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1386 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1387 [2/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1387 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1388 [6/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1388 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1389 [3/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1389 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1390 [7/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1390 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1391 [4/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1391 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1392 [8/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1392 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1393 [5/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1393 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1394 [9/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1394 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1395 [6/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1395 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1396 [10/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1396 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1397 [7/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1397 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 1398 [11/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1398 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1399 [1/1] (2.55ns)   --->   "%add_ln1117_54 = add i33 %sext_ln203, %zext_ln91_32" [cnn/src/conv.cpp:86]   --->   Operation 1399 'add' 'add_ln1117_54' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln1117_55 = sext i33 %add_ln1117_54 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1400 'sext' 'sext_ln1117_55' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_39 : Operation 1401 [1/1] (0.00ns)   --->   "%bias_V_addr_28 = getelementptr i8* %input_V, i64 %sext_ln1117_55" [cnn/src/conv.cpp:86]   --->   Operation 1401 'getelementptr' 'bias_V_addr_28' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_39 : Operation 1402 [12/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1402 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1403 [13/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1403 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1404 [1/1] (1.73ns)   --->   "%add_ln84_50 = add i10 %sext_ln81_2, %select_ln67_12" [cnn/src/conv.cpp:84]   --->   Operation 1404 'add' 'add_ln84_50' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1405 [14/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1405 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 8.75>
ST_40 : Operation 1406 [1/1] (1.63ns)   --->   "%add_ln91_23 = add i11 28, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1406 'add' 'add_ln91_23' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln91_33 = zext i11 %add_ln91_23 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1407 'zext' 'zext_ln91_33' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 1408 [1/1] (0.00ns)   --->   "%sum_4_1_0_2 = phi i8 [ %trunc_ln708_10, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.0.2_ifconv ], [ %sum_4_1_0_1, %.preheader.1.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1408 'phi' 'sum_4_1_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_40 : Operation 1409 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 1409 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_40 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1192_79 = sext i8 %select_ln1116_3 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1410 'sext' 'sext_ln1192_79' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_40 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1192_80 = sext i8 %bias_V_addr_13_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1411 'sext' 'sext_ln1192_80' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_40 : Operation 1412 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_39)   --->   "%mul_ln1192_39 = mul i11 %sext_ln1192_79, %sext_ln1192_80" [cnn/src/conv.cpp:86]   --->   Operation 1412 'mul' 'mul_ln1192_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1413 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1413 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_40 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_39 = add i11 %mul_ln1192_39, %shl_ln728_37" [cnn/src/conv.cpp:86]   --->   Operation 1414 'add' 'add_ln1192_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_39, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1415 'partselect' 'trunc_ln708_11' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_40 : Operation 1416 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 1416 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_40 : Operation 1417 [1/2] (3.25ns)   --->   "%temp_0_V_load_23 = load i8* %temp_0_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1417 'load' 'temp_0_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_40 : Operation 1418 [1/2] (3.25ns)   --->   "%temp_1_V_load_14 = load i8* %temp_1_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1418 'load' 'temp_1_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_40 : Operation 1419 [1/1] (1.24ns)   --->   "%select_ln1116_8 = select i1 %icmp_ln1116_8, i8 %temp_0_V_load_23, i8 %temp_1_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 1419 'select' 'select_ln1116_8' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1420 [1/2] (3.25ns)   --->   "%temp_1_V_load_15 = load i8* %temp_1_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1420 'load' 'temp_1_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_40 : Operation 1421 [1/2] (3.25ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1421 'load' 'temp_2_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_40 : Operation 1422 [1/1] (1.24ns)   --->   "%select_ln1116_9 = select i1 %icmp_ln1116_9, i8 %temp_1_V_load_15, i8 %temp_2_V_load" [cnn/src/conv.cpp:86]   --->   Operation 1422 'select' 'select_ln1116_9' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1423 [2/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1423 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1424 [3/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1424 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1425 [1/1] (8.75ns)   --->   "%bias_V_addr_21_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_21)" [cnn/src/conv.cpp:86]   --->   Operation 1425 'read' 'bias_V_addr_21_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1426 [4/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1426 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1427 [1/7] (8.75ns)   --->   "%bias_V_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_22, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1427 'readreq' 'bias_V_load_23_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1428 [5/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1428 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1429 [2/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1429 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1430 [6/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1430 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1431 [3/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1431 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1432 [7/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1432 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1433 [4/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1433 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1434 [8/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1434 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1435 [5/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1435 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1436 [9/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1436 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1437 [6/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1437 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1438 [10/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1438 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1439 [7/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1439 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 1440 [11/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1440 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1441 [1/1] (2.55ns)   --->   "%add_ln1117_55 = add i33 %sext_ln203, %zext_ln91_33" [cnn/src/conv.cpp:86]   --->   Operation 1441 'add' 'add_ln1117_55' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln1117_56 = sext i33 %add_ln1117_55 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1442 'sext' 'sext_ln1117_56' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_40 : Operation 1443 [1/1] (0.00ns)   --->   "%bias_V_addr_29 = getelementptr i8* %input_V, i64 %sext_ln1117_56" [cnn/src/conv.cpp:86]   --->   Operation 1443 'getelementptr' 'bias_V_addr_29' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_40 : Operation 1444 [12/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1444 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1445 [13/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1445 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_33 = add i9 %select_ln67_31, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1446 'add' 'add_ln1116_33' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1447 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_34 = add i9 %add_ln1116_33, 64" [cnn/src/conv.cpp:86]   --->   Operation 1447 'add' 'add_ln1116_34' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1448 [1/1] (1.66ns)   --->   "%icmp_ln1116_21 = icmp ult i9 %add_ln1116_34, 224" [cnn/src/conv.cpp:86]   --->   Operation 1448 'icmp' 'icmp_ln1116_21' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1449 [1/1] (1.73ns)   --->   "%add_ln84_52 = add i10 %zext_ln69, %select_ln67_12" [cnn/src/conv.cpp:84]   --->   Operation 1449 'add' 'add_ln84_52' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1450 [14/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1450 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_35 = add i9 %select_ln67_31, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1451 'add' 'add_ln1116_35' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1452 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_54 = add i9 %add_ln1116_35, 64" [cnn/src/conv.cpp:86]   --->   Operation 1452 'add' 'add_ln1116_54' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1453 [1/1] (1.66ns)   --->   "%icmp_ln1116_22 = icmp ult i9 %add_ln1116_54, 224" [cnn/src/conv.cpp:86]   --->   Operation 1453 'icmp' 'icmp_ln1116_22' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_55 = add i9 %select_ln67_31, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1454 'add' 'add_ln1116_55' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1455 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_56 = add i9 %add_ln1116_55, 64" [cnn/src/conv.cpp:86]   --->   Operation 1455 'add' 'add_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 1456 [1/1] (1.66ns)   --->   "%icmp_ln1116_23 = icmp ult i9 %add_ln1116_56, 224" [cnn/src/conv.cpp:86]   --->   Operation 1456 'icmp' 'icmp_ln1116_23' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 8.75>
ST_41 : Operation 1457 [1/1] (1.63ns)   --->   "%add_ln91_24 = add i11 29, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1457 'add' 'add_ln91_24' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln91_34 = zext i11 %add_ln91_24 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1458 'zext' 'zext_ln91_34' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1459 [1/1] (0.00ns)   --->   "%sum_4_1_1_0 = phi i8 [ %trunc_ln708_11, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.0_ifconv ], [ %sum_4_1_0_2, %.preheader.preheader.1.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1459 'phi' 'sum_4_1_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln1192_81 = sext i8 %select_ln1116_4 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1460 'sext' 'sext_ln1192_81' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln1192_82 = sext i8 %bias_V_addr_14_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1461 'sext' 'sext_ln1192_82' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1462 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_40)   --->   "%mul_ln1192_40 = mul i11 %sext_ln1192_81, %sext_ln1192_82" [cnn/src/conv.cpp:86]   --->   Operation 1462 'mul' 'mul_ln1192_40' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1463 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1464 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_40 = add i11 %mul_ln1192_40, %shl_ln728_38" [cnn/src/conv.cpp:86]   --->   Operation 1464 'add' 'add_ln1192_40' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_40, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1465 'partselect' 'trunc_ln708_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_41 : Operation 1466 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv, label %.preheader.preheader.1.2" [cnn/src/conv.cpp:83]   --->   Operation 1466 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_41 : Operation 1467 [1/14] (3.10ns)   --->   "%urem_ln1116_16 = urem i10 %add_ln84_29, 224" [cnn/src/conv.cpp:86]   --->   Operation 1467 'urem' 'urem_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i10 %urem_ln1116_16 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1468 'zext' 'zext_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_41 : Operation 1469 [1/1] (0.00ns)   --->   "%temp_1_V_addr_18 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_43" [cnn/src/conv.cpp:86]   --->   Operation 1469 'getelementptr' 'temp_1_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_10)> <Delay = 0.00>
ST_41 : Operation 1470 [1/1] (0.00ns)   --->   "%temp_2_V_addr_9 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_43" [cnn/src/conv.cpp:86]   --->   Operation 1470 'getelementptr' 'temp_2_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_10)> <Delay = 0.00>
ST_41 : Operation 1471 [2/2] (3.25ns)   --->   "%temp_1_V_load_16 = load i8* %temp_1_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1471 'load' 'temp_1_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_41 : Operation 1472 [2/2] (3.25ns)   --->   "%temp_2_V_load_7 = load i8* %temp_2_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1472 'load' 'temp_2_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_41 : Operation 1473 [2/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1473 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1474 [3/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1474 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1475 [1/1] (8.75ns)   --->   "%bias_V_addr_22_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_22)" [cnn/src/conv.cpp:86]   --->   Operation 1475 'read' 'bias_V_addr_22_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1476 [4/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1476 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1477 [1/7] (8.75ns)   --->   "%bias_V_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_23, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1477 'readreq' 'bias_V_load_24_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1478 [5/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1478 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1479 [2/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1479 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1480 [6/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1480 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1481 [3/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1481 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1482 [7/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1482 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1483 [4/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1483 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1484 [8/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1484 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1485 [5/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1485 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1486 [9/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1486 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1487 [6/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1487 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1488 [10/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1488 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1489 [7/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1489 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 1490 [11/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1490 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1491 [1/1] (2.55ns)   --->   "%add_ln1117_56 = add i33 %sext_ln203, %zext_ln91_34" [cnn/src/conv.cpp:86]   --->   Operation 1491 'add' 'add_ln1117_56' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1117_57 = sext i33 %add_ln1117_56 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1492 'sext' 'sext_ln1117_57' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_41 : Operation 1493 [1/1] (0.00ns)   --->   "%bias_V_addr_30 = getelementptr i8* %input_V, i64 %sext_ln1117_57" [cnn/src/conv.cpp:86]   --->   Operation 1493 'getelementptr' 'bias_V_addr_30' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_41 : Operation 1494 [12/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1494 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1495 [13/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1495 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1496 [1/1] (1.73ns)   --->   "%add_ln84_53 = add i10 %zext_ln81, %select_ln67_12" [cnn/src/conv.cpp:84]   --->   Operation 1496 'add' 'add_ln84_53' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1497 [14/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1497 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 8.75>
ST_42 : Operation 1498 [1/1] (1.63ns)   --->   "%add_ln91_25 = add i11 30, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1498 'add' 'add_ln91_25' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln91_35 = zext i11 %add_ln91_25 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1499 'zext' 'zext_ln91_35' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_42 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln1192_83 = sext i8 %select_ln1116_5 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1500 'sext' 'sext_ln1192_83' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_42 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln1192_84 = sext i8 %bias_V_addr_15_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1501 'sext' 'sext_ln1192_84' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_42 : Operation 1502 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_41)   --->   "%mul_ln1192_41 = mul i11 %sext_ln1192_83, %sext_ln1192_84" [cnn/src/conv.cpp:86]   --->   Operation 1502 'mul' 'mul_ln1192_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1503 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_12, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1503 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_42 : Operation 1504 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_41 = add i11 %mul_ln1192_41, %shl_ln728_39" [cnn/src/conv.cpp:86]   --->   Operation 1504 'add' 'add_ln1192_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_41, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1505 'partselect' 'trunc_ln708_13' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_42 : Operation 1506 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.1.2" [cnn/src/conv.cpp:87]   --->   Operation 1506 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_42 : Operation 1507 [1/2] (3.25ns)   --->   "%temp_1_V_load_16 = load i8* %temp_1_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1507 'load' 'temp_1_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_42 : Operation 1508 [1/2] (3.25ns)   --->   "%temp_2_V_load_7 = load i8* %temp_2_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1508 'load' 'temp_2_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_42 : Operation 1509 [1/1] (1.24ns)   --->   "%select_ln1116_10 = select i1 %icmp_ln1116_10, i8 %temp_1_V_load_16, i8 %temp_2_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 1509 'select' 'select_ln1116_10' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1510 [1/14] (3.10ns)   --->   "%urem_ln1116_17 = urem i10 %add_ln84_31, 224" [cnn/src/conv.cpp:86]   --->   Operation 1510 'urem' 'urem_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i10 %urem_ln1116_17 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1511 'zext' 'zext_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_42 : Operation 1512 [1/1] (0.00ns)   --->   "%temp_1_V_addr_19 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_44" [cnn/src/conv.cpp:86]   --->   Operation 1512 'getelementptr' 'temp_1_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_11)> <Delay = 0.00>
ST_42 : Operation 1513 [1/1] (0.00ns)   --->   "%temp_2_V_addr_10 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_44" [cnn/src/conv.cpp:86]   --->   Operation 1513 'getelementptr' 'temp_2_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_11)> <Delay = 0.00>
ST_42 : Operation 1514 [2/2] (3.25ns)   --->   "%temp_1_V_load_17 = load i8* %temp_1_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1514 'load' 'temp_1_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_42 : Operation 1515 [2/2] (3.25ns)   --->   "%temp_2_V_load_8 = load i8* %temp_2_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1515 'load' 'temp_2_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_42 : Operation 1516 [2/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1516 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1517 [3/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1517 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1518 [1/1] (8.75ns)   --->   "%bias_V_addr_23_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_23)" [cnn/src/conv.cpp:86]   --->   Operation 1518 'read' 'bias_V_addr_23_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1519 [4/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1519 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1520 [1/7] (8.75ns)   --->   "%bias_V_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_24, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1520 'readreq' 'bias_V_load_25_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1521 [5/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1521 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1522 [2/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1522 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1523 [6/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1523 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1524 [3/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1524 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1525 [7/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1525 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1526 [4/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1526 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1527 [8/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1527 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1528 [5/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1528 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1529 [9/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1529 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1530 [6/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1530 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1531 [10/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1531 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1532 [7/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1532 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 1533 [11/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1533 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1534 [1/1] (2.55ns)   --->   "%add_ln1117_57 = add i33 %sext_ln203, %zext_ln91_35" [cnn/src/conv.cpp:86]   --->   Operation 1534 'add' 'add_ln1117_57' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1117_58 = sext i33 %add_ln1117_57 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1535 'sext' 'sext_ln1117_58' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_42 : Operation 1536 [1/1] (0.00ns)   --->   "%bias_V_addr_31 = getelementptr i8* %input_V, i64 %sext_ln1117_58" [cnn/src/conv.cpp:86]   --->   Operation 1536 'getelementptr' 'bias_V_addr_31' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_42 : Operation 1537 [12/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1537 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1538 [13/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1538 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1539 [1/1] (1.73ns)   --->   "%add_ln84_55 = add i10 %sext_ln81_2, %select_ln67_13" [cnn/src/conv.cpp:84]   --->   Operation 1539 'add' 'add_ln84_55' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1540 [14/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1540 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 8.75>
ST_43 : Operation 1541 [1/1] (1.63ns)   --->   "%add_ln91_26 = add i11 31, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1541 'add' 'add_ln91_26' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln91_36 = zext i11 %add_ln91_26 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1542 'zext' 'zext_ln91_36' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 1543 [1/1] (0.00ns)   --->   "%sum_4_1_1_2 = phi i8 [ %trunc_ln708_13, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.2_ifconv ], [ %trunc_ln708_12, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 1543 'phi' 'sum_4_1_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 1544 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv, label %.preheader.1.2.1" [cnn/src/conv.cpp:83]   --->   Operation 1544 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_43 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1192_85 = sext i8 %select_ln1116_6 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1545 'sext' 'sext_ln1192_85' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_43 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1192_86 = sext i8 %bias_V_addr_16_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1546 'sext' 'sext_ln1192_86' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_43 : Operation 1547 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_42)   --->   "%mul_ln1192_42 = mul i11 %sext_ln1192_85, %sext_ln1192_86" [cnn/src/conv.cpp:86]   --->   Operation 1547 'mul' 'mul_ln1192_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1548 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1548 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_43 : Operation 1549 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_42 = add i11 %mul_ln1192_42, %shl_ln728_40" [cnn/src/conv.cpp:86]   --->   Operation 1549 'add' 'add_ln1192_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_42, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1550 'partselect' 'trunc_ln708_14' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_43 : Operation 1551 [1/1] (1.76ns)   --->   "br label %.preheader.1.2.1" [cnn/src/conv.cpp:87]   --->   Operation 1551 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_43 : Operation 1552 [1/2] (3.25ns)   --->   "%temp_1_V_load_17 = load i8* %temp_1_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1552 'load' 'temp_1_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_43 : Operation 1553 [1/2] (3.25ns)   --->   "%temp_2_V_load_8 = load i8* %temp_2_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1553 'load' 'temp_2_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_43 : Operation 1554 [1/1] (1.24ns)   --->   "%select_ln1116_11 = select i1 %icmp_ln1116_11, i8 %temp_1_V_load_17, i8 %temp_2_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 1554 'select' 'select_ln1116_11' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1555 [1/14] (3.10ns)   --->   "%urem_ln1116_18 = urem i10 %add_ln84_33, 224" [cnn/src/conv.cpp:86]   --->   Operation 1555 'urem' 'urem_ln1116_18' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i10 %urem_ln1116_18 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1556 'zext' 'zext_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_43 : Operation 1557 [1/1] (0.00ns)   --->   "%temp_1_V_addr_20 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_45" [cnn/src/conv.cpp:86]   --->   Operation 1557 'getelementptr' 'temp_1_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_12)> <Delay = 0.00>
ST_43 : Operation 1558 [1/1] (0.00ns)   --->   "%temp_2_V_addr_11 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_45" [cnn/src/conv.cpp:86]   --->   Operation 1558 'getelementptr' 'temp_2_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_12)> <Delay = 0.00>
ST_43 : Operation 1559 [2/2] (3.25ns)   --->   "%temp_1_V_load_18 = load i8* %temp_1_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1559 'load' 'temp_1_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_43 : Operation 1560 [2/2] (3.25ns)   --->   "%temp_2_V_load_9 = load i8* %temp_2_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1560 'load' 'temp_2_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_43 : Operation 1561 [2/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1561 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1562 [3/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1562 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1563 [1/1] (8.75ns)   --->   "%bias_V_addr_24_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_24)" [cnn/src/conv.cpp:86]   --->   Operation 1563 'read' 'bias_V_addr_24_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1564 [4/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1564 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1565 [1/7] (8.75ns)   --->   "%bias_V_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_25, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1565 'readreq' 'bias_V_load_26_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1566 [5/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1566 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1567 [2/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1567 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1568 [6/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1568 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1569 [3/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1569 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1570 [7/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1570 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1571 [4/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1571 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1572 [8/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1572 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1573 [5/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1573 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1574 [9/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1574 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1575 [6/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1575 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1576 [10/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1576 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1577 [7/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1577 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 1578 [11/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1578 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1579 [1/1] (2.55ns)   --->   "%add_ln1117_58 = add i33 %sext_ln203, %zext_ln91_36" [cnn/src/conv.cpp:86]   --->   Operation 1579 'add' 'add_ln1117_58' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln1117_59 = sext i33 %add_ln1117_58 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1580 'sext' 'sext_ln1117_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 1581 [1/1] (0.00ns)   --->   "%bias_V_addr_32 = getelementptr i8* %input_V, i64 %sext_ln1117_59" [cnn/src/conv.cpp:86]   --->   Operation 1581 'getelementptr' 'bias_V_addr_32' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_43 : Operation 1582 [12/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1582 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1583 [13/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1583 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_57 = add i9 %select_ln67_32, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1584 'add' 'add_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1585 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_58 = add i9 %add_ln1116_57, 64" [cnn/src/conv.cpp:86]   --->   Operation 1585 'add' 'add_ln1116_58' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1586 [1/1] (1.66ns)   --->   "%icmp_ln1116_24 = icmp ult i9 %add_ln1116_58, 224" [cnn/src/conv.cpp:86]   --->   Operation 1586 'icmp' 'icmp_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1587 [1/1] (1.73ns)   --->   "%add_ln84_57 = add i10 %zext_ln69, %select_ln67_13" [cnn/src/conv.cpp:84]   --->   Operation 1587 'add' 'add_ln84_57' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1588 [14/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1588 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_59 = add i9 %select_ln67_32, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1589 'add' 'add_ln1116_59' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1590 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_60 = add i9 %add_ln1116_59, 64" [cnn/src/conv.cpp:86]   --->   Operation 1590 'add' 'add_ln1116_60' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1591 [1/1] (1.66ns)   --->   "%icmp_ln1116_25 = icmp ult i9 %add_ln1116_60, 224" [cnn/src/conv.cpp:86]   --->   Operation 1591 'icmp' 'icmp_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_61 = add i9 %select_ln67_32, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1592 'add' 'add_ln1116_61' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1593 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_62 = add i9 %add_ln1116_61, 64" [cnn/src/conv.cpp:86]   --->   Operation 1593 'add' 'add_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 1594 [1/1] (1.66ns)   --->   "%icmp_ln1116_26 = icmp ult i9 %add_ln1116_62, 224" [cnn/src/conv.cpp:86]   --->   Operation 1594 'icmp' 'icmp_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 8.75>
ST_44 : Operation 1595 [1/1] (1.63ns)   --->   "%add_ln91_27 = add i11 32, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1595 'add' 'add_ln91_27' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln91_37 = zext i11 %add_ln91_27 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1596 'zext' 'zext_ln91_37' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_44 : Operation 1597 [1/1] (0.00ns)   --->   "%sum_4_1_2_0 = phi i8 [ %trunc_ln708_14, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.0_ifconv ], [ %sum_4_1_1_2, %.preheader.preheader.1.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1597 'phi' 'sum_4_1_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_44 : Operation 1598 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv, label %.preheader.1.2.2" [cnn/src/conv.cpp:83]   --->   Operation 1598 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_44 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln1192_87 = sext i8 %select_ln1116_7 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1599 'sext' 'sext_ln1192_87' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_44 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1192_88 = sext i8 %bias_V_addr_17_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1600 'sext' 'sext_ln1192_88' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_44 : Operation 1601 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_43)   --->   "%mul_ln1192_43 = mul i11 %sext_ln1192_87, %sext_ln1192_88" [cnn/src/conv.cpp:86]   --->   Operation 1601 'mul' 'mul_ln1192_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1602 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1602 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_44 : Operation 1603 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_43 = add i11 %mul_ln1192_43, %shl_ln728_41" [cnn/src/conv.cpp:86]   --->   Operation 1603 'add' 'add_ln1192_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_43, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1604 'partselect' 'trunc_ln708_15' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_44 : Operation 1605 [1/1] (1.76ns)   --->   "br label %.preheader.1.2.2" [cnn/src/conv.cpp:87]   --->   Operation 1605 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_44 : Operation 1606 [1/2] (3.25ns)   --->   "%temp_1_V_load_18 = load i8* %temp_1_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1606 'load' 'temp_1_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_44 : Operation 1607 [1/2] (3.25ns)   --->   "%temp_2_V_load_9 = load i8* %temp_2_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1607 'load' 'temp_2_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_44 : Operation 1608 [1/1] (1.24ns)   --->   "%select_ln1116_12 = select i1 %icmp_ln1116_12, i8 %temp_1_V_load_18, i8 %temp_2_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 1608 'select' 'select_ln1116_12' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1609 [1/14] (3.10ns)   --->   "%urem_ln1116_19 = urem i10 %add_ln84_35, 224" [cnn/src/conv.cpp:86]   --->   Operation 1609 'urem' 'urem_ln1116_19' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i10 %urem_ln1116_19 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1610 'zext' 'zext_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_44 : Operation 1611 [1/1] (0.00ns)   --->   "%temp_1_V_addr_21 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_46" [cnn/src/conv.cpp:86]   --->   Operation 1611 'getelementptr' 'temp_1_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_13)> <Delay = 0.00>
ST_44 : Operation 1612 [1/1] (0.00ns)   --->   "%temp_2_V_addr_12 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_46" [cnn/src/conv.cpp:86]   --->   Operation 1612 'getelementptr' 'temp_2_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_13)> <Delay = 0.00>
ST_44 : Operation 1613 [2/2] (3.25ns)   --->   "%temp_1_V_load_19 = load i8* %temp_1_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1613 'load' 'temp_1_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_44 : Operation 1614 [2/2] (3.25ns)   --->   "%temp_2_V_load_10 = load i8* %temp_2_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1614 'load' 'temp_2_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_44 : Operation 1615 [2/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1615 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1616 [3/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1616 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1617 [1/1] (8.75ns)   --->   "%bias_V_addr_25_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_25)" [cnn/src/conv.cpp:86]   --->   Operation 1617 'read' 'bias_V_addr_25_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1618 [4/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1618 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1619 [1/7] (8.75ns)   --->   "%bias_V_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_26, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1619 'readreq' 'bias_V_load_27_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1620 [5/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1620 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1621 [2/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1621 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1622 [6/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1622 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1623 [3/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1623 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1624 [7/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1624 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1625 [4/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1625 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1626 [8/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1626 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1627 [5/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1627 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1628 [9/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1628 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1629 [6/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1629 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1630 [10/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1630 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1631 [7/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1631 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 1632 [11/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1632 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1633 [1/1] (2.55ns)   --->   "%add_ln1117_59 = add i33 %sext_ln203, %zext_ln91_37" [cnn/src/conv.cpp:86]   --->   Operation 1633 'add' 'add_ln1117_59' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln1117_60 = sext i33 %add_ln1117_59 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1634 'sext' 'sext_ln1117_60' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_44 : Operation 1635 [1/1] (0.00ns)   --->   "%bias_V_addr_33 = getelementptr i8* %input_V, i64 %sext_ln1117_60" [cnn/src/conv.cpp:86]   --->   Operation 1635 'getelementptr' 'bias_V_addr_33' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_44 : Operation 1636 [12/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1636 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1637 [13/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1637 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1638 [1/1] (1.73ns)   --->   "%add_ln84_59 = add i10 %zext_ln81, %select_ln67_13" [cnn/src/conv.cpp:84]   --->   Operation 1638 'add' 'add_ln84_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1639 [14/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1639 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 8.75>
ST_45 : Operation 1640 [1/1] (1.63ns)   --->   "%add_ln91_28 = add i11 33, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1640 'add' 'add_ln91_28' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln91_38 = zext i11 %add_ln91_28 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1641 'zext' 'zext_ln91_38' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_45 : Operation 1642 [1/1] (0.00ns)   --->   "%sum_4_1_2_1 = phi i8 [ %trunc_ln708_15, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.1_ifconv ], [ %sum_4_1_2_0, %.preheader.1.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1642 'phi' 'sum_4_1_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_45 : Operation 1643 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv, label %.preheader148.preheader.2" [cnn/src/conv.cpp:83]   --->   Operation 1643 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_45 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1192_89 = sext i8 %select_ln1116_8 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1644 'sext' 'sext_ln1192_89' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_45 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1192_90 = sext i8 %bias_V_addr_18_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1645 'sext' 'sext_ln1192_90' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_45 : Operation 1646 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_44)   --->   "%mul_ln1192_44 = mul i11 %sext_ln1192_89, %sext_ln1192_90" [cnn/src/conv.cpp:86]   --->   Operation 1646 'mul' 'mul_ln1192_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1647 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1647 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_45 : Operation 1648 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_44 = add i11 %mul_ln1192_44, %shl_ln728_42" [cnn/src/conv.cpp:86]   --->   Operation 1648 'add' 'add_ln1192_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1649 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_44, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1649 'partselect' 'trunc_ln708_16' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_45 : Operation 1650 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.2" [cnn/src/conv.cpp:87]   --->   Operation 1650 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_45 : Operation 1651 [1/2] (3.25ns)   --->   "%temp_1_V_load_19 = load i8* %temp_1_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1651 'load' 'temp_1_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_45 : Operation 1652 [1/2] (3.25ns)   --->   "%temp_2_V_load_10 = load i8* %temp_2_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1652 'load' 'temp_2_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_45 : Operation 1653 [1/1] (1.24ns)   --->   "%select_ln1116_13 = select i1 %icmp_ln1116_13, i8 %temp_1_V_load_19, i8 %temp_2_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 1653 'select' 'select_ln1116_13' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1654 [1/14] (3.10ns)   --->   "%urem_ln1116_20 = urem i10 %add_ln84_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 1654 'urem' 'urem_ln1116_20' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i10 %urem_ln1116_20 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1655 'zext' 'zext_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_45 : Operation 1656 [1/1] (0.00ns)   --->   "%temp_1_V_addr_22 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_47" [cnn/src/conv.cpp:86]   --->   Operation 1656 'getelementptr' 'temp_1_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_14)> <Delay = 0.00>
ST_45 : Operation 1657 [1/1] (0.00ns)   --->   "%temp_2_V_addr_13 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_47" [cnn/src/conv.cpp:86]   --->   Operation 1657 'getelementptr' 'temp_2_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_14)> <Delay = 0.00>
ST_45 : Operation 1658 [2/2] (3.25ns)   --->   "%temp_1_V_load_20 = load i8* %temp_1_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1658 'load' 'temp_1_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_45 : Operation 1659 [2/2] (3.25ns)   --->   "%temp_2_V_load_11 = load i8* %temp_2_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1659 'load' 'temp_2_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_45 : Operation 1660 [2/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1660 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1661 [3/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1661 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1662 [1/1] (8.75ns)   --->   "%bias_V_addr_26_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_26)" [cnn/src/conv.cpp:86]   --->   Operation 1662 'read' 'bias_V_addr_26_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1663 [4/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1663 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1664 [1/7] (8.75ns)   --->   "%bias_V_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_27, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1664 'readreq' 'bias_V_load_28_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1665 [5/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1665 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1666 [2/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1666 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1667 [6/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1667 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1668 [3/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1668 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1669 [7/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1669 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1670 [4/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1670 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1671 [8/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1671 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1672 [5/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1672 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1673 [9/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1673 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1674 [6/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1674 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1675 [10/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1675 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1676 [7/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1676 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 1677 [11/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1677 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1678 [1/1] (2.55ns)   --->   "%add_ln1117_60 = add i33 %sext_ln203, %zext_ln91_38" [cnn/src/conv.cpp:86]   --->   Operation 1678 'add' 'add_ln1117_60' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1679 [1/1] (0.00ns)   --->   "%sext_ln1117_61 = sext i33 %add_ln1117_60 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1679 'sext' 'sext_ln1117_61' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_45 : Operation 1680 [1/1] (0.00ns)   --->   "%bias_V_addr_34 = getelementptr i8* %input_V, i64 %sext_ln1117_61" [cnn/src/conv.cpp:86]   --->   Operation 1680 'getelementptr' 'bias_V_addr_34' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_45 : Operation 1681 [12/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1681 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1682 [13/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1682 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1683 [1/1] (1.73ns)   --->   "%add_ln84_61 = add i10 %sext_ln81_2, %select_ln67_14" [cnn/src/conv.cpp:84]   --->   Operation 1683 'add' 'add_ln84_61' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1684 [14/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1684 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 8.75>
ST_46 : Operation 1685 [1/1] (1.63ns)   --->   "%add_ln91_29 = add i11 34, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1685 'add' 'add_ln91_29' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln91_39 = zext i11 %add_ln91_29 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1686 'zext' 'zext_ln91_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_46 : Operation 1687 [1/1] (0.00ns)   --->   "%sum_4_1_2_2 = phi i8 [ %trunc_ln708_16, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.2.2_ifconv ], [ %sum_4_1_2_1, %.preheader.1.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1687 'phi' 'sum_4_1_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_46 : Operation 1688 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv, label %.preheader.2.0.1" [cnn/src/conv.cpp:83]   --->   Operation 1688 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_46 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln1192_91 = sext i8 %select_ln1116_9 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1689 'sext' 'sext_ln1192_91' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_46 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1192_92 = sext i8 %bias_V_addr_19_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1690 'sext' 'sext_ln1192_92' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_46 : Operation 1691 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_45)   --->   "%mul_ln1192_45 = mul i11 %sext_ln1192_91, %sext_ln1192_92" [cnn/src/conv.cpp:86]   --->   Operation 1691 'mul' 'mul_ln1192_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1692 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_1_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1692 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_46 : Operation 1693 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_45 = add i11 %mul_ln1192_45, %shl_ln728_43" [cnn/src/conv.cpp:86]   --->   Operation 1693 'add' 'add_ln1192_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_45, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1694 'partselect' 'trunc_ln708_17' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_46 : Operation 1695 [1/1] (1.76ns)   --->   "br label %.preheader.2.0.1" [cnn/src/conv.cpp:87]   --->   Operation 1695 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_46 : Operation 1696 [1/2] (3.25ns)   --->   "%temp_1_V_load_20 = load i8* %temp_1_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1696 'load' 'temp_1_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_46 : Operation 1697 [1/2] (3.25ns)   --->   "%temp_2_V_load_11 = load i8* %temp_2_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1697 'load' 'temp_2_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_46 : Operation 1698 [1/1] (1.24ns)   --->   "%select_ln1116_14 = select i1 %icmp_ln1116_14, i8 %temp_1_V_load_20, i8 %temp_2_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 1698 'select' 'select_ln1116_14' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1699 [1/14] (3.10ns)   --->   "%urem_ln1116_21 = urem i10 %add_ln84_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 1699 'urem' 'urem_ln1116_21' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i10 %urem_ln1116_21 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1700 'zext' 'zext_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_46 : Operation 1701 [1/1] (0.00ns)   --->   "%temp_1_V_addr_23 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_48" [cnn/src/conv.cpp:86]   --->   Operation 1701 'getelementptr' 'temp_1_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_15)> <Delay = 0.00>
ST_46 : Operation 1702 [1/1] (0.00ns)   --->   "%temp_2_V_addr_14 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_48" [cnn/src/conv.cpp:86]   --->   Operation 1702 'getelementptr' 'temp_2_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_15)> <Delay = 0.00>
ST_46 : Operation 1703 [2/2] (3.25ns)   --->   "%temp_1_V_load_21 = load i8* %temp_1_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1703 'load' 'temp_1_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_46 : Operation 1704 [2/2] (3.25ns)   --->   "%temp_2_V_load_12 = load i8* %temp_2_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1704 'load' 'temp_2_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_46 : Operation 1705 [2/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1705 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1706 [3/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1706 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1707 [1/1] (8.75ns)   --->   "%bias_V_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_27)" [cnn/src/conv.cpp:86]   --->   Operation 1707 'read' 'bias_V_addr_27_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1708 [4/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1708 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1709 [1/7] (8.75ns)   --->   "%bias_V_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_28, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1709 'readreq' 'bias_V_load_29_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1710 [5/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1710 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1711 [2/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1711 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1712 [6/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1712 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1713 [3/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1713 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1714 [7/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1714 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1715 [4/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1715 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1716 [8/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1716 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1717 [5/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1717 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1718 [9/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1718 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1719 [6/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1719 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1720 [10/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1720 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1721 [7/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1721 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 1722 [11/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1722 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1723 [1/1] (2.55ns)   --->   "%add_ln1117_61 = add i33 %sext_ln203, %zext_ln91_39" [cnn/src/conv.cpp:86]   --->   Operation 1723 'add' 'add_ln1117_61' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1117_62 = sext i33 %add_ln1117_61 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1724 'sext' 'sext_ln1117_62' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_46 : Operation 1725 [1/1] (0.00ns)   --->   "%bias_V_addr_35 = getelementptr i8* %input_V, i64 %sext_ln1117_62" [cnn/src/conv.cpp:86]   --->   Operation 1725 'getelementptr' 'bias_V_addr_35' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_46 : Operation 1726 [12/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1726 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_63 = add i9 %select_ln67_33, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1727 'add' 'add_ln1116_63' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1728 [13/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1728 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1729 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_18 = add i9 %add_ln1116_63, -160" [cnn/src/conv.cpp:86]   --->   Operation 1729 'add' 'add_ln1116_18' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1730 [1/1] (1.66ns)   --->   "%icmp_ln1116_27 = icmp ult i9 %add_ln1116_18, 224" [cnn/src/conv.cpp:86]   --->   Operation 1730 'icmp' 'icmp_ln1116_27' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1731 [1/1] (1.73ns)   --->   "%add_ln84_63 = add i10 %zext_ln69, %select_ln67_14" [cnn/src/conv.cpp:84]   --->   Operation 1731 'add' 'add_ln84_63' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_64 = add i9 %select_ln67_33, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1732 'add' 'add_ln1116_64' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1733 [14/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1733 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1734 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_19 = add i9 %add_ln1116_64, -160" [cnn/src/conv.cpp:86]   --->   Operation 1734 'add' 'add_ln1116_19' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1735 [1/1] (1.66ns)   --->   "%icmp_ln1116_28 = icmp ult i9 %add_ln1116_19, 224" [cnn/src/conv.cpp:86]   --->   Operation 1735 'icmp' 'icmp_ln1116_28' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_65 = add i9 %select_ln67_33, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1736 'add' 'add_ln1116_65' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1737 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_20 = add i9 %add_ln1116_65, -160" [cnn/src/conv.cpp:86]   --->   Operation 1737 'add' 'add_ln1116_20' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 1738 [1/1] (1.66ns)   --->   "%icmp_ln1116_29 = icmp ult i9 %add_ln1116_20, 224" [cnn/src/conv.cpp:86]   --->   Operation 1738 'icmp' 'icmp_ln1116_29' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 8.75>
ST_47 : Operation 1739 [1/1] (1.63ns)   --->   "%add_ln91_30 = add i11 35, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1739 'add' 'add_ln91_30' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln91_40 = zext i11 %add_ln91_30 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1740 'zext' 'zext_ln91_40' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_47 : Operation 1741 [1/1] (0.00ns)   --->   "%sum_4_2_0_0 = phi i8 [ %trunc_ln708_17, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.0_ifconv ], [ %sum_4_1_2_2, %.preheader148.preheader.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1741 'phi' 'sum_4_2_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_47 : Operation 1742 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv, label %.preheader.2.0.2" [cnn/src/conv.cpp:83]   --->   Operation 1742 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_47 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln1192_93 = sext i8 %select_ln1116_10 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1743 'sext' 'sext_ln1192_93' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_47 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1192_94 = sext i8 %bias_V_addr_20_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1744 'sext' 'sext_ln1192_94' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_47 : Operation 1745 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_46)   --->   "%mul_ln1192_46 = mul i11 %sext_ln1192_93, %sext_ln1192_94" [cnn/src/conv.cpp:86]   --->   Operation 1745 'mul' 'mul_ln1192_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1746 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1746 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_47 : Operation 1747 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_46 = add i11 %mul_ln1192_46, %shl_ln728_44" [cnn/src/conv.cpp:86]   --->   Operation 1747 'add' 'add_ln1192_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_46, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1748 'partselect' 'trunc_ln708_18' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_47 : Operation 1749 [1/1] (1.76ns)   --->   "br label %.preheader.2.0.2" [cnn/src/conv.cpp:87]   --->   Operation 1749 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_47 : Operation 1750 [1/2] (3.25ns)   --->   "%temp_1_V_load_21 = load i8* %temp_1_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1750 'load' 'temp_1_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_47 : Operation 1751 [1/2] (3.25ns)   --->   "%temp_2_V_load_12 = load i8* %temp_2_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1751 'load' 'temp_2_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_47 : Operation 1752 [1/1] (1.24ns)   --->   "%select_ln1116_15 = select i1 %icmp_ln1116_15, i8 %temp_1_V_load_21, i8 %temp_2_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 1752 'select' 'select_ln1116_15' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1753 [1/14] (3.10ns)   --->   "%urem_ln1116_22 = urem i10 %add_ln84_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 1753 'urem' 'urem_ln1116_22' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i10 %urem_ln1116_22 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1754 'zext' 'zext_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_47 : Operation 1755 [1/1] (0.00ns)   --->   "%temp_1_V_addr_24 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_49" [cnn/src/conv.cpp:86]   --->   Operation 1755 'getelementptr' 'temp_1_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_16)> <Delay = 0.00>
ST_47 : Operation 1756 [1/1] (0.00ns)   --->   "%temp_2_V_addr_15 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_49" [cnn/src/conv.cpp:86]   --->   Operation 1756 'getelementptr' 'temp_2_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_16)> <Delay = 0.00>
ST_47 : Operation 1757 [2/2] (3.25ns)   --->   "%temp_1_V_load_22 = load i8* %temp_1_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1757 'load' 'temp_1_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_47 : Operation 1758 [2/2] (3.25ns)   --->   "%temp_2_V_load_13 = load i8* %temp_2_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1758 'load' 'temp_2_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_47 : Operation 1759 [2/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1759 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1760 [3/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1760 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1761 [1/1] (8.75ns)   --->   "%bias_V_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_28)" [cnn/src/conv.cpp:86]   --->   Operation 1761 'read' 'bias_V_addr_28_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1762 [4/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1762 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1763 [1/7] (8.75ns)   --->   "%bias_V_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_29, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1763 'readreq' 'bias_V_load_30_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1764 [5/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1764 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1765 [2/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1765 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1766 [6/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1766 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1767 [3/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1767 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1768 [7/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1768 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1769 [4/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1769 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1770 [8/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1770 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1771 [5/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1771 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1772 [9/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1772 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1773 [6/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1773 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1774 [10/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1774 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1775 [7/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1775 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 1776 [11/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1776 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1777 [1/1] (2.55ns)   --->   "%add_ln1117_62 = add i33 %sext_ln203, %zext_ln91_40" [cnn/src/conv.cpp:86]   --->   Operation 1777 'add' 'add_ln1117_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1117_63 = sext i33 %add_ln1117_62 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1778 'sext' 'sext_ln1117_63' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_47 : Operation 1779 [1/1] (0.00ns)   --->   "%bias_V_addr_36 = getelementptr i8* %input_V, i64 %sext_ln1117_63" [cnn/src/conv.cpp:86]   --->   Operation 1779 'getelementptr' 'bias_V_addr_36' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_47 : Operation 1780 [12/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1780 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1781 [13/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1781 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1782 [1/1] (1.73ns)   --->   "%add_ln84_65 = add i10 %zext_ln81, %select_ln67_14" [cnn/src/conv.cpp:84]   --->   Operation 1782 'add' 'add_ln84_65' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1783 [14/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 1783 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 8.75>
ST_48 : Operation 1784 [1/1] (1.63ns)   --->   "%add_ln91_31 = add i11 36, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1784 'add' 'add_ln91_31' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln91_41 = zext i11 %add_ln91_31 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1785 'zext' 'zext_ln91_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 1786 [1/1] (0.00ns)   --->   "%sum_4_2_0_1 = phi i8 [ %trunc_ln708_18, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.1_ifconv ], [ %sum_4_2_0_0, %.preheader.2.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1786 'phi' 'sum_4_2_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_48 : Operation 1787 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv, label %.preheader.preheader.2.1" [cnn/src/conv.cpp:83]   --->   Operation 1787 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_48 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1192_95 = sext i8 %select_ln1116_11 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1788 'sext' 'sext_ln1192_95' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_48 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1192_96 = sext i8 %bias_V_addr_21_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1789 'sext' 'sext_ln1192_96' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_48 : Operation 1790 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_47)   --->   "%mul_ln1192_47 = mul i11 %sext_ln1192_95, %sext_ln1192_96" [cnn/src/conv.cpp:86]   --->   Operation 1790 'mul' 'mul_ln1192_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1791 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1791 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_48 : Operation 1792 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_47 = add i11 %mul_ln1192_47, %shl_ln728_45" [cnn/src/conv.cpp:86]   --->   Operation 1792 'add' 'add_ln1192_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1793 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_47, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1793 'partselect' 'trunc_ln708_19' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_48 : Operation 1794 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.2.1" [cnn/src/conv.cpp:87]   --->   Operation 1794 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_48 : Operation 1795 [1/2] (3.25ns)   --->   "%temp_1_V_load_22 = load i8* %temp_1_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1795 'load' 'temp_1_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_48 : Operation 1796 [1/2] (3.25ns)   --->   "%temp_2_V_load_13 = load i8* %temp_2_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1796 'load' 'temp_2_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_48 : Operation 1797 [1/1] (1.24ns)   --->   "%select_ln1116_16 = select i1 %icmp_ln1116_16, i8 %temp_1_V_load_22, i8 %temp_2_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 1797 'select' 'select_ln1116_16' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1798 [1/14] (3.10ns)   --->   "%urem_ln1116_23 = urem i10 %add_ln84_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 1798 'urem' 'urem_ln1116_23' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i10 %urem_ln1116_23 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1799 'zext' 'zext_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_48 : Operation 1800 [1/1] (0.00ns)   --->   "%temp_1_V_addr_25 = getelementptr [224 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_50" [cnn/src/conv.cpp:86]   --->   Operation 1800 'getelementptr' 'temp_1_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_17)> <Delay = 0.00>
ST_48 : Operation 1801 [1/1] (0.00ns)   --->   "%temp_2_V_addr_16 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_50" [cnn/src/conv.cpp:86]   --->   Operation 1801 'getelementptr' 'temp_2_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_17)> <Delay = 0.00>
ST_48 : Operation 1802 [2/2] (3.25ns)   --->   "%temp_1_V_load_23 = load i8* %temp_1_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1802 'load' 'temp_1_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_48 : Operation 1803 [2/2] (3.25ns)   --->   "%temp_2_V_load_14 = load i8* %temp_2_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1803 'load' 'temp_2_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_48 : Operation 1804 [2/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1804 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1805 [3/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1805 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1806 [1/1] (8.75ns)   --->   "%bias_V_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_29)" [cnn/src/conv.cpp:86]   --->   Operation 1806 'read' 'bias_V_addr_29_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1807 [4/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1807 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1808 [1/7] (8.75ns)   --->   "%bias_V_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_30, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1808 'readreq' 'bias_V_load_31_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1809 [5/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1809 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1810 [2/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1810 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1811 [6/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1811 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1812 [3/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1812 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1813 [7/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1813 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1814 [4/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1814 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1815 [8/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1815 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1816 [5/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1816 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1817 [9/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1817 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1818 [6/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1818 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1819 [10/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1819 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1820 [7/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1820 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 1821 [11/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1821 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1822 [1/1] (2.55ns)   --->   "%add_ln1117_63 = add i33 %sext_ln203, %zext_ln91_41" [cnn/src/conv.cpp:86]   --->   Operation 1822 'add' 'add_ln1117_63' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1117_64 = sext i33 %add_ln1117_63 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1823 'sext' 'sext_ln1117_64' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_48 : Operation 1824 [1/1] (0.00ns)   --->   "%bias_V_addr_37 = getelementptr i8* %input_V, i64 %sext_ln1117_64" [cnn/src/conv.cpp:86]   --->   Operation 1824 'getelementptr' 'bias_V_addr_37' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_48 : Operation 1825 [12/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1825 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1826 [13/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 1826 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1827 [1/1] (1.73ns)   --->   "%add_ln84_67 = add i10 %sext_ln81_2, %select_ln67_15" [cnn/src/conv.cpp:84]   --->   Operation 1827 'add' 'add_ln84_67' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1828 [14/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 1828 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 8.75>
ST_49 : Operation 1829 [1/1] (1.63ns)   --->   "%add_ln91_32 = add i11 37, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1829 'add' 'add_ln91_32' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln91_42 = zext i11 %add_ln91_32 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1830 'zext' 'zext_ln91_42' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_49 : Operation 1831 [1/1] (0.00ns)   --->   "%sum_4_2_0_2 = phi i8 [ %trunc_ln708_19, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.0.2_ifconv ], [ %sum_4_2_0_1, %.preheader.2.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 1831 'phi' 'sum_4_2_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_49 : Operation 1832 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 1832 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_49 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln1192_97 = sext i8 %select_ln1116_12 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1833 'sext' 'sext_ln1192_97' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_49 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1192_98 = sext i8 %bias_V_addr_22_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1834 'sext' 'sext_ln1192_98' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_49 : Operation 1835 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_48)   --->   "%mul_ln1192_48 = mul i11 %sext_ln1192_97, %sext_ln1192_98" [cnn/src/conv.cpp:86]   --->   Operation 1835 'mul' 'mul_ln1192_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1836 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1836 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_49 : Operation 1837 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_48 = add i11 %mul_ln1192_48, %shl_ln728_46" [cnn/src/conv.cpp:86]   --->   Operation 1837 'add' 'add_ln1192_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_48, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1838 'partselect' 'trunc_ln708_20' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_49 : Operation 1839 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 1839 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_49 : Operation 1840 [1/2] (3.25ns)   --->   "%temp_1_V_load_23 = load i8* %temp_1_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1840 'load' 'temp_1_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_49 : Operation 1841 [1/2] (3.25ns)   --->   "%temp_2_V_load_14 = load i8* %temp_2_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1841 'load' 'temp_2_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_49 : Operation 1842 [1/1] (1.24ns)   --->   "%select_ln1116_17 = select i1 %icmp_ln1116_17, i8 %temp_1_V_load_23, i8 %temp_2_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 1842 'select' 'select_ln1116_17' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1843 [1/14] (3.10ns)   --->   "%urem_ln1116_24 = urem i10 %add_ln84_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 1843 'urem' 'urem_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i10 %urem_ln1116_24 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1844 'zext' 'zext_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_49 : Operation 1845 [1/1] (0.00ns)   --->   "%temp_2_V_addr_17 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_51" [cnn/src/conv.cpp:86]   --->   Operation 1845 'getelementptr' 'temp_2_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_18)> <Delay = 0.00>
ST_49 : Operation 1846 [1/1] (0.00ns)   --->   "%temp_3_V_addr_8 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_51" [cnn/src/conv.cpp:86]   --->   Operation 1846 'getelementptr' 'temp_3_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_18)> <Delay = 0.00>
ST_49 : Operation 1847 [2/2] (3.25ns)   --->   "%temp_2_V_load_15 = load i8* %temp_2_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1847 'load' 'temp_2_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_49 : Operation 1848 [2/2] (3.25ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1848 'load' 'temp_3_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_49 : Operation 1849 [2/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1849 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1850 [3/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1850 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1851 [1/1] (8.75ns)   --->   "%bias_V_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_30)" [cnn/src/conv.cpp:86]   --->   Operation 1851 'read' 'bias_V_addr_30_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1852 [4/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1852 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1853 [1/7] (8.75ns)   --->   "%bias_V_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_31, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1853 'readreq' 'bias_V_load_32_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1854 [5/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1854 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1855 [2/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1855 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1856 [6/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1856 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1857 [3/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1857 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1858 [7/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1858 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1859 [4/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1859 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1860 [8/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1860 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1861 [5/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1861 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1862 [9/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1862 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1863 [6/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1863 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1864 [10/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1864 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1865 [7/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1865 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 1866 [11/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1866 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1867 [1/1] (2.55ns)   --->   "%add_ln1117_64 = add i33 %sext_ln203, %zext_ln91_42" [cnn/src/conv.cpp:86]   --->   Operation 1867 'add' 'add_ln1117_64' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln1117_65 = sext i33 %add_ln1117_64 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1868 'sext' 'sext_ln1117_65' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_49 : Operation 1869 [1/1] (0.00ns)   --->   "%bias_V_addr_38 = getelementptr i8* %input_V, i64 %sext_ln1117_65" [cnn/src/conv.cpp:86]   --->   Operation 1869 'getelementptr' 'bias_V_addr_38' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_49 : Operation 1870 [12/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 1870 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1871 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_66 = add i9 %select_ln67_34, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1871 'add' 'add_ln1116_66' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1872 [13/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 1872 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1873 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_21 = add i9 %add_ln1116_66, -160" [cnn/src/conv.cpp:86]   --->   Operation 1873 'add' 'add_ln1116_21' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1874 [1/1] (1.66ns)   --->   "%icmp_ln1116_30 = icmp ult i9 %add_ln1116_21, 224" [cnn/src/conv.cpp:86]   --->   Operation 1874 'icmp' 'icmp_ln1116_30' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1875 [1/1] (1.73ns)   --->   "%add_ln84_69 = add i10 %zext_ln69, %select_ln67_15" [cnn/src/conv.cpp:84]   --->   Operation 1875 'add' 'add_ln84_69' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_67 = add i9 %select_ln67_34, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1876 'add' 'add_ln1116_67' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1877 [14/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 1877 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1878 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_22 = add i9 %add_ln1116_67, -160" [cnn/src/conv.cpp:86]   --->   Operation 1878 'add' 'add_ln1116_22' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1879 [1/1] (1.66ns)   --->   "%icmp_ln1116_31 = icmp ult i9 %add_ln1116_22, 224" [cnn/src/conv.cpp:86]   --->   Operation 1879 'icmp' 'icmp_ln1116_31' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1880 [1/1] (1.73ns)   --->   "%add_ln84_70 = add i10 %zext_ln81, %select_ln67_15" [cnn/src/conv.cpp:84]   --->   Operation 1880 'add' 'add_ln84_70' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_68 = add i9 %select_ln67_34, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1881 'add' 'add_ln1116_68' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1882 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_23 = add i9 %add_ln1116_68, -160" [cnn/src/conv.cpp:86]   --->   Operation 1882 'add' 'add_ln1116_23' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1883 [1/1] (1.66ns)   --->   "%icmp_ln1116_32 = icmp ult i9 %add_ln1116_23, 224" [cnn/src/conv.cpp:86]   --->   Operation 1883 'icmp' 'icmp_ln1116_32' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1884 [1/1] (1.73ns)   --->   "%add_ln84_72 = add i10 %sext_ln81_2, %select_ln67_16" [cnn/src/conv.cpp:84]   --->   Operation 1884 'add' 'add_ln84_72' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_69 = add i9 %select_ln67_35, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1885 'add' 'add_ln1116_69' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1886 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_24 = add i9 %add_ln1116_69, -160" [cnn/src/conv.cpp:86]   --->   Operation 1886 'add' 'add_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1887 [1/1] (1.66ns)   --->   "%icmp_ln1116_33 = icmp ult i9 %add_ln1116_24, 224" [cnn/src/conv.cpp:86]   --->   Operation 1887 'icmp' 'icmp_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1888 [1/1] (1.73ns)   --->   "%add_ln84_74 = add i10 %zext_ln69, %select_ln67_16" [cnn/src/conv.cpp:84]   --->   Operation 1888 'add' 'add_ln84_74' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1889 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_70 = add i9 %select_ln67_35, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 1889 'add' 'add_ln1116_70' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1890 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_25 = add i9 %add_ln1116_70, -160" [cnn/src/conv.cpp:86]   --->   Operation 1890 'add' 'add_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1891 [1/1] (1.66ns)   --->   "%icmp_ln1116_34 = icmp ult i9 %add_ln1116_25, 224" [cnn/src/conv.cpp:86]   --->   Operation 1891 'icmp' 'icmp_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1892 [1/1] (1.73ns)   --->   "%add_ln84_76 = add i10 %zext_ln81, %select_ln67_16" [cnn/src/conv.cpp:84]   --->   Operation 1892 'add' 'add_ln84_76' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_71 = add i9 %select_ln67_35, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 1893 'add' 'add_ln1116_71' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1894 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_26 = add i9 %add_ln1116_71, -160" [cnn/src/conv.cpp:86]   --->   Operation 1894 'add' 'add_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 1895 [1/1] (1.66ns)   --->   "%icmp_ln1116_35 = icmp ult i9 %add_ln1116_26, 224" [cnn/src/conv.cpp:86]   --->   Operation 1895 'icmp' 'icmp_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 8.75>
ST_50 : Operation 1896 [1/1] (1.63ns)   --->   "%add_ln91_33 = add i11 38, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1896 'add' 'add_ln91_33' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln91_43 = zext i11 %add_ln91_33 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1897 'zext' 'zext_ln91_43' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1898 [1/1] (0.00ns)   --->   "%sum_4_2_1_0 = phi i8 [ %trunc_ln708_20, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.0_ifconv ], [ %sum_4_2_0_2, %.preheader.preheader.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 1898 'phi' 'sum_4_2_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln1192_99 = sext i8 %select_ln1116_13 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1899 'sext' 'sext_ln1192_99' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln1192_100 = sext i8 %bias_V_addr_23_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1900 'sext' 'sext_ln1192_100' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1901 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_49)   --->   "%mul_ln1192_49 = mul i11 %sext_ln1192_99, %sext_ln1192_100" [cnn/src/conv.cpp:86]   --->   Operation 1901 'mul' 'mul_ln1192_49' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1902 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1902 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1903 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_49 = add i11 %mul_ln1192_49, %shl_ln728_47" [cnn/src/conv.cpp:86]   --->   Operation 1903 'add' 'add_ln1192_49' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_49, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1904 'partselect' 'trunc_ln708_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_50 : Operation 1905 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv, label %.preheader.preheader.2.2" [cnn/src/conv.cpp:83]   --->   Operation 1905 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_50 : Operation 1906 [1/2] (3.25ns)   --->   "%temp_2_V_load_15 = load i8* %temp_2_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1906 'load' 'temp_2_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_50 : Operation 1907 [1/2] (3.25ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1907 'load' 'temp_3_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_50 : Operation 1908 [1/1] (1.24ns)   --->   "%select_ln1116_18 = select i1 %icmp_ln1116_18, i8 %temp_2_V_load_15, i8 %temp_3_V_load" [cnn/src/conv.cpp:86]   --->   Operation 1908 'select' 'select_ln1116_18' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1909 [1/14] (3.10ns)   --->   "%urem_ln1116_25 = urem i10 %add_ln84_46, 224" [cnn/src/conv.cpp:86]   --->   Operation 1909 'urem' 'urem_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i10 %urem_ln1116_25 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1910 'zext' 'zext_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_50 : Operation 1911 [1/1] (0.00ns)   --->   "%temp_2_V_addr_18 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_52" [cnn/src/conv.cpp:86]   --->   Operation 1911 'getelementptr' 'temp_2_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_19)> <Delay = 0.00>
ST_50 : Operation 1912 [1/1] (0.00ns)   --->   "%temp_3_V_addr_9 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_52" [cnn/src/conv.cpp:86]   --->   Operation 1912 'getelementptr' 'temp_3_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_19)> <Delay = 0.00>
ST_50 : Operation 1913 [2/2] (3.25ns)   --->   "%temp_2_V_load_16 = load i8* %temp_2_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1913 'load' 'temp_2_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_50 : Operation 1914 [2/2] (3.25ns)   --->   "%temp_3_V_load_7 = load i8* %temp_3_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1914 'load' 'temp_3_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_50 : Operation 1915 [2/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1915 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1916 [3/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1916 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1917 [1/1] (8.75ns)   --->   "%bias_V_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_31)" [cnn/src/conv.cpp:86]   --->   Operation 1917 'read' 'bias_V_addr_31_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1918 [4/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1918 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1919 [1/7] (8.75ns)   --->   "%bias_V_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_32, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1919 'readreq' 'bias_V_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1920 [5/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1920 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1921 [2/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1921 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1922 [6/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1922 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1923 [3/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1923 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1924 [7/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1924 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1925 [4/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1925 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1926 [8/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1926 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1927 [5/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1927 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1928 [9/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1928 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1929 [6/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1929 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1930 [10/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1930 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1931 [7/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1931 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 1932 [11/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 1932 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1933 [1/1] (2.55ns)   --->   "%add_ln1117_65 = add i33 %sext_ln203, %zext_ln91_43" [cnn/src/conv.cpp:86]   --->   Operation 1933 'add' 'add_ln1117_65' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln1117_66 = sext i33 %add_ln1117_65 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1934 'sext' 'sext_ln1117_66' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_50 : Operation 1935 [1/1] (0.00ns)   --->   "%bias_V_addr_39 = getelementptr i8* %input_V, i64 %sext_ln1117_66" [cnn/src/conv.cpp:86]   --->   Operation 1935 'getelementptr' 'bias_V_addr_39' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_50 : Operation 1936 [12/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 1936 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1937 [13/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 1937 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1938 [14/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 1938 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 8.75>
ST_51 : Operation 1939 [1/1] (1.63ns)   --->   "%add_ln91_34 = add i11 39, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1939 'add' 'add_ln91_34' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln91_44 = zext i11 %add_ln91_34 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1940 'zext' 'zext_ln91_44' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_51 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln1192_101 = sext i8 %select_ln1116_14 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1941 'sext' 'sext_ln1192_101' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_51 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1192_102 = sext i8 %bias_V_addr_24_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1942 'sext' 'sext_ln1192_102' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_51 : Operation 1943 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_50)   --->   "%mul_ln1192_50 = mul i11 %sext_ln1192_101, %sext_ln1192_102" [cnn/src/conv.cpp:86]   --->   Operation 1943 'mul' 'mul_ln1192_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1944 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_21, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1944 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_51 : Operation 1945 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_50 = add i11 %mul_ln1192_50, %shl_ln728_48" [cnn/src/conv.cpp:86]   --->   Operation 1945 'add' 'add_ln1192_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 1946 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_50, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1946 'partselect' 'trunc_ln708_22' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_51 : Operation 1947 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.2.2" [cnn/src/conv.cpp:87]   --->   Operation 1947 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_51 : Operation 1948 [1/2] (3.25ns)   --->   "%temp_2_V_load_16 = load i8* %temp_2_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1948 'load' 'temp_2_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_51 : Operation 1949 [1/2] (3.25ns)   --->   "%temp_3_V_load_7 = load i8* %temp_3_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1949 'load' 'temp_3_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_51 : Operation 1950 [1/1] (1.24ns)   --->   "%select_ln1116_19 = select i1 %icmp_ln1116_19, i8 %temp_2_V_load_16, i8 %temp_3_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 1950 'select' 'select_ln1116_19' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1951 [1/14] (3.10ns)   --->   "%urem_ln1116_26 = urem i10 %add_ln84_48, 224" [cnn/src/conv.cpp:86]   --->   Operation 1951 'urem' 'urem_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln1116_53 = zext i10 %urem_ln1116_26 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1952 'zext' 'zext_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_51 : Operation 1953 [1/1] (0.00ns)   --->   "%temp_2_V_addr_19 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_53" [cnn/src/conv.cpp:86]   --->   Operation 1953 'getelementptr' 'temp_2_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_20)> <Delay = 0.00>
ST_51 : Operation 1954 [1/1] (0.00ns)   --->   "%temp_3_V_addr_10 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_53" [cnn/src/conv.cpp:86]   --->   Operation 1954 'getelementptr' 'temp_3_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_20)> <Delay = 0.00>
ST_51 : Operation 1955 [2/2] (3.25ns)   --->   "%temp_2_V_load_17 = load i8* %temp_2_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1955 'load' 'temp_2_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_51 : Operation 1956 [2/2] (3.25ns)   --->   "%temp_3_V_load_8 = load i8* %temp_3_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1956 'load' 'temp_3_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_51 : Operation 1957 [2/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1957 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1958 [3/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 1958 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1959 [1/1] (8.75ns)   --->   "%bias_V_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_32)" [cnn/src/conv.cpp:86]   --->   Operation 1959 'read' 'bias_V_addr_32_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1960 [4/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 1960 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1961 [1/7] (8.75ns)   --->   "%bias_V_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_33, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1961 'readreq' 'bias_V_load_34_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1962 [5/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 1962 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1963 [2/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1963 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1964 [6/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 1964 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1965 [3/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1965 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1966 [7/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 1966 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1967 [4/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1967 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1968 [8/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 1968 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1969 [5/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1969 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1970 [9/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 1970 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1971 [6/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1971 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1972 [10/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 1972 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1973 [7/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 1973 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 1974 [11/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 1974 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1975 [1/1] (2.55ns)   --->   "%add_ln1117_66 = add i33 %sext_ln203, %zext_ln91_44" [cnn/src/conv.cpp:86]   --->   Operation 1975 'add' 'add_ln1117_66' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1117_67 = sext i33 %add_ln1117_66 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1976 'sext' 'sext_ln1117_67' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_51 : Operation 1977 [1/1] (0.00ns)   --->   "%bias_V_addr_40 = getelementptr i8* %input_V, i64 %sext_ln1117_67" [cnn/src/conv.cpp:86]   --->   Operation 1977 'getelementptr' 'bias_V_addr_40' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_51 : Operation 1978 [12/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 1978 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1979 [13/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 1979 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1980 [14/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 1980 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 8.75>
ST_52 : Operation 1981 [1/1] (1.63ns)   --->   "%add_ln91_35 = add i11 40, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 1981 'add' 'add_ln91_35' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln91_45 = zext i11 %add_ln91_35 to i33" [cnn/src/conv.cpp:91]   --->   Operation 1982 'zext' 'zext_ln91_45' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_52 : Operation 1983 [1/1] (0.00ns)   --->   "%sum_4_2_1_2 = phi i8 [ %trunc_ln708_22, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.2_ifconv ], [ %trunc_ln708_21, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 1983 'phi' 'sum_4_2_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_52 : Operation 1984 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv, label %.preheader.2.2.1" [cnn/src/conv.cpp:83]   --->   Operation 1984 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_52 : Operation 1985 [1/1] (0.00ns)   --->   "%sext_ln1192_103 = sext i8 %select_ln1116_15 to i11" [cnn/src/conv.cpp:86]   --->   Operation 1985 'sext' 'sext_ln1192_103' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_52 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1192_104 = sext i8 %bias_V_addr_25_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 1986 'sext' 'sext_ln1192_104' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_52 : Operation 1987 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_51)   --->   "%mul_ln1192_51 = mul i11 %sext_ln1192_103, %sext_ln1192_104" [cnn/src/conv.cpp:86]   --->   Operation 1987 'mul' 'mul_ln1192_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1988 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 1988 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_52 : Operation 1989 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_51 = add i11 %mul_ln1192_51, %shl_ln728_49" [cnn/src/conv.cpp:86]   --->   Operation 1989 'add' 'add_ln1192_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_51, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 1990 'partselect' 'trunc_ln708_23' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_52 : Operation 1991 [1/1] (1.76ns)   --->   "br label %.preheader.2.2.1" [cnn/src/conv.cpp:87]   --->   Operation 1991 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_52 : Operation 1992 [1/2] (3.25ns)   --->   "%temp_2_V_load_17 = load i8* %temp_2_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1992 'load' 'temp_2_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_52 : Operation 1993 [1/2] (3.25ns)   --->   "%temp_3_V_load_8 = load i8* %temp_3_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1993 'load' 'temp_3_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_52 : Operation 1994 [1/1] (1.24ns)   --->   "%select_ln1116_20 = select i1 %icmp_ln1116_20, i8 %temp_2_V_load_17, i8 %temp_3_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 1994 'select' 'select_ln1116_20' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1995 [1/14] (3.10ns)   --->   "%urem_ln1116_27 = urem i10 %add_ln84_50, 224" [cnn/src/conv.cpp:86]   --->   Operation 1995 'urem' 'urem_ln1116_27' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln1116_54 = zext i10 %urem_ln1116_27 to i64" [cnn/src/conv.cpp:86]   --->   Operation 1996 'zext' 'zext_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_52 : Operation 1997 [1/1] (0.00ns)   --->   "%temp_2_V_addr_20 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_54" [cnn/src/conv.cpp:86]   --->   Operation 1997 'getelementptr' 'temp_2_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_21)> <Delay = 0.00>
ST_52 : Operation 1998 [1/1] (0.00ns)   --->   "%temp_3_V_addr_11 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_54" [cnn/src/conv.cpp:86]   --->   Operation 1998 'getelementptr' 'temp_3_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_21)> <Delay = 0.00>
ST_52 : Operation 1999 [2/2] (3.25ns)   --->   "%temp_2_V_load_18 = load i8* %temp_2_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 1999 'load' 'temp_2_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_52 : Operation 2000 [2/2] (3.25ns)   --->   "%temp_3_V_load_9 = load i8* %temp_3_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2000 'load' 'temp_3_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_52 : Operation 2001 [2/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 2001 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2002 [3/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 2002 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2003 [1/1] (8.75ns)   --->   "%bias_V_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_33)" [cnn/src/conv.cpp:86]   --->   Operation 2003 'read' 'bias_V_addr_33_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2004 [4/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 2004 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2005 [1/7] (8.75ns)   --->   "%bias_V_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_34, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2005 'readreq' 'bias_V_load_35_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2006 [5/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 2006 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2007 [2/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2007 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2008 [6/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2008 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2009 [3/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2009 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2010 [7/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2010 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2011 [4/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2011 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2012 [8/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2012 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2013 [5/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2013 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2014 [9/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2014 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2015 [6/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2015 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2016 [10/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2016 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2017 [7/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2017 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 2018 [11/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2018 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2019 [1/1] (2.55ns)   --->   "%add_ln1117_67 = add i33 %sext_ln203, %zext_ln91_45" [cnn/src/conv.cpp:86]   --->   Operation 2019 'add' 'add_ln1117_67' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln1117_68 = sext i33 %add_ln1117_67 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2020 'sext' 'sext_ln1117_68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_52 : Operation 2021 [1/1] (0.00ns)   --->   "%bias_V_addr_41 = getelementptr i8* %input_V, i64 %sext_ln1117_68" [cnn/src/conv.cpp:86]   --->   Operation 2021 'getelementptr' 'bias_V_addr_41' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_52 : Operation 2022 [12/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2022 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2023 [13/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2023 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2024 [14/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2024 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 8.75>
ST_53 : Operation 2025 [1/1] (1.63ns)   --->   "%add_ln91_36 = add i11 41, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2025 'add' 'add_ln91_36' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln91_46 = zext i11 %add_ln91_36 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2026 'zext' 'zext_ln91_46' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i5 %add_ln81 to i11" [cnn/src/conv.cpp:81]   --->   Operation 2027 'sext' 'sext_ln81' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 2028 [1/1] (0.00ns)   --->   "%sum_4_2_2_0 = phi i8 [ %trunc_ln708_23, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.0_ifconv ], [ %sum_4_2_1_2, %.preheader.preheader.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2028 'phi' 'sum_4_2_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 2029 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv, label %.preheader.2.2.2" [cnn/src/conv.cpp:83]   --->   Operation 2029 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_53 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln1192_105 = sext i8 %select_ln1116_16 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2030 'sext' 'sext_ln1192_105' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_53 : Operation 2031 [1/1] (0.00ns)   --->   "%sext_ln1192_106 = sext i8 %bias_V_addr_26_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2031 'sext' 'sext_ln1192_106' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_53 : Operation 2032 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_52)   --->   "%mul_ln1192_52 = mul i11 %sext_ln1192_105, %sext_ln1192_106" [cnn/src/conv.cpp:86]   --->   Operation 2032 'mul' 'mul_ln1192_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2033 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2033 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_53 : Operation 2034 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_52 = add i11 %mul_ln1192_52, %shl_ln728_50" [cnn/src/conv.cpp:86]   --->   Operation 2034 'add' 'add_ln1192_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_52, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2035 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_53 : Operation 2036 [1/1] (1.76ns)   --->   "br label %.preheader.2.2.2" [cnn/src/conv.cpp:87]   --->   Operation 2036 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_53 : Operation 2037 [1/2] (3.25ns)   --->   "%temp_2_V_load_18 = load i8* %temp_2_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2037 'load' 'temp_2_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_53 : Operation 2038 [1/2] (3.25ns)   --->   "%temp_3_V_load_9 = load i8* %temp_3_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2038 'load' 'temp_3_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_53 : Operation 2039 [1/1] (1.24ns)   --->   "%select_ln1116_21 = select i1 %icmp_ln1116_21, i8 %temp_2_V_load_18, i8 %temp_3_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 2039 'select' 'select_ln1116_21' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2040 [1/14] (3.10ns)   --->   "%urem_ln1116_28 = urem i10 %add_ln84_52, 224" [cnn/src/conv.cpp:86]   --->   Operation 2040 'urem' 'urem_ln1116_28' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln1116_55 = zext i10 %urem_ln1116_28 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2041 'zext' 'zext_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_53 : Operation 2042 [1/1] (0.00ns)   --->   "%temp_2_V_addr_21 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_55" [cnn/src/conv.cpp:86]   --->   Operation 2042 'getelementptr' 'temp_2_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_22)> <Delay = 0.00>
ST_53 : Operation 2043 [1/1] (0.00ns)   --->   "%temp_3_V_addr_12 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_55" [cnn/src/conv.cpp:86]   --->   Operation 2043 'getelementptr' 'temp_3_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_22)> <Delay = 0.00>
ST_53 : Operation 2044 [2/2] (3.25ns)   --->   "%temp_2_V_load_19 = load i8* %temp_2_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2044 'load' 'temp_2_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_53 : Operation 2045 [2/2] (3.25ns)   --->   "%temp_3_V_load_10 = load i8* %temp_3_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2045 'load' 'temp_3_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_53 : Operation 2046 [2/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 2046 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2047 [3/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 2047 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2048 [1/1] (8.75ns)   --->   "%bias_V_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_34)" [cnn/src/conv.cpp:86]   --->   Operation 2048 'read' 'bias_V_addr_34_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2049 [4/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 2049 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2050 [1/7] (8.75ns)   --->   "%bias_V_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_35, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2050 'readreq' 'bias_V_load_36_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2051 [5/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2051 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2052 [2/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2052 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2053 [6/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2053 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2054 [3/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2054 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2055 [7/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2055 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2056 [4/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2056 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2057 [8/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2057 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2058 [5/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2058 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2059 [9/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2059 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2060 [6/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2060 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2061 [10/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2061 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2062 [7/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2062 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 2063 [11/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2063 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2064 [1/1] (2.55ns)   --->   "%add_ln1117_68 = add i33 %sext_ln203, %zext_ln91_46" [cnn/src/conv.cpp:86]   --->   Operation 2064 'add' 'add_ln1117_68' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1117_69 = sext i33 %add_ln1117_68 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2065 'sext' 'sext_ln1117_69' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_53 : Operation 2066 [1/1] (0.00ns)   --->   "%bias_V_addr_42 = getelementptr i8* %input_V, i64 %sext_ln1117_69" [cnn/src/conv.cpp:86]   --->   Operation 2066 'getelementptr' 'bias_V_addr_42' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_53 : Operation 2067 [12/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2067 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2068 [13/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2068 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2069 [1/1] (1.63ns)   --->   "%add_ln84_78 = add i11 %sext_ln81, %select_ln67_17" [cnn/src/conv.cpp:84]   --->   Operation 2069 'add' 'add_ln84_78' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2070 [15/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2070 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 8.75>
ST_54 : Operation 2071 [1/1] (1.63ns)   --->   "%add_ln91_37 = add i11 42, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2071 'add' 'add_ln91_37' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln91_47 = zext i11 %add_ln91_37 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2072 'zext' 'zext_ln91_47' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_54 : Operation 2073 [1/1] (0.00ns)   --->   "%sum_4_2_2_1 = phi i8 [ %trunc_ln708_24, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.1_ifconv ], [ %sum_4_2_2_0, %.preheader.2.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2073 'phi' 'sum_4_2_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_54 : Operation 2074 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv, label %.preheader148.preheader.3" [cnn/src/conv.cpp:83]   --->   Operation 2074 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_54 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1192_107 = sext i8 %select_ln1116_17 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2075 'sext' 'sext_ln1192_107' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_54 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1192_108 = sext i8 %bias_V_addr_27_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2076 'sext' 'sext_ln1192_108' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_54 : Operation 2077 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_53)   --->   "%mul_ln1192_53 = mul i11 %sext_ln1192_107, %sext_ln1192_108" [cnn/src/conv.cpp:86]   --->   Operation 2077 'mul' 'mul_ln1192_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2078 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2078 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_54 : Operation 2079 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_53 = add i11 %mul_ln1192_53, %shl_ln728_51" [cnn/src/conv.cpp:86]   --->   Operation 2079 'add' 'add_ln1192_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_53, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2080 'partselect' 'trunc_ln708_25' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_54 : Operation 2081 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.3" [cnn/src/conv.cpp:87]   --->   Operation 2081 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_54 : Operation 2082 [1/2] (3.25ns)   --->   "%temp_2_V_load_19 = load i8* %temp_2_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2082 'load' 'temp_2_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_54 : Operation 2083 [1/2] (3.25ns)   --->   "%temp_3_V_load_10 = load i8* %temp_3_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2083 'load' 'temp_3_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_54 : Operation 2084 [1/1] (1.24ns)   --->   "%select_ln1116_22 = select i1 %icmp_ln1116_22, i8 %temp_2_V_load_19, i8 %temp_3_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 2084 'select' 'select_ln1116_22' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2085 [1/14] (3.10ns)   --->   "%urem_ln1116_29 = urem i10 %add_ln84_53, 224" [cnn/src/conv.cpp:86]   --->   Operation 2085 'urem' 'urem_ln1116_29' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i10 %urem_ln1116_29 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2086 'zext' 'zext_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_54 : Operation 2087 [1/1] (0.00ns)   --->   "%temp_2_V_addr_22 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_56" [cnn/src/conv.cpp:86]   --->   Operation 2087 'getelementptr' 'temp_2_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_23)> <Delay = 0.00>
ST_54 : Operation 2088 [1/1] (0.00ns)   --->   "%temp_3_V_addr_13 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_56" [cnn/src/conv.cpp:86]   --->   Operation 2088 'getelementptr' 'temp_3_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_23)> <Delay = 0.00>
ST_54 : Operation 2089 [2/2] (3.25ns)   --->   "%temp_2_V_load_20 = load i8* %temp_2_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2089 'load' 'temp_2_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_54 : Operation 2090 [2/2] (3.25ns)   --->   "%temp_3_V_load_11 = load i8* %temp_3_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2090 'load' 'temp_3_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_54 : Operation 2091 [2/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 2091 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2092 [3/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 2092 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2093 [1/1] (8.75ns)   --->   "%bias_V_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_35)" [cnn/src/conv.cpp:86]   --->   Operation 2093 'read' 'bias_V_addr_35_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2094 [4/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2094 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2095 [1/7] (8.75ns)   --->   "%bias_V_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_36, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2095 'readreq' 'bias_V_load_37_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2096 [5/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2096 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2097 [2/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2097 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2098 [6/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2098 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2099 [3/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2099 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2100 [7/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2100 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2101 [4/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2101 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2102 [8/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2102 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2103 [5/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2103 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2104 [9/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2104 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2105 [6/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2105 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2106 [10/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2106 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2107 [7/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2107 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 2108 [11/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2108 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2109 [1/1] (2.55ns)   --->   "%add_ln1117_69 = add i33 %sext_ln203, %zext_ln91_47" [cnn/src/conv.cpp:86]   --->   Operation 2109 'add' 'add_ln1117_69' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln1117_70 = sext i33 %add_ln1117_69 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2110 'sext' 'sext_ln1117_70' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_54 : Operation 2111 [1/1] (0.00ns)   --->   "%bias_V_addr_43 = getelementptr i8* %input_V, i64 %sext_ln1117_70" [cnn/src/conv.cpp:86]   --->   Operation 2111 'getelementptr' 'bias_V_addr_43' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_54 : Operation 2112 [12/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2112 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2113 [14/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2113 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2114 [14/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2114 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 8.75>
ST_55 : Operation 2115 [1/1] (1.63ns)   --->   "%add_ln91_38 = add i11 43, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2115 'add' 'add_ln91_38' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln91_48 = zext i11 %add_ln91_38 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2116 'zext' 'zext_ln91_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 2117 [1/1] (0.00ns)   --->   "%sum_4_2_2_2 = phi i8 [ %trunc_ln708_25, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.2.2_ifconv ], [ %sum_4_2_2_1, %.preheader.2.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2117 'phi' 'sum_4_2_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_55 : Operation 2118 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv, label %.preheader.3.0.1" [cnn/src/conv.cpp:83]   --->   Operation 2118 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_55 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1192_109 = sext i8 %select_ln1116_18 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2119 'sext' 'sext_ln1192_109' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_55 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1192_110 = sext i8 %bias_V_addr_28_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2120 'sext' 'sext_ln1192_110' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_55 : Operation 2121 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_54)   --->   "%mul_ln1192_54 = mul i11 %sext_ln1192_109, %sext_ln1192_110" [cnn/src/conv.cpp:86]   --->   Operation 2121 'mul' 'mul_ln1192_54' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2122 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_2_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2122 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_55 : Operation 2123 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_54 = add i11 %mul_ln1192_54, %shl_ln728_52" [cnn/src/conv.cpp:86]   --->   Operation 2123 'add' 'add_ln1192_54' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_54, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2124 'partselect' 'trunc_ln708_26' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_55 : Operation 2125 [1/1] (1.76ns)   --->   "br label %.preheader.3.0.1" [cnn/src/conv.cpp:87]   --->   Operation 2125 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_55 : Operation 2126 [1/2] (3.25ns)   --->   "%temp_2_V_load_20 = load i8* %temp_2_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2126 'load' 'temp_2_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_55 : Operation 2127 [1/2] (3.25ns)   --->   "%temp_3_V_load_11 = load i8* %temp_3_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2127 'load' 'temp_3_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_55 : Operation 2128 [1/1] (1.24ns)   --->   "%select_ln1116_23 = select i1 %icmp_ln1116_23, i8 %temp_2_V_load_20, i8 %temp_3_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 2128 'select' 'select_ln1116_23' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2129 [1/14] (3.10ns)   --->   "%urem_ln1116_30 = urem i10 %add_ln84_55, 224" [cnn/src/conv.cpp:86]   --->   Operation 2129 'urem' 'urem_ln1116_30' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i10 %urem_ln1116_30 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2130 'zext' 'zext_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_55 : Operation 2131 [1/1] (0.00ns)   --->   "%temp_2_V_addr_23 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_57" [cnn/src/conv.cpp:86]   --->   Operation 2131 'getelementptr' 'temp_2_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_24)> <Delay = 0.00>
ST_55 : Operation 2132 [1/1] (0.00ns)   --->   "%temp_3_V_addr_14 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_57" [cnn/src/conv.cpp:86]   --->   Operation 2132 'getelementptr' 'temp_3_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_24)> <Delay = 0.00>
ST_55 : Operation 2133 [2/2] (3.25ns)   --->   "%temp_2_V_load_21 = load i8* %temp_2_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2133 'load' 'temp_2_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_55 : Operation 2134 [2/2] (3.25ns)   --->   "%temp_3_V_load_12 = load i8* %temp_3_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2134 'load' 'temp_3_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_55 : Operation 2135 [2/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 2135 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2136 [3/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2136 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2137 [1/1] (8.75ns)   --->   "%bias_V_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_36)" [cnn/src/conv.cpp:86]   --->   Operation 2137 'read' 'bias_V_addr_36_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2138 [4/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2138 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2139 [1/7] (8.75ns)   --->   "%bias_V_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_37, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2139 'readreq' 'bias_V_load_38_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2140 [5/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2140 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2141 [2/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2141 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2142 [6/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2142 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2143 [3/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2143 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2144 [7/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2144 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2145 [4/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2145 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2146 [8/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2146 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2147 [5/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2147 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2148 [9/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2148 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2149 [6/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2149 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2150 [10/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2150 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2151 [7/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2151 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 2152 [11/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2152 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2153 [1/1] (2.55ns)   --->   "%add_ln1117_70 = add i33 %sext_ln203, %zext_ln91_48" [cnn/src/conv.cpp:86]   --->   Operation 2153 'add' 'add_ln1117_70' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln1117_71 = sext i33 %add_ln1117_70 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2154 'sext' 'sext_ln1117_71' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_55 : Operation 2155 [1/1] (0.00ns)   --->   "%bias_V_addr_44 = getelementptr i8* %input_V, i64 %sext_ln1117_71" [cnn/src/conv.cpp:86]   --->   Operation 2155 'getelementptr' 'bias_V_addr_44' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_55 : Operation 2156 [13/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2156 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2157 [13/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2157 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_72 = add i9 %select_ln67_36, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2158 'add' 'add_ln1116_72' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2159 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_73 = add i9 %add_ln1116_72, 128" [cnn/src/conv.cpp:86]   --->   Operation 2159 'add' 'add_ln1116_73' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2160 [1/1] (1.66ns)   --->   "%icmp_ln1116_36 = icmp ult i9 %add_ln1116_73, 224" [cnn/src/conv.cpp:86]   --->   Operation 2160 'icmp' 'icmp_ln1116_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2161 [1/1] (1.63ns)   --->   "%add_ln84_80 = add i11 %zext_ln69_2, %select_ln67_17" [cnn/src/conv.cpp:84]   --->   Operation 2161 'add' 'add_ln84_80' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2162 [15/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2162 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_74 = add i9 %select_ln67_36, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2163 'add' 'add_ln1116_74' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2164 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_75 = add i9 %add_ln1116_74, 128" [cnn/src/conv.cpp:86]   --->   Operation 2164 'add' 'add_ln1116_75' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2165 [1/1] (1.66ns)   --->   "%icmp_ln1116_37 = icmp ult i9 %add_ln1116_75, 224" [cnn/src/conv.cpp:86]   --->   Operation 2165 'icmp' 'icmp_ln1116_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_76 = add i9 %select_ln67_36, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2166 'add' 'add_ln1116_76' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2167 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_77 = add i9 %add_ln1116_76, 128" [cnn/src/conv.cpp:86]   --->   Operation 2167 'add' 'add_ln1116_77' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2168 [1/1] (1.66ns)   --->   "%icmp_ln1116_38 = icmp ult i9 %add_ln1116_77, 224" [cnn/src/conv.cpp:86]   --->   Operation 2168 'icmp' 'icmp_ln1116_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_78 = add i9 %select_ln67_37, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2169 'add' 'add_ln1116_78' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2170 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_79 = add i9 %add_ln1116_78, 128" [cnn/src/conv.cpp:86]   --->   Operation 2170 'add' 'add_ln1116_79' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2171 [1/1] (1.66ns)   --->   "%icmp_ln1116_39 = icmp ult i9 %add_ln1116_79, 224" [cnn/src/conv.cpp:86]   --->   Operation 2171 'icmp' 'icmp_ln1116_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_80 = add i9 %select_ln67_37, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2172 'add' 'add_ln1116_80' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2173 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_81 = add i9 %add_ln1116_80, 128" [cnn/src/conv.cpp:86]   --->   Operation 2173 'add' 'add_ln1116_81' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2174 [1/1] (1.66ns)   --->   "%icmp_ln1116_40 = icmp ult i9 %add_ln1116_81, 224" [cnn/src/conv.cpp:86]   --->   Operation 2174 'icmp' 'icmp_ln1116_40' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_82 = add i9 %select_ln67_37, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2175 'add' 'add_ln1116_82' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2176 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_83 = add i9 %add_ln1116_82, 128" [cnn/src/conv.cpp:86]   --->   Operation 2176 'add' 'add_ln1116_83' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2177 [1/1] (1.66ns)   --->   "%icmp_ln1116_41 = icmp ult i9 %add_ln1116_83, 224" [cnn/src/conv.cpp:86]   --->   Operation 2177 'icmp' 'icmp_ln1116_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_84 = add i9 %select_ln67_38, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2178 'add' 'add_ln1116_84' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2179 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_85 = add i9 %add_ln1116_84, 128" [cnn/src/conv.cpp:86]   --->   Operation 2179 'add' 'add_ln1116_85' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2180 [1/1] (1.66ns)   --->   "%icmp_ln1116_42 = icmp ult i9 %add_ln1116_85, 224" [cnn/src/conv.cpp:86]   --->   Operation 2180 'icmp' 'icmp_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_86 = add i9 %select_ln67_38, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2181 'add' 'add_ln1116_86' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2182 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_87 = add i9 %add_ln1116_86, 128" [cnn/src/conv.cpp:86]   --->   Operation 2182 'add' 'add_ln1116_87' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2183 [1/1] (1.66ns)   --->   "%icmp_ln1116_43 = icmp ult i9 %add_ln1116_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2183 'icmp' 'icmp_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_88 = add i9 %select_ln67_38, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2184 'add' 'add_ln1116_88' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2185 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_89 = add i9 %add_ln1116_88, 128" [cnn/src/conv.cpp:86]   --->   Operation 2185 'add' 'add_ln1116_89' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2186 [1/1] (1.66ns)   --->   "%icmp_ln1116_44 = icmp ult i9 %add_ln1116_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2186 'icmp' 'icmp_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_90 = add i9 %select_ln67_39, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2187 'add' 'add_ln1116_90' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2188 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_36 = add i9 %add_ln1116_90, -96" [cnn/src/conv.cpp:86]   --->   Operation 2188 'add' 'add_ln1116_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2189 [1/1] (1.66ns)   --->   "%icmp_ln1116_45 = icmp ult i9 %add_ln1116_36, 224" [cnn/src/conv.cpp:86]   --->   Operation 2189 'icmp' 'icmp_ln1116_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_91 = add i9 %select_ln67_39, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2190 'add' 'add_ln1116_91' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2191 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_37 = add i9 %add_ln1116_91, -96" [cnn/src/conv.cpp:86]   --->   Operation 2191 'add' 'add_ln1116_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2192 [1/1] (1.66ns)   --->   "%icmp_ln1116_46 = icmp ult i9 %add_ln1116_37, 224" [cnn/src/conv.cpp:86]   --->   Operation 2192 'icmp' 'icmp_ln1116_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_92 = add i9 %select_ln67_39, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2193 'add' 'add_ln1116_92' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2194 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_38 = add i9 %add_ln1116_92, -96" [cnn/src/conv.cpp:86]   --->   Operation 2194 'add' 'add_ln1116_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2195 [1/1] (1.66ns)   --->   "%icmp_ln1116_47 = icmp ult i9 %add_ln1116_38, 224" [cnn/src/conv.cpp:86]   --->   Operation 2195 'icmp' 'icmp_ln1116_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_93 = add i9 %select_ln67_40, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2196 'add' 'add_ln1116_93' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2197 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_39 = add i9 %add_ln1116_93, -96" [cnn/src/conv.cpp:86]   --->   Operation 2197 'add' 'add_ln1116_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2198 [1/1] (1.66ns)   --->   "%icmp_ln1116_48 = icmp ult i9 %add_ln1116_39, 224" [cnn/src/conv.cpp:86]   --->   Operation 2198 'icmp' 'icmp_ln1116_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_94 = add i9 %select_ln67_40, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2199 'add' 'add_ln1116_94' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2200 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_40 = add i9 %add_ln1116_94, -96" [cnn/src/conv.cpp:86]   --->   Operation 2200 'add' 'add_ln1116_40' <Predicate = (!icmp_ln65)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2201 [1/1] (1.66ns)   --->   "%icmp_ln1116_49 = icmp ult i9 %add_ln1116_40, 224" [cnn/src/conv.cpp:86]   --->   Operation 2201 'icmp' 'icmp_ln1116_49' <Predicate = (!icmp_ln65)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_95 = add i9 %select_ln67_40, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2202 'add' 'add_ln1116_95' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2203 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_41 = add i9 %add_ln1116_95, -96" [cnn/src/conv.cpp:86]   --->   Operation 2203 'add' 'add_ln1116_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2204 [1/1] (1.66ns)   --->   "%icmp_ln1116_50 = icmp ult i9 %add_ln1116_41, 224" [cnn/src/conv.cpp:86]   --->   Operation 2204 'icmp' 'icmp_ln1116_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_96 = add i9 %select_ln67_41, %sext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2205 'add' 'add_ln1116_96' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2206 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_42 = add i9 %add_ln1116_96, -96" [cnn/src/conv.cpp:86]   --->   Operation 2206 'add' 'add_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2207 [1/1] (1.66ns)   --->   "%icmp_ln1116_51 = icmp ult i9 %add_ln1116_42, 224" [cnn/src/conv.cpp:86]   --->   Operation 2207 'icmp' 'icmp_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_97 = add i9 %select_ln67_41, %zext_ln69_1" [cnn/src/conv.cpp:86]   --->   Operation 2208 'add' 'add_ln1116_97' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2209 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_43 = add i9 %add_ln1116_97, -96" [cnn/src/conv.cpp:86]   --->   Operation 2209 'add' 'add_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2210 [1/1] (1.66ns)   --->   "%icmp_ln1116_52 = icmp ult i9 %add_ln1116_43, 224" [cnn/src/conv.cpp:86]   --->   Operation 2210 'icmp' 'icmp_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_98 = add i9 %select_ln67_41, %zext_ln81_1" [cnn/src/conv.cpp:86]   --->   Operation 2211 'add' 'add_ln1116_98' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2212 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_44 = add i9 %add_ln1116_98, -96" [cnn/src/conv.cpp:86]   --->   Operation 2212 'add' 'add_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 2213 [1/1] (1.66ns)   --->   "%icmp_ln1116_53 = icmp ult i9 %add_ln1116_44, 224" [cnn/src/conv.cpp:86]   --->   Operation 2213 'icmp' 'icmp_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 8.75>
ST_56 : Operation 2214 [1/1] (1.63ns)   --->   "%add_ln91_39 = add i11 44, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2214 'add' 'add_ln91_39' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln91_49 = zext i11 %add_ln91_39 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2215 'zext' 'zext_ln91_49' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_56 : Operation 2216 [1/1] (0.00ns)   --->   "%sum_4_3_0_0 = phi i8 [ %trunc_ln708_26, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.0_ifconv ], [ %sum_4_2_2_2, %.preheader148.preheader.3 ]" [cnn/src/conv.cpp:86]   --->   Operation 2216 'phi' 'sum_4_3_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_56 : Operation 2217 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv, label %.preheader.3.0.2" [cnn/src/conv.cpp:83]   --->   Operation 2217 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_56 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln1192_111 = sext i8 %select_ln1116_19 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2218 'sext' 'sext_ln1192_111' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_56 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln1192_112 = sext i8 %bias_V_addr_29_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2219 'sext' 'sext_ln1192_112' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_56 : Operation 2220 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_55)   --->   "%mul_ln1192_55 = mul i11 %sext_ln1192_111, %sext_ln1192_112" [cnn/src/conv.cpp:86]   --->   Operation 2220 'mul' 'mul_ln1192_55' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2221 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2221 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_56 : Operation 2222 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_55 = add i11 %mul_ln1192_55, %shl_ln728_53" [cnn/src/conv.cpp:86]   --->   Operation 2222 'add' 'add_ln1192_55' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 2223 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_55, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2223 'partselect' 'trunc_ln708_27' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_56 : Operation 2224 [1/1] (1.76ns)   --->   "br label %.preheader.3.0.2" [cnn/src/conv.cpp:87]   --->   Operation 2224 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_56 : Operation 2225 [1/2] (3.25ns)   --->   "%temp_2_V_load_21 = load i8* %temp_2_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2225 'load' 'temp_2_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_56 : Operation 2226 [1/2] (3.25ns)   --->   "%temp_3_V_load_12 = load i8* %temp_3_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2226 'load' 'temp_3_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_56 : Operation 2227 [1/1] (1.24ns)   --->   "%select_ln1116_24 = select i1 %icmp_ln1116_24, i8 %temp_2_V_load_21, i8 %temp_3_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 2227 'select' 'select_ln1116_24' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2228 [1/14] (3.10ns)   --->   "%urem_ln1116_31 = urem i10 %add_ln84_57, 224" [cnn/src/conv.cpp:86]   --->   Operation 2228 'urem' 'urem_ln1116_31' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln1116_58 = zext i10 %urem_ln1116_31 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2229 'zext' 'zext_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_56 : Operation 2230 [1/1] (0.00ns)   --->   "%temp_2_V_addr_24 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_58" [cnn/src/conv.cpp:86]   --->   Operation 2230 'getelementptr' 'temp_2_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_25)> <Delay = 0.00>
ST_56 : Operation 2231 [1/1] (0.00ns)   --->   "%temp_3_V_addr_15 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_58" [cnn/src/conv.cpp:86]   --->   Operation 2231 'getelementptr' 'temp_3_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_25)> <Delay = 0.00>
ST_56 : Operation 2232 [2/2] (3.25ns)   --->   "%temp_2_V_load_22 = load i8* %temp_2_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2232 'load' 'temp_2_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_56 : Operation 2233 [2/2] (3.25ns)   --->   "%temp_3_V_load_13 = load i8* %temp_3_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2233 'load' 'temp_3_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_56 : Operation 2234 [2/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2234 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2235 [3/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2235 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2236 [1/1] (8.75ns)   --->   "%bias_V_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_37)" [cnn/src/conv.cpp:86]   --->   Operation 2236 'read' 'bias_V_addr_37_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2237 [4/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2237 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2238 [1/7] (8.75ns)   --->   "%bias_V_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_38, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2238 'readreq' 'bias_V_load_39_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2239 [5/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2239 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2240 [2/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2240 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2241 [6/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2241 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2242 [3/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2242 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2243 [7/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2243 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2244 [4/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2244 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2245 [8/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2245 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2246 [5/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2246 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2247 [9/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2247 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2248 [6/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2248 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2249 [10/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2249 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2250 [7/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2250 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 2251 [12/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2251 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2252 [1/1] (2.55ns)   --->   "%add_ln1117_71 = add i33 %sext_ln203, %zext_ln91_49" [cnn/src/conv.cpp:86]   --->   Operation 2252 'add' 'add_ln1117_71' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1117_72 = sext i33 %add_ln1117_71 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2253 'sext' 'sext_ln1117_72' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_56 : Operation 2254 [1/1] (0.00ns)   --->   "%bias_V_addr_45 = getelementptr i8* %input_V, i64 %sext_ln1117_72" [cnn/src/conv.cpp:86]   --->   Operation 2254 'getelementptr' 'bias_V_addr_45' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_56 : Operation 2255 [12/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2255 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2256 [14/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2256 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2257 [1/1] (1.63ns)   --->   "%add_ln84_82 = add i11 %zext_ln81_2, %select_ln67_17" [cnn/src/conv.cpp:84]   --->   Operation 2257 'add' 'add_ln84_82' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2258 [15/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2258 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 54> <Delay = 8.75>
ST_57 : Operation 2259 [1/1] (1.63ns)   --->   "%add_ln91_40 = add i11 45, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2259 'add' 'add_ln91_40' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln91_50 = zext i11 %add_ln91_40 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2260 'zext' 'zext_ln91_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_57 : Operation 2261 [1/1] (0.00ns)   --->   "%sum_4_3_0_1 = phi i8 [ %trunc_ln708_27, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.1_ifconv ], [ %sum_4_3_0_0, %.preheader.3.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2261 'phi' 'sum_4_3_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_57 : Operation 2262 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv, label %.preheader.preheader.3.1" [cnn/src/conv.cpp:83]   --->   Operation 2262 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_57 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln1192_113 = sext i8 %select_ln1116_20 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2263 'sext' 'sext_ln1192_113' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_57 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln1192_114 = sext i8 %bias_V_addr_30_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2264 'sext' 'sext_ln1192_114' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_57 : Operation 2265 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_56)   --->   "%mul_ln1192_56 = mul i11 %sext_ln1192_113, %sext_ln1192_114" [cnn/src/conv.cpp:86]   --->   Operation 2265 'mul' 'mul_ln1192_56' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2266 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2266 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_57 : Operation 2267 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_56 = add i11 %mul_ln1192_56, %shl_ln728_54" [cnn/src/conv.cpp:86]   --->   Operation 2267 'add' 'add_ln1192_56' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_56, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2268 'partselect' 'trunc_ln708_28' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_57 : Operation 2269 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.3.1" [cnn/src/conv.cpp:87]   --->   Operation 2269 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_57 : Operation 2270 [1/2] (3.25ns)   --->   "%temp_2_V_load_22 = load i8* %temp_2_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2270 'load' 'temp_2_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_57 : Operation 2271 [1/2] (3.25ns)   --->   "%temp_3_V_load_13 = load i8* %temp_3_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2271 'load' 'temp_3_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_57 : Operation 2272 [1/1] (1.24ns)   --->   "%select_ln1116_25 = select i1 %icmp_ln1116_25, i8 %temp_2_V_load_22, i8 %temp_3_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 2272 'select' 'select_ln1116_25' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2273 [1/14] (3.10ns)   --->   "%urem_ln1116_32 = urem i10 %add_ln84_59, 224" [cnn/src/conv.cpp:86]   --->   Operation 2273 'urem' 'urem_ln1116_32' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln1116_59 = zext i10 %urem_ln1116_32 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2274 'zext' 'zext_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_57 : Operation 2275 [1/1] (0.00ns)   --->   "%temp_2_V_addr_25 = getelementptr [224 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_59" [cnn/src/conv.cpp:86]   --->   Operation 2275 'getelementptr' 'temp_2_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_26)> <Delay = 0.00>
ST_57 : Operation 2276 [1/1] (0.00ns)   --->   "%temp_3_V_addr_16 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_59" [cnn/src/conv.cpp:86]   --->   Operation 2276 'getelementptr' 'temp_3_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_26)> <Delay = 0.00>
ST_57 : Operation 2277 [2/2] (3.25ns)   --->   "%temp_2_V_load_23 = load i8* %temp_2_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2277 'load' 'temp_2_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_57 : Operation 2278 [2/2] (3.25ns)   --->   "%temp_3_V_load_14 = load i8* %temp_3_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2278 'load' 'temp_3_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_57 : Operation 2279 [2/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2279 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2280 [3/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2280 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2281 [1/1] (8.75ns)   --->   "%bias_V_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_38)" [cnn/src/conv.cpp:86]   --->   Operation 2281 'read' 'bias_V_addr_38_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2282 [4/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2282 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2283 [1/7] (8.75ns)   --->   "%bias_V_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_39, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2283 'readreq' 'bias_V_load_40_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2284 [5/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2284 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2285 [2/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2285 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2286 [6/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2286 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2287 [3/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2287 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2288 [7/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2288 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2289 [4/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2289 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2290 [8/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2290 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2291 [5/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2291 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2292 [9/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2292 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2293 [6/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2293 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2294 [11/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2294 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2295 [7/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2295 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 2296 [11/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2296 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2297 [1/1] (2.55ns)   --->   "%add_ln1117_72 = add i33 %sext_ln203, %zext_ln91_50" [cnn/src/conv.cpp:86]   --->   Operation 2297 'add' 'add_ln1117_72' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1117_73 = sext i33 %add_ln1117_72 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2298 'sext' 'sext_ln1117_73' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_57 : Operation 2299 [1/1] (0.00ns)   --->   "%bias_V_addr_46 = getelementptr i8* %input_V, i64 %sext_ln1117_73" [cnn/src/conv.cpp:86]   --->   Operation 2299 'getelementptr' 'bias_V_addr_46' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_57 : Operation 2300 [13/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2300 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2301 [14/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2301 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2302 [1/1] (1.63ns)   --->   "%add_ln84_84 = add i11 %sext_ln81, %select_ln67_18" [cnn/src/conv.cpp:84]   --->   Operation 2302 'add' 'add_ln84_84' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2303 [15/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2303 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 55> <Delay = 8.75>
ST_58 : Operation 2304 [1/1] (1.63ns)   --->   "%add_ln91_41 = add i11 46, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2304 'add' 'add_ln91_41' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln91_51 = zext i11 %add_ln91_41 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2305 'zext' 'zext_ln91_51' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 2306 [1/1] (0.00ns)   --->   "%sum_4_3_0_2 = phi i8 [ %trunc_ln708_28, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.0.2_ifconv ], [ %sum_4_3_0_1, %.preheader.3.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2306 'phi' 'sum_4_3_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_58 : Operation 2307 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 2307 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_58 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1192_115 = sext i8 %select_ln1116_21 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2308 'sext' 'sext_ln1192_115' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_58 : Operation 2309 [1/1] (0.00ns)   --->   "%sext_ln1192_116 = sext i8 %bias_V_addr_31_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2309 'sext' 'sext_ln1192_116' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_58 : Operation 2310 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_57)   --->   "%mul_ln1192_57 = mul i11 %sext_ln1192_115, %sext_ln1192_116" [cnn/src/conv.cpp:86]   --->   Operation 2310 'mul' 'mul_ln1192_57' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2311 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2311 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_58 : Operation 2312 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_57 = add i11 %mul_ln1192_57, %shl_ln728_55" [cnn/src/conv.cpp:86]   --->   Operation 2312 'add' 'add_ln1192_57' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_57, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2313 'partselect' 'trunc_ln708_29' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_58 : Operation 2314 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 2314 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_58 : Operation 2315 [1/2] (3.25ns)   --->   "%temp_2_V_load_23 = load i8* %temp_2_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2315 'load' 'temp_2_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_58 : Operation 2316 [1/2] (3.25ns)   --->   "%temp_3_V_load_14 = load i8* %temp_3_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2316 'load' 'temp_3_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_58 : Operation 2317 [1/1] (1.24ns)   --->   "%select_ln1116_26 = select i1 %icmp_ln1116_26, i8 %temp_2_V_load_23, i8 %temp_3_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 2317 'select' 'select_ln1116_26' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2318 [1/14] (3.10ns)   --->   "%urem_ln1116_33 = urem i10 %add_ln84_61, 224" [cnn/src/conv.cpp:86]   --->   Operation 2318 'urem' 'urem_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln1116_60 = zext i10 %urem_ln1116_33 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2319 'zext' 'zext_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_58 : Operation 2320 [1/1] (0.00ns)   --->   "%temp_3_V_addr_17 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_60" [cnn/src/conv.cpp:86]   --->   Operation 2320 'getelementptr' 'temp_3_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_27)> <Delay = 0.00>
ST_58 : Operation 2321 [1/1] (0.00ns)   --->   "%temp_4_V_addr_8 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_60" [cnn/src/conv.cpp:86]   --->   Operation 2321 'getelementptr' 'temp_4_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_27)> <Delay = 0.00>
ST_58 : Operation 2322 [2/2] (3.25ns)   --->   "%temp_3_V_load_15 = load i8* %temp_3_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2322 'load' 'temp_3_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_58 : Operation 2323 [2/2] (3.25ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2323 'load' 'temp_4_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_58 : Operation 2324 [2/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2324 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2325 [3/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2325 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2326 [1/1] (8.75ns)   --->   "%bias_V_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_39)" [cnn/src/conv.cpp:86]   --->   Operation 2326 'read' 'bias_V_addr_39_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2327 [4/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2327 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2328 [1/7] (8.75ns)   --->   "%bias_V_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_40, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2328 'readreq' 'bias_V_load_41_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2329 [5/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2329 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2330 [2/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2330 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2331 [6/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2331 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2332 [3/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2332 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2333 [7/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2333 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2334 [4/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2334 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2335 [8/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2335 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2336 [5/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2336 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2337 [10/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2337 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2338 [6/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2338 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2339 [10/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2339 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2340 [7/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2340 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 2341 [12/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2341 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2342 [1/1] (2.55ns)   --->   "%add_ln1117_73 = add i33 %sext_ln203, %zext_ln91_51" [cnn/src/conv.cpp:86]   --->   Operation 2342 'add' 'add_ln1117_73' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln1117_74 = sext i33 %add_ln1117_73 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2343 'sext' 'sext_ln1117_74' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_58 : Operation 2344 [1/1] (0.00ns)   --->   "%bias_V_addr_47 = getelementptr i8* %input_V, i64 %sext_ln1117_74" [cnn/src/conv.cpp:86]   --->   Operation 2344 'getelementptr' 'bias_V_addr_47' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_58 : Operation 2345 [13/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2345 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2346 [14/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2346 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2347 [1/1] (1.63ns)   --->   "%add_ln84_86 = add i11 %zext_ln69_2, %select_ln67_18" [cnn/src/conv.cpp:84]   --->   Operation 2347 'add' 'add_ln84_86' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2348 [15/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2348 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 56> <Delay = 8.75>
ST_59 : Operation 2349 [1/1] (1.63ns)   --->   "%add_ln91_42 = add i11 47, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2349 'add' 'add_ln91_42' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln91_52 = zext i11 %add_ln91_42 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2350 'zext' 'zext_ln91_52' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2351 [1/1] (0.00ns)   --->   "%sum_4_3_1_0 = phi i8 [ %trunc_ln708_29, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.0_ifconv ], [ %sum_4_3_0_2, %.preheader.preheader.3.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2351 'phi' 'sum_4_3_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln1192_117 = sext i8 %select_ln1116_22 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2352 'sext' 'sext_ln1192_117' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln1192_118 = sext i8 %bias_V_addr_32_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2353 'sext' 'sext_ln1192_118' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2354 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_58)   --->   "%mul_ln1192_58 = mul i11 %sext_ln1192_117, %sext_ln1192_118" [cnn/src/conv.cpp:86]   --->   Operation 2354 'mul' 'mul_ln1192_58' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2355 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2355 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2356 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_58 = add i11 %mul_ln1192_58, %shl_ln728_56" [cnn/src/conv.cpp:86]   --->   Operation 2356 'add' 'add_ln1192_58' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2357 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_58, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2357 'partselect' 'trunc_ln708_30' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_59 : Operation 2358 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv, label %.preheader.preheader.3.2" [cnn/src/conv.cpp:83]   --->   Operation 2358 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_59 : Operation 2359 [1/2] (3.25ns)   --->   "%temp_3_V_load_15 = load i8* %temp_3_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2359 'load' 'temp_3_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_59 : Operation 2360 [1/2] (3.25ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2360 'load' 'temp_4_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_59 : Operation 2361 [1/1] (1.24ns)   --->   "%select_ln1116_27 = select i1 %icmp_ln1116_27, i8 %temp_3_V_load_15, i8 %temp_4_V_load" [cnn/src/conv.cpp:86]   --->   Operation 2361 'select' 'select_ln1116_27' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2362 [1/14] (3.10ns)   --->   "%urem_ln1116_34 = urem i10 %add_ln84_63, 224" [cnn/src/conv.cpp:86]   --->   Operation 2362 'urem' 'urem_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln1116_61 = zext i10 %urem_ln1116_34 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2363 'zext' 'zext_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_59 : Operation 2364 [1/1] (0.00ns)   --->   "%temp_3_V_addr_18 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_61" [cnn/src/conv.cpp:86]   --->   Operation 2364 'getelementptr' 'temp_3_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_28)> <Delay = 0.00>
ST_59 : Operation 2365 [1/1] (0.00ns)   --->   "%temp_4_V_addr_9 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_61" [cnn/src/conv.cpp:86]   --->   Operation 2365 'getelementptr' 'temp_4_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_28)> <Delay = 0.00>
ST_59 : Operation 2366 [2/2] (3.25ns)   --->   "%temp_3_V_load_16 = load i8* %temp_3_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2366 'load' 'temp_3_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_59 : Operation 2367 [2/2] (3.25ns)   --->   "%temp_4_V_load_7 = load i8* %temp_4_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2367 'load' 'temp_4_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_59 : Operation 2368 [2/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2368 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2369 [3/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2369 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2370 [1/1] (8.75ns)   --->   "%bias_V_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_40)" [cnn/src/conv.cpp:86]   --->   Operation 2370 'read' 'bias_V_addr_40_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2371 [4/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2371 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2372 [1/7] (8.75ns)   --->   "%bias_V_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_41, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2372 'readreq' 'bias_V_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2373 [5/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2373 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2374 [2/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2374 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2375 [6/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2375 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2376 [3/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2376 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2377 [7/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2377 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2378 [4/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2378 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2379 [9/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2379 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2380 [5/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2380 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2381 [9/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2381 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2382 [6/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2382 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2383 [11/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2383 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2384 [7/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2384 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 2385 [12/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2385 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2386 [1/1] (2.55ns)   --->   "%add_ln1117_74 = add i33 %sext_ln203, %zext_ln91_52" [cnn/src/conv.cpp:86]   --->   Operation 2386 'add' 'add_ln1117_74' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1117_75 = sext i33 %add_ln1117_74 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2387 'sext' 'sext_ln1117_75' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_59 : Operation 2388 [1/1] (0.00ns)   --->   "%bias_V_addr_48 = getelementptr i8* %input_V, i64 %sext_ln1117_75" [cnn/src/conv.cpp:86]   --->   Operation 2388 'getelementptr' 'bias_V_addr_48' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_59 : Operation 2389 [13/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2389 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2390 [14/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2390 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2391 [1/1] (1.63ns)   --->   "%add_ln84_87 = add i11 %zext_ln81_2, %select_ln67_18" [cnn/src/conv.cpp:84]   --->   Operation 2391 'add' 'add_ln84_87' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2392 [15/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2392 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 57> <Delay = 8.75>
ST_60 : Operation 2393 [1/1] (1.63ns)   --->   "%add_ln91_43 = add i11 48, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2393 'add' 'add_ln91_43' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln91_53 = zext i11 %add_ln91_43 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2394 'zext' 'zext_ln91_53' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_60 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln1192_119 = sext i8 %select_ln1116_23 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2395 'sext' 'sext_ln1192_119' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_60 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1192_120 = sext i8 %bias_V_addr_33_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2396 'sext' 'sext_ln1192_120' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_60 : Operation 2397 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_59)   --->   "%mul_ln1192_59 = mul i11 %sext_ln1192_119, %sext_ln1192_120" [cnn/src/conv.cpp:86]   --->   Operation 2397 'mul' 'mul_ln1192_59' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_30, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2398 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_60 : Operation 2399 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_59 = add i11 %mul_ln1192_59, %shl_ln728_57" [cnn/src/conv.cpp:86]   --->   Operation 2399 'add' 'add_ln1192_59' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2400 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_59, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2400 'partselect' 'trunc_ln708_31' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_60 : Operation 2401 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.3.2" [cnn/src/conv.cpp:87]   --->   Operation 2401 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_60 : Operation 2402 [1/2] (3.25ns)   --->   "%temp_3_V_load_16 = load i8* %temp_3_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2402 'load' 'temp_3_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_60 : Operation 2403 [1/2] (3.25ns)   --->   "%temp_4_V_load_7 = load i8* %temp_4_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2403 'load' 'temp_4_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_60 : Operation 2404 [1/1] (1.24ns)   --->   "%select_ln1116_28 = select i1 %icmp_ln1116_28, i8 %temp_3_V_load_16, i8 %temp_4_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 2404 'select' 'select_ln1116_28' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2405 [1/14] (3.10ns)   --->   "%urem_ln1116_35 = urem i10 %add_ln84_65, 224" [cnn/src/conv.cpp:86]   --->   Operation 2405 'urem' 'urem_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln1116_62 = zext i10 %urem_ln1116_35 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2406 'zext' 'zext_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_60 : Operation 2407 [1/1] (0.00ns)   --->   "%temp_3_V_addr_19 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_62" [cnn/src/conv.cpp:86]   --->   Operation 2407 'getelementptr' 'temp_3_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_29)> <Delay = 0.00>
ST_60 : Operation 2408 [1/1] (0.00ns)   --->   "%temp_4_V_addr_10 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_62" [cnn/src/conv.cpp:86]   --->   Operation 2408 'getelementptr' 'temp_4_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_29)> <Delay = 0.00>
ST_60 : Operation 2409 [2/2] (3.25ns)   --->   "%temp_3_V_load_17 = load i8* %temp_3_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2409 'load' 'temp_3_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_60 : Operation 2410 [2/2] (3.25ns)   --->   "%temp_4_V_load_8 = load i8* %temp_4_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2410 'load' 'temp_4_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_60 : Operation 2411 [2/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2411 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2412 [3/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2412 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2413 [1/1] (8.75ns)   --->   "%bias_V_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_41)" [cnn/src/conv.cpp:86]   --->   Operation 2413 'read' 'bias_V_addr_41_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2414 [4/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2414 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2415 [1/7] (8.75ns)   --->   "%bias_V_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_42, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2415 'readreq' 'bias_V_load_43_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2416 [5/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2416 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2417 [2/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2417 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2418 [6/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2418 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2419 [3/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2419 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2420 [8/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2420 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2421 [4/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2421 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2422 [8/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2422 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2423 [5/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2423 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2424 [10/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2424 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2425 [6/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2425 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2426 [11/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2426 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2427 [7/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2427 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 2428 [12/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2428 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2429 [1/1] (2.55ns)   --->   "%add_ln1117_75 = add i33 %sext_ln203, %zext_ln91_53" [cnn/src/conv.cpp:86]   --->   Operation 2429 'add' 'add_ln1117_75' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln1117_76 = sext i33 %add_ln1117_75 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2430 'sext' 'sext_ln1117_76' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_60 : Operation 2431 [1/1] (0.00ns)   --->   "%bias_V_addr_49 = getelementptr i8* %input_V, i64 %sext_ln1117_76" [cnn/src/conv.cpp:86]   --->   Operation 2431 'getelementptr' 'bias_V_addr_49' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_60 : Operation 2432 [13/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2432 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2433 [14/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2433 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2434 [1/1] (1.63ns)   --->   "%add_ln84_89 = add i11 %sext_ln81, %select_ln67_19" [cnn/src/conv.cpp:84]   --->   Operation 2434 'add' 'add_ln84_89' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2435 [15/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2435 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 58> <Delay = 8.75>
ST_61 : Operation 2436 [1/1] (1.63ns)   --->   "%add_ln91_44 = add i11 49, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2436 'add' 'add_ln91_44' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln91_54 = zext i11 %add_ln91_44 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2437 'zext' 'zext_ln91_54' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 2438 [1/1] (0.00ns)   --->   "%sum_4_3_1_2 = phi i8 [ %trunc_ln708_31, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.2_ifconv ], [ %trunc_ln708_30, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 2438 'phi' 'sum_4_3_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 2439 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv, label %.preheader.3.2.1" [cnn/src/conv.cpp:83]   --->   Operation 2439 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_61 : Operation 2440 [1/1] (0.00ns)   --->   "%sext_ln1192_121 = sext i8 %select_ln1116_24 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2440 'sext' 'sext_ln1192_121' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_61 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln1192_122 = sext i8 %bias_V_addr_34_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2441 'sext' 'sext_ln1192_122' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_61 : Operation 2442 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_60)   --->   "%mul_ln1192_60 = mul i11 %sext_ln1192_121, %sext_ln1192_122" [cnn/src/conv.cpp:86]   --->   Operation 2442 'mul' 'mul_ln1192_60' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2443 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2443 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_61 : Operation 2444 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_60 = add i11 %mul_ln1192_60, %shl_ln728_58" [cnn/src/conv.cpp:86]   --->   Operation 2444 'add' 'add_ln1192_60' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2445 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_60, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2445 'partselect' 'trunc_ln708_32' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_61 : Operation 2446 [1/1] (1.76ns)   --->   "br label %.preheader.3.2.1" [cnn/src/conv.cpp:87]   --->   Operation 2446 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_61 : Operation 2447 [1/2] (3.25ns)   --->   "%temp_3_V_load_17 = load i8* %temp_3_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2447 'load' 'temp_3_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_61 : Operation 2448 [1/2] (3.25ns)   --->   "%temp_4_V_load_8 = load i8* %temp_4_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2448 'load' 'temp_4_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_61 : Operation 2449 [1/1] (1.24ns)   --->   "%select_ln1116_29 = select i1 %icmp_ln1116_29, i8 %temp_3_V_load_17, i8 %temp_4_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 2449 'select' 'select_ln1116_29' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 2450 [1/14] (3.10ns)   --->   "%urem_ln1116_36 = urem i10 %add_ln84_67, 224" [cnn/src/conv.cpp:86]   --->   Operation 2450 'urem' 'urem_ln1116_36' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln1116_63 = zext i10 %urem_ln1116_36 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2451 'zext' 'zext_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_61 : Operation 2452 [1/1] (0.00ns)   --->   "%temp_3_V_addr_20 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_63" [cnn/src/conv.cpp:86]   --->   Operation 2452 'getelementptr' 'temp_3_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_30)> <Delay = 0.00>
ST_61 : Operation 2453 [1/1] (0.00ns)   --->   "%temp_4_V_addr_11 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_63" [cnn/src/conv.cpp:86]   --->   Operation 2453 'getelementptr' 'temp_4_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_30)> <Delay = 0.00>
ST_61 : Operation 2454 [2/2] (3.25ns)   --->   "%temp_3_V_load_18 = load i8* %temp_3_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2454 'load' 'temp_3_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_61 : Operation 2455 [2/2] (3.25ns)   --->   "%temp_4_V_load_9 = load i8* %temp_4_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2455 'load' 'temp_4_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_61 : Operation 2456 [2/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2456 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2457 [3/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2457 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2458 [1/1] (8.75ns)   --->   "%bias_V_addr_42_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_42)" [cnn/src/conv.cpp:86]   --->   Operation 2458 'read' 'bias_V_addr_42_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2459 [4/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2459 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2460 [1/7] (8.75ns)   --->   "%bias_V_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_43, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2460 'readreq' 'bias_V_load_44_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2461 [5/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2461 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2462 [2/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2462 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2463 [7/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2463 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2464 [3/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2464 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2465 [7/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2465 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2466 [4/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2466 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2467 [9/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2467 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2468 [5/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2468 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2469 [10/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2469 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2470 [6/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2470 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2471 [11/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2471 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2472 [7/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2472 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 2473 [12/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2473 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2474 [1/1] (2.55ns)   --->   "%add_ln1117_76 = add i33 %sext_ln203, %zext_ln91_54" [cnn/src/conv.cpp:86]   --->   Operation 2474 'add' 'add_ln1117_76' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln1117_77 = sext i33 %add_ln1117_76 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2475 'sext' 'sext_ln1117_77' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 2476 [1/1] (0.00ns)   --->   "%bias_V_addr_50 = getelementptr i8* %input_V, i64 %sext_ln1117_77" [cnn/src/conv.cpp:86]   --->   Operation 2476 'getelementptr' 'bias_V_addr_50' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_61 : Operation 2477 [13/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2477 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2478 [14/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2478 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2479 [1/1] (1.63ns)   --->   "%add_ln84_91 = add i11 %zext_ln69_2, %select_ln67_19" [cnn/src/conv.cpp:84]   --->   Operation 2479 'add' 'add_ln84_91' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2480 [15/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2480 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 59> <Delay = 8.75>
ST_62 : Operation 2481 [1/1] (1.63ns)   --->   "%add_ln91_45 = add i11 50, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2481 'add' 'add_ln91_45' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln91_55 = zext i11 %add_ln91_45 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2482 'zext' 'zext_ln91_55' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_62 : Operation 2483 [1/1] (0.00ns)   --->   "%sum_4_3_2_0 = phi i8 [ %trunc_ln708_32, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.0_ifconv ], [ %sum_4_3_1_2, %.preheader.preheader.3.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2483 'phi' 'sum_4_3_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_62 : Operation 2484 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv, label %.preheader.3.2.2" [cnn/src/conv.cpp:83]   --->   Operation 2484 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_62 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln1192_123 = sext i8 %select_ln1116_25 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2485 'sext' 'sext_ln1192_123' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_62 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1192_124 = sext i8 %bias_V_addr_35_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2486 'sext' 'sext_ln1192_124' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_62 : Operation 2487 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_61)   --->   "%mul_ln1192_61 = mul i11 %sext_ln1192_123, %sext_ln1192_124" [cnn/src/conv.cpp:86]   --->   Operation 2487 'mul' 'mul_ln1192_61' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2488 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2488 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_62 : Operation 2489 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_61 = add i11 %mul_ln1192_61, %shl_ln728_59" [cnn/src/conv.cpp:86]   --->   Operation 2489 'add' 'add_ln1192_61' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_61, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2490 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_62 : Operation 2491 [1/1] (1.76ns)   --->   "br label %.preheader.3.2.2" [cnn/src/conv.cpp:87]   --->   Operation 2491 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_62 : Operation 2492 [1/2] (3.25ns)   --->   "%temp_3_V_load_18 = load i8* %temp_3_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2492 'load' 'temp_3_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_62 : Operation 2493 [1/2] (3.25ns)   --->   "%temp_4_V_load_9 = load i8* %temp_4_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2493 'load' 'temp_4_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_62 : Operation 2494 [1/1] (1.24ns)   --->   "%select_ln1116_30 = select i1 %icmp_ln1116_30, i8 %temp_3_V_load_18, i8 %temp_4_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 2494 'select' 'select_ln1116_30' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 2495 [1/14] (3.10ns)   --->   "%urem_ln1116_37 = urem i10 %add_ln84_69, 224" [cnn/src/conv.cpp:86]   --->   Operation 2495 'urem' 'urem_ln1116_37' <Predicate = (!icmp_ln65)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln1116_64 = zext i10 %urem_ln1116_37 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2496 'zext' 'zext_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_62 : Operation 2497 [1/1] (0.00ns)   --->   "%temp_3_V_addr_21 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_64" [cnn/src/conv.cpp:86]   --->   Operation 2497 'getelementptr' 'temp_3_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_31)> <Delay = 0.00>
ST_62 : Operation 2498 [1/1] (0.00ns)   --->   "%temp_4_V_addr_12 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_64" [cnn/src/conv.cpp:86]   --->   Operation 2498 'getelementptr' 'temp_4_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_31)> <Delay = 0.00>
ST_62 : Operation 2499 [2/2] (3.25ns)   --->   "%temp_3_V_load_19 = load i8* %temp_3_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2499 'load' 'temp_3_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_62 : Operation 2500 [2/2] (3.25ns)   --->   "%temp_4_V_load_10 = load i8* %temp_4_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2500 'load' 'temp_4_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_62 : Operation 2501 [2/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2501 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2502 [3/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2502 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2503 [1/1] (8.75ns)   --->   "%bias_V_addr_43_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_43)" [cnn/src/conv.cpp:86]   --->   Operation 2503 'read' 'bias_V_addr_43_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2504 [4/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2504 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2505 [1/7] (8.75ns)   --->   "%bias_V_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_44, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2505 'readreq' 'bias_V_load_45_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2506 [6/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2506 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2507 [2/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2507 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2508 [6/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2508 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2509 [3/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2509 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2510 [8/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2510 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2511 [4/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2511 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2512 [9/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2512 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2513 [5/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2513 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2514 [10/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2514 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2515 [6/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2515 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2516 [11/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2516 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2517 [7/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2517 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 2518 [12/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2518 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2519 [1/1] (2.55ns)   --->   "%add_ln1117_77 = add i33 %sext_ln203, %zext_ln91_55" [cnn/src/conv.cpp:86]   --->   Operation 2519 'add' 'add_ln1117_77' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1117_78 = sext i33 %add_ln1117_77 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2520 'sext' 'sext_ln1117_78' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_62 : Operation 2521 [1/1] (0.00ns)   --->   "%bias_V_addr_51 = getelementptr i8* %input_V, i64 %sext_ln1117_78" [cnn/src/conv.cpp:86]   --->   Operation 2521 'getelementptr' 'bias_V_addr_51' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_62 : Operation 2522 [13/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2522 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2523 [14/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2523 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2524 [1/1] (1.63ns)   --->   "%add_ln84_93 = add i11 %zext_ln81_2, %select_ln67_19" [cnn/src/conv.cpp:84]   --->   Operation 2524 'add' 'add_ln84_93' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2525 [15/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2525 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 60> <Delay = 8.75>
ST_63 : Operation 2526 [1/1] (1.63ns)   --->   "%add_ln91_46 = add i11 51, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2526 'add' 'add_ln91_46' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln91_56 = zext i11 %add_ln91_46 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2527 'zext' 'zext_ln91_56' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 2528 [1/1] (0.00ns)   --->   "%sum_4_3_2_1 = phi i8 [ %trunc_ln708_33, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.1_ifconv ], [ %sum_4_3_2_0, %.preheader.3.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2528 'phi' 'sum_4_3_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_63 : Operation 2529 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv, label %.preheader148.preheader.4" [cnn/src/conv.cpp:83]   --->   Operation 2529 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_63 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln1192_125 = sext i8 %select_ln1116_26 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2530 'sext' 'sext_ln1192_125' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_63 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1192_126 = sext i8 %bias_V_addr_36_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2531 'sext' 'sext_ln1192_126' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_63 : Operation 2532 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_62)   --->   "%mul_ln1192_62 = mul i11 %sext_ln1192_125, %sext_ln1192_126" [cnn/src/conv.cpp:86]   --->   Operation 2532 'mul' 'mul_ln1192_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2533 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2533 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_63 : Operation 2534 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_62 = add i11 %mul_ln1192_62, %shl_ln728_60" [cnn/src/conv.cpp:86]   --->   Operation 2534 'add' 'add_ln1192_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2535 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_62, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2535 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_63 : Operation 2536 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.4" [cnn/src/conv.cpp:87]   --->   Operation 2536 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_63 : Operation 2537 [1/2] (3.25ns)   --->   "%temp_3_V_load_19 = load i8* %temp_3_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2537 'load' 'temp_3_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_63 : Operation 2538 [1/2] (3.25ns)   --->   "%temp_4_V_load_10 = load i8* %temp_4_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2538 'load' 'temp_4_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_63 : Operation 2539 [1/1] (1.24ns)   --->   "%select_ln1116_31 = select i1 %icmp_ln1116_31, i8 %temp_3_V_load_19, i8 %temp_4_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 2539 'select' 'select_ln1116_31' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 2540 [1/14] (3.10ns)   --->   "%urem_ln1116_38 = urem i10 %add_ln84_70, 224" [cnn/src/conv.cpp:86]   --->   Operation 2540 'urem' 'urem_ln1116_38' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln1116_65 = zext i10 %urem_ln1116_38 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2541 'zext' 'zext_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_63 : Operation 2542 [1/1] (0.00ns)   --->   "%temp_3_V_addr_22 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_65" [cnn/src/conv.cpp:86]   --->   Operation 2542 'getelementptr' 'temp_3_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_32)> <Delay = 0.00>
ST_63 : Operation 2543 [1/1] (0.00ns)   --->   "%temp_4_V_addr_13 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_65" [cnn/src/conv.cpp:86]   --->   Operation 2543 'getelementptr' 'temp_4_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_32)> <Delay = 0.00>
ST_63 : Operation 2544 [2/2] (3.25ns)   --->   "%temp_3_V_load_20 = load i8* %temp_3_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2544 'load' 'temp_3_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_63 : Operation 2545 [2/2] (3.25ns)   --->   "%temp_4_V_load_11 = load i8* %temp_4_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2545 'load' 'temp_4_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_63 : Operation 2546 [2/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2546 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2547 [3/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2547 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2548 [1/1] (8.75ns)   --->   "%bias_V_addr_44_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_44)" [cnn/src/conv.cpp:86]   --->   Operation 2548 'read' 'bias_V_addr_44_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2549 [5/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2549 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2550 [1/7] (8.75ns)   --->   "%bias_V_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_45, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2550 'readreq' 'bias_V_load_46_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2551 [5/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2551 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2552 [2/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2552 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2553 [7/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2553 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2554 [3/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2554 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2555 [8/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2555 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2556 [4/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2556 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2557 [9/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2557 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2558 [5/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2558 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2559 [10/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2559 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2560 [6/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2560 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2561 [11/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2561 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2562 [7/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2562 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 2563 [12/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2563 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2564 [1/1] (2.55ns)   --->   "%add_ln1117_78 = add i33 %sext_ln203, %zext_ln91_56" [cnn/src/conv.cpp:86]   --->   Operation 2564 'add' 'add_ln1117_78' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln1117_79 = sext i33 %add_ln1117_78 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2565 'sext' 'sext_ln1117_79' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_63 : Operation 2566 [1/1] (0.00ns)   --->   "%bias_V_addr_52 = getelementptr i8* %input_V, i64 %sext_ln1117_79" [cnn/src/conv.cpp:86]   --->   Operation 2566 'getelementptr' 'bias_V_addr_52' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_63 : Operation 2567 [13/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2567 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2568 [14/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2568 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2569 [1/1] (1.63ns)   --->   "%add_ln84_95 = add i11 %sext_ln81, %select_ln67_20" [cnn/src/conv.cpp:84]   --->   Operation 2569 'add' 'add_ln84_95' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2570 [15/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2570 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 61> <Delay = 8.75>
ST_64 : Operation 2571 [1/1] (1.63ns)   --->   "%add_ln91_47 = add i11 52, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2571 'add' 'add_ln91_47' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln91_57 = zext i11 %add_ln91_47 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2572 'zext' 'zext_ln91_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_64 : Operation 2573 [1/1] (0.00ns)   --->   "%sum_4_3_2_2 = phi i8 [ %trunc_ln708_34, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.2.2_ifconv ], [ %sum_4_3_2_1, %.preheader.3.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2573 'phi' 'sum_4_3_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_64 : Operation 2574 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv, label %.preheader.4.0.1" [cnn/src/conv.cpp:83]   --->   Operation 2574 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_64 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1192_127 = sext i8 %select_ln1116_27 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2575 'sext' 'sext_ln1192_127' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_64 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1192_128 = sext i8 %bias_V_addr_37_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2576 'sext' 'sext_ln1192_128' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_64 : Operation 2577 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_63)   --->   "%mul_ln1192_63 = mul i11 %sext_ln1192_127, %sext_ln1192_128" [cnn/src/conv.cpp:86]   --->   Operation 2577 'mul' 'mul_ln1192_63' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2578 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_3_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2578 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_64 : Operation 2579 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_63 = add i11 %mul_ln1192_63, %shl_ln728_61" [cnn/src/conv.cpp:86]   --->   Operation 2579 'add' 'add_ln1192_63' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 2580 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_63, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2580 'partselect' 'trunc_ln708_35' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_64 : Operation 2581 [1/1] (1.76ns)   --->   "br label %.preheader.4.0.1" [cnn/src/conv.cpp:87]   --->   Operation 2581 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_64 : Operation 2582 [1/2] (3.25ns)   --->   "%temp_3_V_load_20 = load i8* %temp_3_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2582 'load' 'temp_3_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_64 : Operation 2583 [1/2] (3.25ns)   --->   "%temp_4_V_load_11 = load i8* %temp_4_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2583 'load' 'temp_4_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_64 : Operation 2584 [1/1] (1.24ns)   --->   "%select_ln1116_32 = select i1 %icmp_ln1116_32, i8 %temp_3_V_load_20, i8 %temp_4_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 2584 'select' 'select_ln1116_32' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 2585 [1/14] (3.10ns)   --->   "%urem_ln1116_39 = urem i10 %add_ln84_72, 224" [cnn/src/conv.cpp:86]   --->   Operation 2585 'urem' 'urem_ln1116_39' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2586 [1/1] (0.00ns)   --->   "%zext_ln1116_66 = zext i10 %urem_ln1116_39 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2586 'zext' 'zext_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_64 : Operation 2587 [1/1] (0.00ns)   --->   "%temp_3_V_addr_23 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_66" [cnn/src/conv.cpp:86]   --->   Operation 2587 'getelementptr' 'temp_3_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_33)> <Delay = 0.00>
ST_64 : Operation 2588 [1/1] (0.00ns)   --->   "%temp_4_V_addr_14 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_66" [cnn/src/conv.cpp:86]   --->   Operation 2588 'getelementptr' 'temp_4_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_33)> <Delay = 0.00>
ST_64 : Operation 2589 [2/2] (3.25ns)   --->   "%temp_3_V_load_21 = load i8* %temp_3_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2589 'load' 'temp_3_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_64 : Operation 2590 [2/2] (3.25ns)   --->   "%temp_4_V_load_12 = load i8* %temp_4_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2590 'load' 'temp_4_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_64 : Operation 2591 [2/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2591 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2592 [4/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2592 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2593 [1/1] (8.75ns)   --->   "%bias_V_addr_45_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_45)" [cnn/src/conv.cpp:86]   --->   Operation 2593 'read' 'bias_V_addr_45_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2594 [4/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2594 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2595 [1/7] (8.75ns)   --->   "%bias_V_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_46, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2595 'readreq' 'bias_V_load_47_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2596 [6/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2596 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2597 [2/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2597 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2598 [7/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2598 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2599 [3/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2599 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2600 [8/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2600 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2601 [4/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2601 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2602 [9/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2602 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2603 [5/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2603 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2604 [10/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2604 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2605 [6/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2605 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2606 [11/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2606 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2607 [7/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2607 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 2608 [12/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2608 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2609 [1/1] (2.55ns)   --->   "%add_ln1117_79 = add i33 %sext_ln203, %zext_ln91_57" [cnn/src/conv.cpp:86]   --->   Operation 2609 'add' 'add_ln1117_79' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln1117_80 = sext i33 %add_ln1117_79 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2610 'sext' 'sext_ln1117_80' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_64 : Operation 2611 [1/1] (0.00ns)   --->   "%bias_V_addr_53 = getelementptr i8* %input_V, i64 %sext_ln1117_80" [cnn/src/conv.cpp:86]   --->   Operation 2611 'getelementptr' 'bias_V_addr_53' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_64 : Operation 2612 [13/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2612 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2613 [14/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2613 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2614 [1/1] (1.63ns)   --->   "%add_ln84_97 = add i11 %zext_ln69_2, %select_ln67_20" [cnn/src/conv.cpp:84]   --->   Operation 2614 'add' 'add_ln84_97' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2615 [15/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2615 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 62> <Delay = 8.75>
ST_65 : Operation 2616 [1/1] (1.63ns)   --->   "%add_ln91_48 = add i11 53, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2616 'add' 'add_ln91_48' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2617 [1/1] (0.00ns)   --->   "%zext_ln91_58 = zext i11 %add_ln91_48 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2617 'zext' 'zext_ln91_58' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 2618 [1/1] (0.00ns)   --->   "%sum_4_4_0_0 = phi i8 [ %trunc_ln708_35, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.0_ifconv ], [ %sum_4_3_2_2, %.preheader148.preheader.4 ]" [cnn/src/conv.cpp:86]   --->   Operation 2618 'phi' 'sum_4_4_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_65 : Operation 2619 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv, label %.preheader.4.0.2" [cnn/src/conv.cpp:83]   --->   Operation 2619 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_65 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln1192_129 = sext i8 %select_ln1116_28 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2620 'sext' 'sext_ln1192_129' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_65 : Operation 2621 [1/1] (0.00ns)   --->   "%sext_ln1192_130 = sext i8 %bias_V_addr_38_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2621 'sext' 'sext_ln1192_130' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_65 : Operation 2622 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_64)   --->   "%mul_ln1192_64 = mul i11 %sext_ln1192_129, %sext_ln1192_130" [cnn/src/conv.cpp:86]   --->   Operation 2622 'mul' 'mul_ln1192_64' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2623 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2623 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_65 : Operation 2624 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_64 = add i11 %mul_ln1192_64, %shl_ln728_62" [cnn/src/conv.cpp:86]   --->   Operation 2624 'add' 'add_ln1192_64' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 2625 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_64, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2625 'partselect' 'trunc_ln708_36' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_65 : Operation 2626 [1/1] (1.76ns)   --->   "br label %.preheader.4.0.2" [cnn/src/conv.cpp:87]   --->   Operation 2626 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_65 : Operation 2627 [1/2] (3.25ns)   --->   "%temp_3_V_load_21 = load i8* %temp_3_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2627 'load' 'temp_3_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_65 : Operation 2628 [1/2] (3.25ns)   --->   "%temp_4_V_load_12 = load i8* %temp_4_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2628 'load' 'temp_4_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_65 : Operation 2629 [1/1] (1.24ns)   --->   "%select_ln1116_33 = select i1 %icmp_ln1116_33, i8 %temp_3_V_load_21, i8 %temp_4_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 2629 'select' 'select_ln1116_33' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 2630 [1/14] (3.10ns)   --->   "%urem_ln1116_40 = urem i10 %add_ln84_74, 224" [cnn/src/conv.cpp:86]   --->   Operation 2630 'urem' 'urem_ln1116_40' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln1116_67 = zext i10 %urem_ln1116_40 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2631 'zext' 'zext_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_65 : Operation 2632 [1/1] (0.00ns)   --->   "%temp_3_V_addr_24 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_67" [cnn/src/conv.cpp:86]   --->   Operation 2632 'getelementptr' 'temp_3_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_34)> <Delay = 0.00>
ST_65 : Operation 2633 [1/1] (0.00ns)   --->   "%temp_4_V_addr_15 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_67" [cnn/src/conv.cpp:86]   --->   Operation 2633 'getelementptr' 'temp_4_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_34)> <Delay = 0.00>
ST_65 : Operation 2634 [2/2] (3.25ns)   --->   "%temp_3_V_load_22 = load i8* %temp_3_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2634 'load' 'temp_3_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_65 : Operation 2635 [2/2] (3.25ns)   --->   "%temp_4_V_load_13 = load i8* %temp_4_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2635 'load' 'temp_4_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_65 : Operation 2636 [3/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2636 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2637 [3/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2637 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2638 [1/1] (8.75ns)   --->   "%bias_V_addr_46_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_46)" [cnn/src/conv.cpp:86]   --->   Operation 2638 'read' 'bias_V_addr_46_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2639 [5/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2639 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2640 [1/7] (8.75ns)   --->   "%bias_V_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_47, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2640 'readreq' 'bias_V_load_48_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2641 [6/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2641 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2642 [2/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2642 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2643 [7/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2643 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2644 [3/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2644 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2645 [8/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2645 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2646 [4/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2646 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2647 [9/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2647 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2648 [5/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2648 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2649 [10/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2649 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2650 [6/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2650 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2651 [11/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2651 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2652 [7/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2652 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 2653 [12/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2653 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2654 [1/1] (2.55ns)   --->   "%add_ln1117_80 = add i33 %sext_ln203, %zext_ln91_58" [cnn/src/conv.cpp:86]   --->   Operation 2654 'add' 'add_ln1117_80' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln1117_81 = sext i33 %add_ln1117_80 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2655 'sext' 'sext_ln1117_81' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_65 : Operation 2656 [1/1] (0.00ns)   --->   "%bias_V_addr_54 = getelementptr i8* %input_V, i64 %sext_ln1117_81" [cnn/src/conv.cpp:86]   --->   Operation 2656 'getelementptr' 'bias_V_addr_54' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_65 : Operation 2657 [13/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2657 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2658 [14/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2658 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2659 [1/1] (1.63ns)   --->   "%add_ln84_99 = add i11 %zext_ln81_2, %select_ln67_20" [cnn/src/conv.cpp:84]   --->   Operation 2659 'add' 'add_ln84_99' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2660 [15/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2660 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 63> <Delay = 8.75>
ST_66 : Operation 2661 [1/1] (1.63ns)   --->   "%add_ln91_49 = add i11 54, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2661 'add' 'add_ln91_49' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln91_59 = zext i11 %add_ln91_49 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2662 'zext' 'zext_ln91_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_66 : Operation 2663 [1/1] (0.00ns)   --->   "%sum_4_4_0_1 = phi i8 [ %trunc_ln708_36, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.1_ifconv ], [ %sum_4_4_0_0, %.preheader.4.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2663 'phi' 'sum_4_4_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_66 : Operation 2664 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv, label %.preheader.preheader.4.1" [cnn/src/conv.cpp:83]   --->   Operation 2664 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_66 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1192_131 = sext i8 %select_ln1116_29 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2665 'sext' 'sext_ln1192_131' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_66 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln1192_132 = sext i8 %bias_V_addr_39_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2666 'sext' 'sext_ln1192_132' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_66 : Operation 2667 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_65)   --->   "%mul_ln1192_65 = mul i11 %sext_ln1192_131, %sext_ln1192_132" [cnn/src/conv.cpp:86]   --->   Operation 2667 'mul' 'mul_ln1192_65' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2668 [1/1] (0.00ns)   --->   "%shl_ln728_63 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2668 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_66 : Operation 2669 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_65 = add i11 %mul_ln1192_65, %shl_ln728_63" [cnn/src/conv.cpp:86]   --->   Operation 2669 'add' 'add_ln1192_65' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 2670 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_65, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2670 'partselect' 'trunc_ln708_37' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_66 : Operation 2671 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.4.1" [cnn/src/conv.cpp:87]   --->   Operation 2671 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_66 : Operation 2672 [1/2] (3.25ns)   --->   "%temp_3_V_load_22 = load i8* %temp_3_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2672 'load' 'temp_3_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_66 : Operation 2673 [1/2] (3.25ns)   --->   "%temp_4_V_load_13 = load i8* %temp_4_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2673 'load' 'temp_4_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_66 : Operation 2674 [1/1] (1.24ns)   --->   "%select_ln1116_34 = select i1 %icmp_ln1116_34, i8 %temp_3_V_load_22, i8 %temp_4_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 2674 'select' 'select_ln1116_34' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 2675 [2/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2675 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2676 [2/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2676 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2677 [4/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2677 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2678 [1/1] (8.75ns)   --->   "%bias_V_addr_47_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_47)" [cnn/src/conv.cpp:86]   --->   Operation 2678 'read' 'bias_V_addr_47_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2679 [5/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2679 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2680 [1/7] (8.75ns)   --->   "%bias_V_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_48, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2680 'readreq' 'bias_V_load_49_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2681 [6/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2681 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2682 [2/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2682 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2683 [7/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2683 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2684 [3/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2684 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2685 [8/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2685 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2686 [4/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2686 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2687 [9/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2687 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2688 [5/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2688 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2689 [10/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2689 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2690 [6/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2690 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2691 [11/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2691 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2692 [7/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2692 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 2693 [12/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2693 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2694 [1/1] (2.55ns)   --->   "%add_ln1117_81 = add i33 %sext_ln203, %zext_ln91_59" [cnn/src/conv.cpp:86]   --->   Operation 2694 'add' 'add_ln1117_81' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln1117_82 = sext i33 %add_ln1117_81 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2695 'sext' 'sext_ln1117_82' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_66 : Operation 2696 [1/1] (0.00ns)   --->   "%bias_V_addr_55 = getelementptr i8* %input_V, i64 %sext_ln1117_82" [cnn/src/conv.cpp:86]   --->   Operation 2696 'getelementptr' 'bias_V_addr_55' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_66 : Operation 2697 [13/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2697 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2698 [14/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2698 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2699 [1/1] (1.63ns)   --->   "%add_ln84_101 = add i11 %sext_ln81, %select_ln67_21" [cnn/src/conv.cpp:84]   --->   Operation 2699 'add' 'add_ln84_101' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2700 [15/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2700 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 64> <Delay = 8.75>
ST_67 : Operation 2701 [1/1] (1.63ns)   --->   "%add_ln91_50 = add i11 55, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2701 'add' 'add_ln91_50' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2702 [1/1] (0.00ns)   --->   "%zext_ln91_60 = zext i11 %add_ln91_50 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2702 'zext' 'zext_ln91_60' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_67 : Operation 2703 [1/1] (0.00ns)   --->   "%sum_4_4_0_2 = phi i8 [ %trunc_ln708_37, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.0.2_ifconv ], [ %sum_4_4_0_1, %.preheader.4.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2703 'phi' 'sum_4_4_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_67 : Operation 2704 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 2704 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_67 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln1192_133 = sext i8 %select_ln1116_30 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2705 'sext' 'sext_ln1192_133' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_67 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln1192_134 = sext i8 %bias_V_addr_40_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2706 'sext' 'sext_ln1192_134' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_67 : Operation 2707 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_66)   --->   "%mul_ln1192_66 = mul i11 %sext_ln1192_133, %sext_ln1192_134" [cnn/src/conv.cpp:86]   --->   Operation 2707 'mul' 'mul_ln1192_66' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2708 [1/1] (0.00ns)   --->   "%shl_ln728_64 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2708 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_67 : Operation 2709 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_66 = add i11 %mul_ln1192_66, %shl_ln728_64" [cnn/src/conv.cpp:86]   --->   Operation 2709 'add' 'add_ln1192_66' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 2710 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_66, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2710 'partselect' 'trunc_ln708_38' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_67 : Operation 2711 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 2711 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_67 : Operation 2712 [1/14] (3.10ns)   --->   "%urem_ln1116_41 = urem i10 %add_ln84_76, 224" [cnn/src/conv.cpp:86]   --->   Operation 2712 'urem' 'urem_ln1116_41' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.10> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln1116_68 = zext i10 %urem_ln1116_41 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2713 'zext' 'zext_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_67 : Operation 2714 [1/1] (0.00ns)   --->   "%temp_3_V_addr_25 = getelementptr [224 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_68" [cnn/src/conv.cpp:86]   --->   Operation 2714 'getelementptr' 'temp_3_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_35)> <Delay = 0.00>
ST_67 : Operation 2715 [1/1] (0.00ns)   --->   "%temp_4_V_addr_16 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_68" [cnn/src/conv.cpp:86]   --->   Operation 2715 'getelementptr' 'temp_4_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_35)> <Delay = 0.00>
ST_67 : Operation 2716 [2/2] (3.25ns)   --->   "%temp_3_V_load_23 = load i8* %temp_3_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2716 'load' 'temp_3_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_67 : Operation 2717 [2/2] (3.25ns)   --->   "%temp_4_V_load_14 = load i8* %temp_4_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2717 'load' 'temp_4_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_67 : Operation 2718 [1/15] (3.22ns)   --->   "%urem_ln1116_42 = urem i11 %add_ln84_78, 224" [cnn/src/conv.cpp:86]   --->   Operation 2718 'urem' 'urem_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln1116_69 = zext i11 %urem_ln1116_42 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2719 'zext' 'zext_ln1116_69' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_67 : Operation 2720 [1/1] (0.00ns)   --->   "%temp_4_V_addr_17 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_69" [cnn/src/conv.cpp:86]   --->   Operation 2720 'getelementptr' 'temp_4_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_36)> <Delay = 0.00>
ST_67 : Operation 2721 [1/1] (0.00ns)   --->   "%temp_5_V_addr_8 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_69" [cnn/src/conv.cpp:86]   --->   Operation 2721 'getelementptr' 'temp_5_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_36)> <Delay = 0.00>
ST_67 : Operation 2722 [2/2] (3.25ns)   --->   "%temp_4_V_load_15 = load i8* %temp_4_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2722 'load' 'temp_4_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_67 : Operation 2723 [2/2] (3.25ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2723 'load' 'temp_5_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_67 : Operation 2724 [3/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2724 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2725 [4/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2725 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2726 [1/1] (8.75ns)   --->   "%bias_V_addr_48_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_48)" [cnn/src/conv.cpp:86]   --->   Operation 2726 'read' 'bias_V_addr_48_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2727 [5/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2727 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2728 [1/7] (8.75ns)   --->   "%bias_V_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_49, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2728 'readreq' 'bias_V_load_50_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2729 [6/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2729 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2730 [2/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2730 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2731 [7/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2731 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2732 [3/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2732 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2733 [8/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2733 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2734 [4/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2734 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2735 [9/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2735 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2736 [5/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2736 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2737 [10/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2737 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2738 [6/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2738 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2739 [11/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2739 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2740 [7/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2740 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 2741 [12/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2741 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2742 [1/1] (2.55ns)   --->   "%add_ln1117_82 = add i33 %sext_ln203, %zext_ln91_60" [cnn/src/conv.cpp:86]   --->   Operation 2742 'add' 'add_ln1117_82' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln1117_83 = sext i33 %add_ln1117_82 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2743 'sext' 'sext_ln1117_83' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_67 : Operation 2744 [1/1] (0.00ns)   --->   "%bias_V_addr_56 = getelementptr i8* %input_V, i64 %sext_ln1117_83" [cnn/src/conv.cpp:86]   --->   Operation 2744 'getelementptr' 'bias_V_addr_56' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_67 : Operation 2745 [13/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2745 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2746 [14/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2746 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2747 [1/1] (1.63ns)   --->   "%add_ln84_103 = add i11 %zext_ln69_2, %select_ln67_21" [cnn/src/conv.cpp:84]   --->   Operation 2747 'add' 'add_ln84_103' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2748 [15/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2748 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 65> <Delay = 8.75>
ST_68 : Operation 2749 [1/1] (1.63ns)   --->   "%add_ln91_51 = add i11 56, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2749 'add' 'add_ln91_51' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln91_61 = zext i11 %add_ln91_51 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2750 'zext' 'zext_ln91_61' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2751 [1/1] (0.00ns)   --->   "%sum_4_4_1_0 = phi i8 [ %trunc_ln708_38, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.0_ifconv ], [ %sum_4_4_0_2, %.preheader.preheader.4.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2751 'phi' 'sum_4_4_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln1192_135 = sext i8 %select_ln1116_31 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2752 'sext' 'sext_ln1192_135' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1192_136 = sext i8 %bias_V_addr_41_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2753 'sext' 'sext_ln1192_136' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2754 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_67)   --->   "%mul_ln1192_67 = mul i11 %sext_ln1192_135, %sext_ln1192_136" [cnn/src/conv.cpp:86]   --->   Operation 2754 'mul' 'mul_ln1192_67' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2755 [1/1] (0.00ns)   --->   "%shl_ln728_65 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2755 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2756 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_67 = add i11 %mul_ln1192_67, %shl_ln728_65" [cnn/src/conv.cpp:86]   --->   Operation 2756 'add' 'add_ln1192_67' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_67, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2757 'partselect' 'trunc_ln708_39' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_68 : Operation 2758 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv, label %.preheader.preheader.4.2" [cnn/src/conv.cpp:83]   --->   Operation 2758 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_68 : Operation 2759 [1/2] (3.25ns)   --->   "%temp_3_V_load_23 = load i8* %temp_3_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2759 'load' 'temp_3_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_68 : Operation 2760 [1/2] (3.25ns)   --->   "%temp_4_V_load_14 = load i8* %temp_4_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2760 'load' 'temp_4_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_68 : Operation 2761 [1/1] (1.24ns)   --->   "%select_ln1116_35 = select i1 %icmp_ln1116_35, i8 %temp_3_V_load_23, i8 %temp_4_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 2761 'select' 'select_ln1116_35' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2762 [1/2] (3.25ns)   --->   "%temp_4_V_load_15 = load i8* %temp_4_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2762 'load' 'temp_4_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_68 : Operation 2763 [1/2] (3.25ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2763 'load' 'temp_5_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_68 : Operation 2764 [1/1] (1.24ns)   --->   "%select_ln1116_36 = select i1 %icmp_ln1116_36, i8 %temp_4_V_load_15, i8 %temp_5_V_load" [cnn/src/conv.cpp:86]   --->   Operation 2764 'select' 'select_ln1116_36' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 2765 [2/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2765 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2766 [3/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2766 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2767 [4/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2767 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2768 [1/1] (8.75ns)   --->   "%bias_V_addr_49_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_49)" [cnn/src/conv.cpp:86]   --->   Operation 2768 'read' 'bias_V_addr_49_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2769 [5/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2769 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2770 [1/7] (8.75ns)   --->   "%bias_V_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_50, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2770 'readreq' 'bias_V_load_51_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2771 [6/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2771 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2772 [2/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2772 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2773 [7/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2773 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2774 [3/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2774 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2775 [8/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2775 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2776 [4/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2776 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2777 [9/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2777 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2778 [5/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2778 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2779 [10/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2779 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2780 [6/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2780 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2781 [11/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2781 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2782 [7/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2782 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 2783 [12/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2783 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2784 [1/1] (2.55ns)   --->   "%add_ln1117_83 = add i33 %sext_ln203, %zext_ln91_61" [cnn/src/conv.cpp:86]   --->   Operation 2784 'add' 'add_ln1117_83' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln1117_84 = sext i33 %add_ln1117_83 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2785 'sext' 'sext_ln1117_84' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_68 : Operation 2786 [1/1] (0.00ns)   --->   "%bias_V_addr_57 = getelementptr i8* %input_V, i64 %sext_ln1117_84" [cnn/src/conv.cpp:86]   --->   Operation 2786 'getelementptr' 'bias_V_addr_57' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_68 : Operation 2787 [13/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2787 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2788 [14/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2788 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2789 [1/1] (1.63ns)   --->   "%add_ln84_104 = add i11 %zext_ln81_2, %select_ln67_21" [cnn/src/conv.cpp:84]   --->   Operation 2789 'add' 'add_ln84_104' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2790 [15/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 2790 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 66> <Delay = 8.75>
ST_69 : Operation 2791 [1/1] (1.63ns)   --->   "%add_ln91_52 = add i11 57, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2791 'add' 'add_ln91_52' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln91_62 = zext i11 %add_ln91_52 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2792 'zext' 'zext_ln91_62' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_69 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1192_137 = sext i8 %select_ln1116_32 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2793 'sext' 'sext_ln1192_137' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_69 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1192_138 = sext i8 %bias_V_addr_42_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2794 'sext' 'sext_ln1192_138' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_69 : Operation 2795 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_68)   --->   "%mul_ln1192_68 = mul i11 %sext_ln1192_137, %sext_ln1192_138" [cnn/src/conv.cpp:86]   --->   Operation 2795 'mul' 'mul_ln1192_68' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2796 [1/1] (0.00ns)   --->   "%shl_ln728_66 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_39, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2796 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_69 : Operation 2797 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_68 = add i11 %mul_ln1192_68, %shl_ln728_66" [cnn/src/conv.cpp:86]   --->   Operation 2797 'add' 'add_ln1192_68' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 2798 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_68, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2798 'partselect' 'trunc_ln708_40' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_69 : Operation 2799 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.4.2" [cnn/src/conv.cpp:87]   --->   Operation 2799 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_69 : Operation 2800 [1/15] (3.22ns)   --->   "%urem_ln1116_43 = urem i11 %add_ln84_80, 224" [cnn/src/conv.cpp:86]   --->   Operation 2800 'urem' 'urem_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln1116_70 = zext i11 %urem_ln1116_43 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2801 'zext' 'zext_ln1116_70' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_69 : Operation 2802 [1/1] (0.00ns)   --->   "%temp_4_V_addr_18 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_70" [cnn/src/conv.cpp:86]   --->   Operation 2802 'getelementptr' 'temp_4_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_37)> <Delay = 0.00>
ST_69 : Operation 2803 [1/1] (0.00ns)   --->   "%temp_5_V_addr_9 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_70" [cnn/src/conv.cpp:86]   --->   Operation 2803 'getelementptr' 'temp_5_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_37)> <Delay = 0.00>
ST_69 : Operation 2804 [2/2] (3.25ns)   --->   "%temp_4_V_load_16 = load i8* %temp_4_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2804 'load' 'temp_4_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_69 : Operation 2805 [2/2] (3.25ns)   --->   "%temp_5_V_load_7 = load i8* %temp_5_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2805 'load' 'temp_5_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_69 : Operation 2806 [2/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2806 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2807 [3/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2807 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2808 [4/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2808 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2809 [1/1] (8.75ns)   --->   "%bias_V_addr_50_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_50)" [cnn/src/conv.cpp:86]   --->   Operation 2809 'read' 'bias_V_addr_50_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2810 [5/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2810 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2811 [1/7] (8.75ns)   --->   "%bias_V_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_51, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2811 'readreq' 'bias_V_load_52_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2812 [6/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2812 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2813 [2/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2813 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2814 [7/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2814 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2815 [3/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2815 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2816 [8/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2816 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2817 [4/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2817 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2818 [9/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2818 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2819 [5/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2819 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2820 [10/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2820 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2821 [6/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2821 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2822 [11/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2822 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2823 [7/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2823 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 2824 [12/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2824 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2825 [1/1] (2.55ns)   --->   "%add_ln1117_84 = add i33 %sext_ln203, %zext_ln91_62" [cnn/src/conv.cpp:86]   --->   Operation 2825 'add' 'add_ln1117_84' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln1117_85 = sext i33 %add_ln1117_84 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2826 'sext' 'sext_ln1117_85' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_69 : Operation 2827 [1/1] (0.00ns)   --->   "%bias_V_addr_58 = getelementptr i8* %input_V, i64 %sext_ln1117_85" [cnn/src/conv.cpp:86]   --->   Operation 2827 'getelementptr' 'bias_V_addr_58' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_69 : Operation 2828 [13/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2828 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2829 [14/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 2829 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2830 [1/1] (1.63ns)   --->   "%add_ln84_106 = add i11 %sext_ln81, %select_ln67_22" [cnn/src/conv.cpp:84]   --->   Operation 2830 'add' 'add_ln84_106' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2831 [15/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 2831 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 67> <Delay = 8.75>
ST_70 : Operation 2832 [1/1] (1.63ns)   --->   "%add_ln91_53 = add i11 58, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2832 'add' 'add_ln91_53' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2833 [1/1] (0.00ns)   --->   "%zext_ln91_63 = zext i11 %add_ln91_53 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2833 'zext' 'zext_ln91_63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_70 : Operation 2834 [1/1] (0.00ns)   --->   "%sum_4_4_1_2 = phi i8 [ %trunc_ln708_40, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.2_ifconv ], [ %trunc_ln708_39, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 2834 'phi' 'sum_4_4_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_70 : Operation 2835 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv, label %.preheader.4.2.1" [cnn/src/conv.cpp:83]   --->   Operation 2835 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_70 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1192_139 = sext i8 %select_ln1116_33 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2836 'sext' 'sext_ln1192_139' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_70 : Operation 2837 [1/1] (0.00ns)   --->   "%sext_ln1192_140 = sext i8 %bias_V_addr_43_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2837 'sext' 'sext_ln1192_140' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_70 : Operation 2838 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_69)   --->   "%mul_ln1192_69 = mul i11 %sext_ln1192_139, %sext_ln1192_140" [cnn/src/conv.cpp:86]   --->   Operation 2838 'mul' 'mul_ln1192_69' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2839 [1/1] (0.00ns)   --->   "%shl_ln728_67 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2839 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_70 : Operation 2840 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_69 = add i11 %mul_ln1192_69, %shl_ln728_67" [cnn/src/conv.cpp:86]   --->   Operation 2840 'add' 'add_ln1192_69' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 2841 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_69, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2841 'partselect' 'trunc_ln708_41' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_70 : Operation 2842 [1/1] (1.76ns)   --->   "br label %.preheader.4.2.1" [cnn/src/conv.cpp:87]   --->   Operation 2842 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_70 : Operation 2843 [1/2] (3.25ns)   --->   "%temp_4_V_load_16 = load i8* %temp_4_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2843 'load' 'temp_4_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_70 : Operation 2844 [1/2] (3.25ns)   --->   "%temp_5_V_load_7 = load i8* %temp_5_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2844 'load' 'temp_5_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_70 : Operation 2845 [1/1] (1.24ns)   --->   "%select_ln1116_37 = select i1 %icmp_ln1116_37, i8 %temp_4_V_load_16, i8 %temp_5_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 2845 'select' 'select_ln1116_37' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 2846 [1/15] (3.22ns)   --->   "%urem_ln1116_44 = urem i11 %add_ln84_82, 224" [cnn/src/conv.cpp:86]   --->   Operation 2846 'urem' 'urem_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln1116_71 = zext i11 %urem_ln1116_44 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2847 'zext' 'zext_ln1116_71' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_70 : Operation 2848 [1/1] (0.00ns)   --->   "%temp_4_V_addr_19 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_71" [cnn/src/conv.cpp:86]   --->   Operation 2848 'getelementptr' 'temp_4_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_38)> <Delay = 0.00>
ST_70 : Operation 2849 [1/1] (0.00ns)   --->   "%temp_5_V_addr_10 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_71" [cnn/src/conv.cpp:86]   --->   Operation 2849 'getelementptr' 'temp_5_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_38)> <Delay = 0.00>
ST_70 : Operation 2850 [2/2] (3.25ns)   --->   "%temp_4_V_load_17 = load i8* %temp_4_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2850 'load' 'temp_4_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_70 : Operation 2851 [2/2] (3.25ns)   --->   "%temp_5_V_load_8 = load i8* %temp_5_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2851 'load' 'temp_5_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_70 : Operation 2852 [2/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2852 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2853 [3/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2853 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2854 [4/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2854 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2855 [1/1] (8.75ns)   --->   "%bias_V_addr_51_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_51)" [cnn/src/conv.cpp:86]   --->   Operation 2855 'read' 'bias_V_addr_51_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2856 [5/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2856 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2857 [1/7] (8.75ns)   --->   "%bias_V_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_52, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2857 'readreq' 'bias_V_load_53_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2858 [6/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2858 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2859 [2/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2859 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2860 [7/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2860 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2861 [3/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2861 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2862 [8/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2862 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2863 [4/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2863 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2864 [9/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2864 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2865 [5/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2865 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2866 [10/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2866 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2867 [6/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2867 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2868 [11/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2868 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2869 [7/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2869 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 2870 [12/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2870 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2871 [1/1] (2.55ns)   --->   "%add_ln1117_85 = add i33 %sext_ln203, %zext_ln91_63" [cnn/src/conv.cpp:86]   --->   Operation 2871 'add' 'add_ln1117_85' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln1117_86 = sext i33 %add_ln1117_85 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2872 'sext' 'sext_ln1117_86' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_70 : Operation 2873 [1/1] (0.00ns)   --->   "%bias_V_addr_59 = getelementptr i8* %input_V, i64 %sext_ln1117_86" [cnn/src/conv.cpp:86]   --->   Operation 2873 'getelementptr' 'bias_V_addr_59' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_70 : Operation 2874 [13/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 2874 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2875 [14/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 2875 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2876 [1/1] (1.63ns)   --->   "%add_ln84_108 = add i11 %zext_ln69_2, %select_ln67_22" [cnn/src/conv.cpp:84]   --->   Operation 2876 'add' 'add_ln84_108' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2877 [15/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 2877 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 68> <Delay = 8.75>
ST_71 : Operation 2878 [1/1] (1.63ns)   --->   "%add_ln91_54 = add i11 59, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2878 'add' 'add_ln91_54' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln91_64 = zext i11 %add_ln91_54 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2879 'zext' 'zext_ln91_64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_71 : Operation 2880 [1/1] (0.00ns)   --->   "%sum_4_4_2_0 = phi i8 [ %trunc_ln708_41, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.0_ifconv ], [ %sum_4_4_1_2, %.preheader.preheader.4.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2880 'phi' 'sum_4_4_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_71 : Operation 2881 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv, label %.preheader.4.2.2" [cnn/src/conv.cpp:83]   --->   Operation 2881 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_71 : Operation 2882 [1/1] (0.00ns)   --->   "%sext_ln1192_141 = sext i8 %select_ln1116_34 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2882 'sext' 'sext_ln1192_141' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_71 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln1192_142 = sext i8 %bias_V_addr_44_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2883 'sext' 'sext_ln1192_142' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_71 : Operation 2884 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_70)   --->   "%mul_ln1192_70 = mul i11 %sext_ln1192_141, %sext_ln1192_142" [cnn/src/conv.cpp:86]   --->   Operation 2884 'mul' 'mul_ln1192_70' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 2885 [1/1] (0.00ns)   --->   "%shl_ln728_68 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2885 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_71 : Operation 2886 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_70 = add i11 %mul_ln1192_70, %shl_ln728_68" [cnn/src/conv.cpp:86]   --->   Operation 2886 'add' 'add_ln1192_70' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_70, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2887 'partselect' 'trunc_ln708_42' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_71 : Operation 2888 [1/1] (1.76ns)   --->   "br label %.preheader.4.2.2" [cnn/src/conv.cpp:87]   --->   Operation 2888 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_71 : Operation 2889 [1/2] (3.25ns)   --->   "%temp_4_V_load_17 = load i8* %temp_4_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2889 'load' 'temp_4_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_71 : Operation 2890 [1/2] (3.25ns)   --->   "%temp_5_V_load_8 = load i8* %temp_5_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2890 'load' 'temp_5_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_71 : Operation 2891 [1/1] (1.24ns)   --->   "%select_ln1116_38 = select i1 %icmp_ln1116_38, i8 %temp_4_V_load_17, i8 %temp_5_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 2891 'select' 'select_ln1116_38' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 2892 [1/15] (3.22ns)   --->   "%urem_ln1116_45 = urem i11 %add_ln84_84, 224" [cnn/src/conv.cpp:86]   --->   Operation 2892 'urem' 'urem_ln1116_45' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln1116_72 = zext i11 %urem_ln1116_45 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2893 'zext' 'zext_ln1116_72' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_71 : Operation 2894 [1/1] (0.00ns)   --->   "%temp_4_V_addr_20 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_72" [cnn/src/conv.cpp:86]   --->   Operation 2894 'getelementptr' 'temp_4_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_39)> <Delay = 0.00>
ST_71 : Operation 2895 [1/1] (0.00ns)   --->   "%temp_5_V_addr_11 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_72" [cnn/src/conv.cpp:86]   --->   Operation 2895 'getelementptr' 'temp_5_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_39)> <Delay = 0.00>
ST_71 : Operation 2896 [2/2] (3.25ns)   --->   "%temp_4_V_load_18 = load i8* %temp_4_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2896 'load' 'temp_4_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_71 : Operation 2897 [2/2] (3.25ns)   --->   "%temp_5_V_load_9 = load i8* %temp_5_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2897 'load' 'temp_5_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_71 : Operation 2898 [2/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2898 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2899 [3/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2899 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2900 [4/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2900 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2901 [1/1] (8.75ns)   --->   "%bias_V_addr_52_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_52)" [cnn/src/conv.cpp:86]   --->   Operation 2901 'read' 'bias_V_addr_52_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2902 [5/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2902 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2903 [1/7] (8.75ns)   --->   "%bias_V_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_53, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2903 'readreq' 'bias_V_load_54_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2904 [6/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2904 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2905 [2/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2905 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2906 [7/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2906 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2907 [3/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2907 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2908 [8/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2908 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2909 [4/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2909 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2910 [9/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2910 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2911 [5/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2911 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2912 [10/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2912 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2913 [6/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2913 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2914 [11/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2914 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2915 [7/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2915 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 2916 [12/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 2916 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2917 [1/1] (2.55ns)   --->   "%add_ln1117_86 = add i33 %sext_ln203, %zext_ln91_64" [cnn/src/conv.cpp:86]   --->   Operation 2917 'add' 'add_ln1117_86' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln1117_87 = sext i33 %add_ln1117_86 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2918 'sext' 'sext_ln1117_87' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_71 : Operation 2919 [1/1] (0.00ns)   --->   "%bias_V_addr_60 = getelementptr i8* %input_V, i64 %sext_ln1117_87" [cnn/src/conv.cpp:86]   --->   Operation 2919 'getelementptr' 'bias_V_addr_60' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_71 : Operation 2920 [13/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 2920 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2921 [14/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 2921 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2922 [1/1] (1.63ns)   --->   "%add_ln84_110 = add i11 %zext_ln81_2, %select_ln67_22" [cnn/src/conv.cpp:84]   --->   Operation 2922 'add' 'add_ln84_110' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2923 [15/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 2923 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 69> <Delay = 8.75>
ST_72 : Operation 2924 [1/1] (1.63ns)   --->   "%add_ln91_55 = add i11 60, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2924 'add' 'add_ln91_55' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln91_65 = zext i11 %add_ln91_55 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2925 'zext' 'zext_ln91_65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 2926 [1/1] (0.00ns)   --->   "%sum_4_4_2_1 = phi i8 [ %trunc_ln708_42, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.1_ifconv ], [ %sum_4_4_2_0, %.preheader.4.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 2926 'phi' 'sum_4_4_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 2927 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv, label %.preheader148.preheader.5" [cnn/src/conv.cpp:83]   --->   Operation 2927 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_72 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln1192_143 = sext i8 %select_ln1116_35 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2928 'sext' 'sext_ln1192_143' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_72 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln1192_144 = sext i8 %bias_V_addr_45_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2929 'sext' 'sext_ln1192_144' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_72 : Operation 2930 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_71)   --->   "%mul_ln1192_71 = mul i11 %sext_ln1192_143, %sext_ln1192_144" [cnn/src/conv.cpp:86]   --->   Operation 2930 'mul' 'mul_ln1192_71' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 2931 [1/1] (0.00ns)   --->   "%shl_ln728_69 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2931 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_72 : Operation 2932 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_71 = add i11 %mul_ln1192_71, %shl_ln728_69" [cnn/src/conv.cpp:86]   --->   Operation 2932 'add' 'add_ln1192_71' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 2933 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_71, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2933 'partselect' 'trunc_ln708_43' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_72 : Operation 2934 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.5" [cnn/src/conv.cpp:87]   --->   Operation 2934 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_72 : Operation 2935 [1/2] (3.25ns)   --->   "%temp_4_V_load_18 = load i8* %temp_4_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2935 'load' 'temp_4_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_72 : Operation 2936 [1/2] (3.25ns)   --->   "%temp_5_V_load_9 = load i8* %temp_5_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2936 'load' 'temp_5_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_72 : Operation 2937 [1/1] (1.24ns)   --->   "%select_ln1116_39 = select i1 %icmp_ln1116_39, i8 %temp_4_V_load_18, i8 %temp_5_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 2937 'select' 'select_ln1116_39' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2938 [1/15] (3.22ns)   --->   "%urem_ln1116_46 = urem i11 %add_ln84_86, 224" [cnn/src/conv.cpp:86]   --->   Operation 2938 'urem' 'urem_ln1116_46' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2939 [1/1] (0.00ns)   --->   "%zext_ln1116_73 = zext i11 %urem_ln1116_46 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2939 'zext' 'zext_ln1116_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_72 : Operation 2940 [1/1] (0.00ns)   --->   "%temp_4_V_addr_21 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_73" [cnn/src/conv.cpp:86]   --->   Operation 2940 'getelementptr' 'temp_4_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_40)> <Delay = 0.00>
ST_72 : Operation 2941 [1/1] (0.00ns)   --->   "%temp_5_V_addr_12 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_73" [cnn/src/conv.cpp:86]   --->   Operation 2941 'getelementptr' 'temp_5_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_40)> <Delay = 0.00>
ST_72 : Operation 2942 [2/2] (3.25ns)   --->   "%temp_4_V_load_19 = load i8* %temp_4_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2942 'load' 'temp_4_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_72 : Operation 2943 [2/2] (3.25ns)   --->   "%temp_5_V_load_10 = load i8* %temp_5_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2943 'load' 'temp_5_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_72 : Operation 2944 [2/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2944 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2945 [3/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2945 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2946 [4/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2946 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2947 [1/1] (8.75ns)   --->   "%bias_V_addr_53_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_53)" [cnn/src/conv.cpp:86]   --->   Operation 2947 'read' 'bias_V_addr_53_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2948 [5/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2948 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2949 [1/7] (8.75ns)   --->   "%bias_V_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_54, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2949 'readreq' 'bias_V_load_55_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2950 [6/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2950 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2951 [2/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2951 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2952 [7/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2952 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2953 [3/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2953 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2954 [8/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2954 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2955 [4/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2955 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2956 [9/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 2956 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2957 [5/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2957 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2958 [10/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 2958 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2959 [6/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2959 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2960 [11/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 2960 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2961 [7/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2961 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 2962 [12/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 2962 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2963 [1/1] (2.55ns)   --->   "%add_ln1117_87 = add i33 %sext_ln203, %zext_ln91_65" [cnn/src/conv.cpp:86]   --->   Operation 2963 'add' 'add_ln1117_87' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln1117_88 = sext i33 %add_ln1117_87 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2964 'sext' 'sext_ln1117_88' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_72 : Operation 2965 [1/1] (0.00ns)   --->   "%bias_V_addr_61 = getelementptr i8* %input_V, i64 %sext_ln1117_88" [cnn/src/conv.cpp:86]   --->   Operation 2965 'getelementptr' 'bias_V_addr_61' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_72 : Operation 2966 [13/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 2966 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2967 [14/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 2967 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2968 [1/1] (1.63ns)   --->   "%add_ln84_112 = add i11 %sext_ln81, %select_ln67_23" [cnn/src/conv.cpp:84]   --->   Operation 2968 'add' 'add_ln84_112' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2969 [15/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 2969 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 70> <Delay = 8.75>
ST_73 : Operation 2970 [1/1] (1.63ns)   --->   "%add_ln91_56 = add i11 61, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 2970 'add' 'add_ln91_56' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2971 [1/1] (0.00ns)   --->   "%zext_ln91_66 = zext i11 %add_ln91_56 to i33" [cnn/src/conv.cpp:91]   --->   Operation 2971 'zext' 'zext_ln91_66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 2972 [1/1] (0.00ns)   --->   "%sum_4_4_2_2 = phi i8 [ %trunc_ln708_43, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.4.2.2_ifconv ], [ %sum_4_4_2_1, %.preheader.4.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 2972 'phi' 'sum_4_4_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_73 : Operation 2973 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv, label %.preheader.5.0.1" [cnn/src/conv.cpp:83]   --->   Operation 2973 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_73 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln1192_145 = sext i8 %select_ln1116_36 to i11" [cnn/src/conv.cpp:86]   --->   Operation 2974 'sext' 'sext_ln1192_145' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_73 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln1192_146 = sext i8 %bias_V_addr_46_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 2975 'sext' 'sext_ln1192_146' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_73 : Operation 2976 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_72)   --->   "%mul_ln1192_72 = mul i11 %sext_ln1192_145, %sext_ln1192_146" [cnn/src/conv.cpp:86]   --->   Operation 2976 'mul' 'mul_ln1192_72' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 2977 [1/1] (0.00ns)   --->   "%shl_ln728_70 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_4_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 2977 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_73 : Operation 2978 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_72 = add i11 %mul_ln1192_72, %shl_ln728_70" [cnn/src/conv.cpp:86]   --->   Operation 2978 'add' 'add_ln1192_72' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_72, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 2979 'partselect' 'trunc_ln708_44' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_73 : Operation 2980 [1/1] (1.76ns)   --->   "br label %.preheader.5.0.1" [cnn/src/conv.cpp:87]   --->   Operation 2980 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_73 : Operation 2981 [1/2] (3.25ns)   --->   "%temp_4_V_load_19 = load i8* %temp_4_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2981 'load' 'temp_4_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_73 : Operation 2982 [1/2] (3.25ns)   --->   "%temp_5_V_load_10 = load i8* %temp_5_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2982 'load' 'temp_5_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_73 : Operation 2983 [1/1] (1.24ns)   --->   "%select_ln1116_40 = select i1 %icmp_ln1116_40, i8 %temp_4_V_load_19, i8 %temp_5_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 2983 'select' 'select_ln1116_40' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 2984 [1/15] (3.22ns)   --->   "%urem_ln1116_47 = urem i11 %add_ln84_87, 224" [cnn/src/conv.cpp:86]   --->   Operation 2984 'urem' 'urem_ln1116_47' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2985 [1/1] (0.00ns)   --->   "%zext_ln1116_74 = zext i11 %urem_ln1116_47 to i64" [cnn/src/conv.cpp:86]   --->   Operation 2985 'zext' 'zext_ln1116_74' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_73 : Operation 2986 [1/1] (0.00ns)   --->   "%temp_4_V_addr_22 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_74" [cnn/src/conv.cpp:86]   --->   Operation 2986 'getelementptr' 'temp_4_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_41)> <Delay = 0.00>
ST_73 : Operation 2987 [1/1] (0.00ns)   --->   "%temp_5_V_addr_13 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_74" [cnn/src/conv.cpp:86]   --->   Operation 2987 'getelementptr' 'temp_5_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_41)> <Delay = 0.00>
ST_73 : Operation 2988 [2/2] (3.25ns)   --->   "%temp_4_V_load_20 = load i8* %temp_4_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2988 'load' 'temp_4_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_73 : Operation 2989 [2/2] (3.25ns)   --->   "%temp_5_V_load_11 = load i8* %temp_5_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 2989 'load' 'temp_5_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_73 : Operation 2990 [2/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 2990 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2991 [3/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 2991 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2992 [4/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 2992 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2993 [1/1] (8.75ns)   --->   "%bias_V_addr_54_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_54)" [cnn/src/conv.cpp:86]   --->   Operation 2993 'read' 'bias_V_addr_54_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2994 [5/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 2994 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2995 [1/7] (8.75ns)   --->   "%bias_V_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_55, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2995 'readreq' 'bias_V_load_56_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2996 [6/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 2996 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2997 [2/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2997 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 2998 [7/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 2998 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2999 [3/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 2999 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 3000 [8/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3000 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3001 [4/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3001 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 3002 [9/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3002 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3003 [5/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3003 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 3004 [10/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3004 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3005 [6/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3005 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 3006 [11/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3006 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3007 [7/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3007 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 3008 [12/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3008 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3009 [1/1] (2.55ns)   --->   "%add_ln1117_88 = add i33 %sext_ln203, %zext_ln91_66" [cnn/src/conv.cpp:86]   --->   Operation 3009 'add' 'add_ln1117_88' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln1117_89 = sext i33 %add_ln1117_88 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3010 'sext' 'sext_ln1117_89' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_73 : Operation 3011 [1/1] (0.00ns)   --->   "%bias_V_addr_62 = getelementptr i8* %input_V, i64 %sext_ln1117_89" [cnn/src/conv.cpp:86]   --->   Operation 3011 'getelementptr' 'bias_V_addr_62' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_73 : Operation 3012 [13/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3012 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln84_13 = sext i5 %add_ln81 to i8" [cnn/src/conv.cpp:84]   --->   Operation 3013 'sext' 'sext_ln84_13' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_73 : Operation 3014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_99 = add i8 %select_ln67_42, %sext_ln84_13" [cnn/src/conv.cpp:86]   --->   Operation 3014 'add' 'add_ln1116_99' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3015 [14/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3015 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3016 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_45 = add i8 %add_ln1116_99, -64" [cnn/src/conv.cpp:86]   --->   Operation 3016 'add' 'add_ln1116_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3017 [1/1] (1.55ns)   --->   "%icmp_ln1116_54 = icmp ult i8 %add_ln1116_45, -32" [cnn/src/conv.cpp:86]   --->   Operation 3017 'icmp' 'icmp_ln1116_54' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i4 %select_ln67 to i8" [cnn/src/conv.cpp:84]   --->   Operation 3018 'zext' 'zext_ln84_8' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_73 : Operation 3019 [1/1] (1.63ns)   --->   "%add_ln84_114 = add i11 %zext_ln69_2, %select_ln67_23" [cnn/src/conv.cpp:84]   --->   Operation 3019 'add' 'add_ln84_114' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_100 = add i8 %select_ln67_42, %zext_ln84_8" [cnn/src/conv.cpp:86]   --->   Operation 3020 'add' 'add_ln1116_100' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3021 [15/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3021 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3022 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_46 = add i8 %add_ln1116_100, -64" [cnn/src/conv.cpp:86]   --->   Operation 3022 'add' 'add_ln1116_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3023 [1/1] (1.55ns)   --->   "%icmp_ln1116_55 = icmp ult i8 %add_ln1116_46, -32" [cnn/src/conv.cpp:86]   --->   Operation 3023 'icmp' 'icmp_ln1116_55' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i4 %w to i8" [cnn/src/conv.cpp:84]   --->   Operation 3024 'zext' 'zext_ln84_9' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_73 : Operation 3025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_101 = add i8 %select_ln67_42, %zext_ln84_9" [cnn/src/conv.cpp:86]   --->   Operation 3025 'add' 'add_ln1116_101' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3026 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_47 = add i8 %add_ln1116_101, -64" [cnn/src/conv.cpp:86]   --->   Operation 3026 'add' 'add_ln1116_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3027 [1/1] (1.55ns)   --->   "%icmp_ln1116_56 = icmp ult i8 %add_ln1116_47, -32" [cnn/src/conv.cpp:86]   --->   Operation 3027 'icmp' 'icmp_ln1116_56' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 71> <Delay = 8.75>
ST_74 : Operation 3028 [1/1] (1.63ns)   --->   "%add_ln91_57 = add i11 62, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3028 'add' 'add_ln91_57' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln91_67 = zext i11 %add_ln91_57 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3029 'zext' 'zext_ln91_67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_74 : Operation 3030 [1/1] (0.00ns)   --->   "%sum_4_5_0_0 = phi i8 [ %trunc_ln708_44, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.0_ifconv ], [ %sum_4_4_2_2, %.preheader148.preheader.5 ]" [cnn/src/conv.cpp:86]   --->   Operation 3030 'phi' 'sum_4_5_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_74 : Operation 3031 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv, label %.preheader.5.0.2" [cnn/src/conv.cpp:83]   --->   Operation 3031 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_74 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln1192_147 = sext i8 %select_ln1116_37 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3032 'sext' 'sext_ln1192_147' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_74 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln1192_148 = sext i8 %bias_V_addr_47_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3033 'sext' 'sext_ln1192_148' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_74 : Operation 3034 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_73)   --->   "%mul_ln1192_73 = mul i11 %sext_ln1192_147, %sext_ln1192_148" [cnn/src/conv.cpp:86]   --->   Operation 3034 'mul' 'mul_ln1192_73' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3035 [1/1] (0.00ns)   --->   "%shl_ln728_71 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3035 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_74 : Operation 3036 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_73 = add i11 %mul_ln1192_73, %shl_ln728_71" [cnn/src/conv.cpp:86]   --->   Operation 3036 'add' 'add_ln1192_73' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_73, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3037 'partselect' 'trunc_ln708_45' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_74 : Operation 3038 [1/1] (1.76ns)   --->   "br label %.preheader.5.0.2" [cnn/src/conv.cpp:87]   --->   Operation 3038 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_74 : Operation 3039 [1/2] (3.25ns)   --->   "%temp_4_V_load_20 = load i8* %temp_4_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3039 'load' 'temp_4_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_74 : Operation 3040 [1/2] (3.25ns)   --->   "%temp_5_V_load_11 = load i8* %temp_5_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3040 'load' 'temp_5_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_74 : Operation 3041 [1/1] (1.24ns)   --->   "%select_ln1116_41 = select i1 %icmp_ln1116_41, i8 %temp_4_V_load_20, i8 %temp_5_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 3041 'select' 'select_ln1116_41' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3042 [1/15] (3.22ns)   --->   "%urem_ln1116_48 = urem i11 %add_ln84_89, 224" [cnn/src/conv.cpp:86]   --->   Operation 3042 'urem' 'urem_ln1116_48' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3043 [1/1] (0.00ns)   --->   "%zext_ln1116_75 = zext i11 %urem_ln1116_48 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3043 'zext' 'zext_ln1116_75' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_74 : Operation 3044 [1/1] (0.00ns)   --->   "%temp_4_V_addr_23 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_75" [cnn/src/conv.cpp:86]   --->   Operation 3044 'getelementptr' 'temp_4_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_42)> <Delay = 0.00>
ST_74 : Operation 3045 [1/1] (0.00ns)   --->   "%temp_5_V_addr_14 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_75" [cnn/src/conv.cpp:86]   --->   Operation 3045 'getelementptr' 'temp_5_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_42)> <Delay = 0.00>
ST_74 : Operation 3046 [2/2] (3.25ns)   --->   "%temp_4_V_load_21 = load i8* %temp_4_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3046 'load' 'temp_4_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_74 : Operation 3047 [2/2] (3.25ns)   --->   "%temp_5_V_load_12 = load i8* %temp_5_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3047 'load' 'temp_5_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_74 : Operation 3048 [2/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 3048 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3049 [3/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 3049 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3050 [4/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 3050 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3051 [1/1] (8.75ns)   --->   "%bias_V_addr_55_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_55)" [cnn/src/conv.cpp:86]   --->   Operation 3051 'read' 'bias_V_addr_55_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3052 [5/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 3052 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3053 [1/7] (8.75ns)   --->   "%bias_V_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_56, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3053 'readreq' 'bias_V_load_57_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3054 [6/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3054 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3055 [2/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3055 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3056 [7/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3056 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3057 [3/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3057 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3058 [8/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3058 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3059 [4/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3059 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3060 [9/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3060 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3061 [5/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3061 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3062 [10/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3062 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3063 [6/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3063 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3064 [11/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3064 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3065 [7/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3065 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 3066 [12/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3066 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3067 [1/1] (2.55ns)   --->   "%add_ln1117_89 = add i33 %sext_ln203, %zext_ln91_67" [cnn/src/conv.cpp:86]   --->   Operation 3067 'add' 'add_ln1117_89' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln1117_90 = sext i33 %add_ln1117_89 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3068 'sext' 'sext_ln1117_90' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_74 : Operation 3069 [1/1] (0.00ns)   --->   "%bias_V_addr_63 = getelementptr i8* %input_V, i64 %sext_ln1117_90" [cnn/src/conv.cpp:86]   --->   Operation 3069 'getelementptr' 'bias_V_addr_63' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_74 : Operation 3070 [13/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3070 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3071 [14/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3071 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3072 [1/1] (1.63ns)   --->   "%add_ln84_116 = add i11 %zext_ln81_2, %select_ln67_23" [cnn/src/conv.cpp:84]   --->   Operation 3072 'add' 'add_ln84_116' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3073 [15/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3073 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 72> <Delay = 8.75>
ST_75 : Operation 3074 [1/1] (1.63ns)   --->   "%add_ln91_58 = add i11 63, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3074 'add' 'add_ln91_58' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln91_68 = zext i11 %add_ln91_58 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3075 'zext' 'zext_ln91_68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 3076 [1/1] (0.00ns)   --->   "%sum_4_5_0_1 = phi i8 [ %trunc_ln708_45, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.1_ifconv ], [ %sum_4_5_0_0, %.preheader.5.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3076 'phi' 'sum_4_5_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 3077 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv, label %.preheader.preheader.5.1" [cnn/src/conv.cpp:83]   --->   Operation 3077 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_75 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln1192_149 = sext i8 %select_ln1116_38 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3078 'sext' 'sext_ln1192_149' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_75 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln1192_150 = sext i8 %bias_V_addr_48_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3079 'sext' 'sext_ln1192_150' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_75 : Operation 3080 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_74)   --->   "%mul_ln1192_74 = mul i11 %sext_ln1192_149, %sext_ln1192_150" [cnn/src/conv.cpp:86]   --->   Operation 3080 'mul' 'mul_ln1192_74' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3081 [1/1] (0.00ns)   --->   "%shl_ln728_72 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3081 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_75 : Operation 3082 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_74 = add i11 %mul_ln1192_74, %shl_ln728_72" [cnn/src/conv.cpp:86]   --->   Operation 3082 'add' 'add_ln1192_74' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3083 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_74, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3083 'partselect' 'trunc_ln708_46' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_75 : Operation 3084 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.5.1" [cnn/src/conv.cpp:87]   --->   Operation 3084 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_75 : Operation 3085 [1/2] (3.25ns)   --->   "%temp_4_V_load_21 = load i8* %temp_4_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3085 'load' 'temp_4_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_75 : Operation 3086 [1/2] (3.25ns)   --->   "%temp_5_V_load_12 = load i8* %temp_5_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3086 'load' 'temp_5_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_75 : Operation 3087 [1/1] (1.24ns)   --->   "%select_ln1116_42 = select i1 %icmp_ln1116_42, i8 %temp_4_V_load_21, i8 %temp_5_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 3087 'select' 'select_ln1116_42' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3088 [1/15] (3.22ns)   --->   "%urem_ln1116_49 = urem i11 %add_ln84_91, 224" [cnn/src/conv.cpp:86]   --->   Operation 3088 'urem' 'urem_ln1116_49' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln1116_76 = zext i11 %urem_ln1116_49 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3089 'zext' 'zext_ln1116_76' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_75 : Operation 3090 [1/1] (0.00ns)   --->   "%temp_4_V_addr_24 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_76" [cnn/src/conv.cpp:86]   --->   Operation 3090 'getelementptr' 'temp_4_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_43)> <Delay = 0.00>
ST_75 : Operation 3091 [1/1] (0.00ns)   --->   "%temp_5_V_addr_15 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_76" [cnn/src/conv.cpp:86]   --->   Operation 3091 'getelementptr' 'temp_5_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_43)> <Delay = 0.00>
ST_75 : Operation 3092 [2/2] (3.25ns)   --->   "%temp_4_V_load_22 = load i8* %temp_4_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3092 'load' 'temp_4_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_75 : Operation 3093 [2/2] (3.25ns)   --->   "%temp_5_V_load_13 = load i8* %temp_5_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3093 'load' 'temp_5_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_75 : Operation 3094 [2/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 3094 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3095 [3/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 3095 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3096 [4/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 3096 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3097 [1/1] (8.75ns)   --->   "%bias_V_addr_56_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_56)" [cnn/src/conv.cpp:86]   --->   Operation 3097 'read' 'bias_V_addr_56_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3098 [5/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3098 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3099 [1/7] (8.75ns)   --->   "%bias_V_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_57, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3099 'readreq' 'bias_V_load_58_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3100 [6/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3100 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3101 [2/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3101 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3102 [7/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3102 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3103 [3/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3103 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3104 [8/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3104 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3105 [4/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3105 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3106 [9/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3106 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3107 [5/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3107 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3108 [10/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3108 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3109 [6/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3109 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3110 [11/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3110 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3111 [7/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3111 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 3112 [12/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3112 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3113 [1/1] (2.55ns)   --->   "%add_ln1117_90 = add i33 %sext_ln203, %zext_ln91_68" [cnn/src/conv.cpp:86]   --->   Operation 3113 'add' 'add_ln1117_90' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln1117_91 = sext i33 %add_ln1117_90 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3114 'sext' 'sext_ln1117_91' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_75 : Operation 3115 [1/1] (0.00ns)   --->   "%bias_V_addr_64 = getelementptr i8* %input_V, i64 %sext_ln1117_91" [cnn/src/conv.cpp:86]   --->   Operation 3115 'getelementptr' 'bias_V_addr_64' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_75 : Operation 3116 [13/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3116 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3117 [14/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3117 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln84_14 = sext i5 %add_ln81 to i8" [cnn/src/conv.cpp:84]   --->   Operation 3118 'sext' 'sext_ln84_14' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_75 : Operation 3119 [1/1] (1.63ns)   --->   "%add_ln84_118 = add i11 %sext_ln81, %select_ln67_24" [cnn/src/conv.cpp:84]   --->   Operation 3119 'add' 'add_ln84_118' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_102 = add i8 %select_ln67_43, %sext_ln84_14" [cnn/src/conv.cpp:86]   --->   Operation 3120 'add' 'add_ln1116_102' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3121 [15/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3121 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3122 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_48 = add i8 %add_ln1116_102, -64" [cnn/src/conv.cpp:86]   --->   Operation 3122 'add' 'add_ln1116_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3123 [1/1] (1.55ns)   --->   "%icmp_ln1116_57 = icmp ult i8 %add_ln1116_48, -32" [cnn/src/conv.cpp:86]   --->   Operation 3123 'icmp' 'icmp_ln1116_57' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln84_10 = zext i4 %select_ln67 to i8" [cnn/src/conv.cpp:84]   --->   Operation 3124 'zext' 'zext_ln84_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_75 : Operation 3125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_103 = add i8 %select_ln67_43, %zext_ln84_10" [cnn/src/conv.cpp:86]   --->   Operation 3125 'add' 'add_ln1116_103' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3126 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_49 = add i8 %add_ln1116_103, -64" [cnn/src/conv.cpp:86]   --->   Operation 3126 'add' 'add_ln1116_49' <Predicate = (!icmp_ln65)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3127 [1/1] (1.55ns)   --->   "%icmp_ln1116_58 = icmp ult i8 %add_ln1116_49, -32" [cnn/src/conv.cpp:86]   --->   Operation 3127 'icmp' 'icmp_ln1116_58' <Predicate = (!icmp_ln65)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3128 [1/1] (0.00ns)   --->   "%zext_ln84_11 = zext i4 %w to i8" [cnn/src/conv.cpp:84]   --->   Operation 3128 'zext' 'zext_ln84_11' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_75 : Operation 3129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_104 = add i8 %select_ln67_43, %zext_ln84_11" [cnn/src/conv.cpp:86]   --->   Operation 3129 'add' 'add_ln1116_104' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3130 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_50 = add i8 %add_ln1116_104, -64" [cnn/src/conv.cpp:86]   --->   Operation 3130 'add' 'add_ln1116_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3131 [1/1] (1.55ns)   --->   "%icmp_ln1116_59 = icmp ult i8 %add_ln1116_50, -32" [cnn/src/conv.cpp:86]   --->   Operation 3131 'icmp' 'icmp_ln1116_59' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln84_15 = sext i5 %add_ln81 to i8" [cnn/src/conv.cpp:84]   --->   Operation 3132 'sext' 'sext_ln84_15' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_75 : Operation 3133 [1/1] (1.63ns)   --->   "%add_ln84_123 = add i11 %sext_ln81, %select_ln67_26" [cnn/src/conv.cpp:84]   --->   Operation 3133 'add' 'add_ln84_123' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_105 = add i8 %select_ln67_44, %sext_ln84_15" [cnn/src/conv.cpp:86]   --->   Operation 3134 'add' 'add_ln1116_105' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3135 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_51 = add i8 %add_ln1116_105, -64" [cnn/src/conv.cpp:86]   --->   Operation 3135 'add' 'add_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3136 [1/1] (1.55ns)   --->   "%icmp_ln1116_60 = icmp ult i8 %add_ln1116_51, -32" [cnn/src/conv.cpp:86]   --->   Operation 3136 'icmp' 'icmp_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_106 = add i8 %select_ln67_44, %zext_ln84_10" [cnn/src/conv.cpp:86]   --->   Operation 3137 'add' 'add_ln1116_106' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3138 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_52 = add i8 %add_ln1116_106, -64" [cnn/src/conv.cpp:86]   --->   Operation 3138 'add' 'add_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3139 [1/1] (1.55ns)   --->   "%icmp_ln1116_61 = icmp ult i8 %add_ln1116_52, -32" [cnn/src/conv.cpp:86]   --->   Operation 3139 'icmp' 'icmp_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln84_12 = zext i4 %w to i8" [cnn/src/conv.cpp:84]   --->   Operation 3140 'zext' 'zext_ln84_12' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_75 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116_107 = add i8 %select_ln67_44, %zext_ln84_12" [cnn/src/conv.cpp:86]   --->   Operation 3141 'add' 'add_ln1116_107' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3142 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1116_53 = add i8 %add_ln1116_107, -64" [cnn/src/conv.cpp:86]   --->   Operation 3142 'add' 'add_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3143 [1/1] (1.55ns)   --->   "%icmp_ln1116_62 = icmp ult i8 %add_ln1116_53, -32" [cnn/src/conv.cpp:86]   --->   Operation 3143 'icmp' 'icmp_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 73> <Delay = 8.75>
ST_76 : Operation 3144 [1/1] (1.63ns)   --->   "%add_ln91_59 = add i11 64, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3144 'add' 'add_ln91_59' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln91_69 = zext i11 %add_ln91_59 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3145 'zext' 'zext_ln91_69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_76 : Operation 3146 [1/1] (0.00ns)   --->   "%sum_4_5_0_2 = phi i8 [ %trunc_ln708_46, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.0.2_ifconv ], [ %sum_4_5_0_1, %.preheader.5.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3146 'phi' 'sum_4_5_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_76 : Operation 3147 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 3147 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_76 : Operation 3148 [1/1] (0.00ns)   --->   "%sext_ln1192_151 = sext i8 %select_ln1116_39 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3148 'sext' 'sext_ln1192_151' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_76 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln1192_152 = sext i8 %bias_V_addr_49_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3149 'sext' 'sext_ln1192_152' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_76 : Operation 3150 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_75)   --->   "%mul_ln1192_75 = mul i11 %sext_ln1192_151, %sext_ln1192_152" [cnn/src/conv.cpp:86]   --->   Operation 3150 'mul' 'mul_ln1192_75' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3151 [1/1] (0.00ns)   --->   "%shl_ln728_73 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3151 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_76 : Operation 3152 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_75 = add i11 %mul_ln1192_75, %shl_ln728_73" [cnn/src/conv.cpp:86]   --->   Operation 3152 'add' 'add_ln1192_75' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3153 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_75, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3153 'partselect' 'trunc_ln708_47' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_76 : Operation 3154 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 3154 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_76 : Operation 3155 [1/2] (3.25ns)   --->   "%temp_4_V_load_22 = load i8* %temp_4_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3155 'load' 'temp_4_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_76 : Operation 3156 [1/2] (3.25ns)   --->   "%temp_5_V_load_13 = load i8* %temp_5_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3156 'load' 'temp_5_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_76 : Operation 3157 [1/1] (1.24ns)   --->   "%select_ln1116_43 = select i1 %icmp_ln1116_43, i8 %temp_4_V_load_22, i8 %temp_5_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 3157 'select' 'select_ln1116_43' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3158 [1/15] (3.22ns)   --->   "%urem_ln1116_50 = urem i11 %add_ln84_93, 224" [cnn/src/conv.cpp:86]   --->   Operation 3158 'urem' 'urem_ln1116_50' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln1116_77 = zext i11 %urem_ln1116_50 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3159 'zext' 'zext_ln1116_77' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_76 : Operation 3160 [1/1] (0.00ns)   --->   "%temp_4_V_addr_25 = getelementptr [224 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_77" [cnn/src/conv.cpp:86]   --->   Operation 3160 'getelementptr' 'temp_4_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_44)> <Delay = 0.00>
ST_76 : Operation 3161 [1/1] (0.00ns)   --->   "%temp_5_V_addr_16 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_77" [cnn/src/conv.cpp:86]   --->   Operation 3161 'getelementptr' 'temp_5_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_44)> <Delay = 0.00>
ST_76 : Operation 3162 [2/2] (3.25ns)   --->   "%temp_4_V_load_23 = load i8* %temp_4_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3162 'load' 'temp_4_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_76 : Operation 3163 [2/2] (3.25ns)   --->   "%temp_5_V_load_14 = load i8* %temp_5_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3163 'load' 'temp_5_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_76 : Operation 3164 [2/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 3164 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3165 [3/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 3165 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3166 [4/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3166 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3167 [1/1] (8.75ns)   --->   "%bias_V_addr_57_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_57)" [cnn/src/conv.cpp:86]   --->   Operation 3167 'read' 'bias_V_addr_57_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3168 [5/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3168 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3169 [1/7] (8.75ns)   --->   "%bias_V_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_58, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3169 'readreq' 'bias_V_load_59_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3170 [6/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3170 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3171 [2/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3171 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3172 [7/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3172 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3173 [3/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3173 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3174 [8/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3174 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3175 [4/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3175 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3176 [9/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3176 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3177 [5/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3177 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3178 [10/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3178 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3179 [6/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3179 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3180 [11/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3180 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3181 [7/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3181 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 3182 [12/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3182 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3183 [1/1] (2.55ns)   --->   "%add_ln1117_91 = add i33 %sext_ln203, %zext_ln91_69" [cnn/src/conv.cpp:86]   --->   Operation 3183 'add' 'add_ln1117_91' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3184 [1/1] (0.00ns)   --->   "%sext_ln1117_92 = sext i33 %add_ln1117_91 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3184 'sext' 'sext_ln1117_92' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_76 : Operation 3185 [1/1] (0.00ns)   --->   "%bias_V_addr_65 = getelementptr i8* %input_V, i64 %sext_ln1117_92" [cnn/src/conv.cpp:86]   --->   Operation 3185 'getelementptr' 'bias_V_addr_65' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_76 : Operation 3186 [13/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3186 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3187 [14/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3187 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3188 [1/1] (1.63ns)   --->   "%add_ln84_120 = add i11 %zext_ln69_2, %select_ln67_24" [cnn/src/conv.cpp:84]   --->   Operation 3188 'add' 'add_ln84_120' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3189 [15/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3189 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3190 [1/1] (1.63ns)   --->   "%add_ln84_121 = add i11 %zext_ln81_2, %select_ln67_24" [cnn/src/conv.cpp:84]   --->   Operation 3190 'add' 'add_ln84_121' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3191 [1/1] (1.63ns)   --->   "%add_ln84_125 = add i11 %zext_ln69_2, %select_ln67_26" [cnn/src/conv.cpp:84]   --->   Operation 3191 'add' 'add_ln84_125' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3192 [1/1] (1.63ns)   --->   "%add_ln84_127 = add i11 %zext_ln81_2, %select_ln67_26" [cnn/src/conv.cpp:84]   --->   Operation 3192 'add' 'add_ln84_127' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 74> <Delay = 8.75>
ST_77 : Operation 3193 [1/1] (1.63ns)   --->   "%add_ln91_60 = add i11 65, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3193 'add' 'add_ln91_60' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln91_70 = zext i11 %add_ln91_60 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3194 'zext' 'zext_ln91_70' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3195 [1/1] (0.00ns)   --->   "%sum_4_5_1_0 = phi i8 [ %trunc_ln708_47, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.0_ifconv ], [ %sum_4_5_0_2, %.preheader.preheader.5.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3195 'phi' 'sum_4_5_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln1192_153 = sext i8 %select_ln1116_40 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3196 'sext' 'sext_ln1192_153' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln1192_154 = sext i8 %bias_V_addr_50_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3197 'sext' 'sext_ln1192_154' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3198 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_76)   --->   "%mul_ln1192_76 = mul i11 %sext_ln1192_153, %sext_ln1192_154" [cnn/src/conv.cpp:86]   --->   Operation 3198 'mul' 'mul_ln1192_76' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3199 [1/1] (0.00ns)   --->   "%shl_ln728_74 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3199 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3200 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_76 = add i11 %mul_ln1192_76, %shl_ln728_74" [cnn/src/conv.cpp:86]   --->   Operation 3200 'add' 'add_ln1192_76' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3201 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_76, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3201 'partselect' 'trunc_ln708_48' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_77 : Operation 3202 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv, label %.preheader.preheader.5.2" [cnn/src/conv.cpp:83]   --->   Operation 3202 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_77 : Operation 3203 [1/2] (3.25ns)   --->   "%temp_4_V_load_23 = load i8* %temp_4_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3203 'load' 'temp_4_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_77 : Operation 3204 [1/2] (3.25ns)   --->   "%temp_5_V_load_14 = load i8* %temp_5_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3204 'load' 'temp_5_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_77 : Operation 3205 [1/1] (1.24ns)   --->   "%select_ln1116_44 = select i1 %icmp_ln1116_44, i8 %temp_4_V_load_23, i8 %temp_5_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 3205 'select' 'select_ln1116_44' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3206 [1/15] (3.22ns)   --->   "%urem_ln1116_51 = urem i11 %add_ln84_95, 224" [cnn/src/conv.cpp:86]   --->   Operation 3206 'urem' 'urem_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln1116_78 = zext i11 %urem_ln1116_51 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3207 'zext' 'zext_ln1116_78' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_77 : Operation 3208 [1/1] (0.00ns)   --->   "%temp_5_V_addr_17 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_78" [cnn/src/conv.cpp:86]   --->   Operation 3208 'getelementptr' 'temp_5_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_45)> <Delay = 0.00>
ST_77 : Operation 3209 [1/1] (0.00ns)   --->   "%temp_6_V_addr_8 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_78" [cnn/src/conv.cpp:86]   --->   Operation 3209 'getelementptr' 'temp_6_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_45)> <Delay = 0.00>
ST_77 : Operation 3210 [2/2] (3.25ns)   --->   "%temp_5_V_load_15 = load i8* %temp_5_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3210 'load' 'temp_5_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_77 : Operation 3211 [2/2] (3.25ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3211 'load' 'temp_6_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_77 : Operation 3212 [2/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 3212 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3213 [3/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3213 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3214 [4/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3214 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3215 [1/1] (8.75ns)   --->   "%bias_V_addr_58_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_58)" [cnn/src/conv.cpp:86]   --->   Operation 3215 'read' 'bias_V_addr_58_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3216 [5/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3216 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3217 [1/7] (8.75ns)   --->   "%bias_V_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_59, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3217 'readreq' 'bias_V_load_60_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3218 [6/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3218 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3219 [2/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3219 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3220 [7/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3220 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3221 [3/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3221 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3222 [8/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3222 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3223 [4/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3223 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3224 [9/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3224 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3225 [5/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3225 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3226 [10/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3226 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3227 [6/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3227 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3228 [11/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3228 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3229 [7/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3229 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 3230 [12/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3230 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3231 [1/1] (2.55ns)   --->   "%add_ln1117_92 = add i33 %sext_ln203, %zext_ln91_70" [cnn/src/conv.cpp:86]   --->   Operation 3231 'add' 'add_ln1117_92' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln1117_93 = sext i33 %add_ln1117_92 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3232 'sext' 'sext_ln1117_93' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_77 : Operation 3233 [1/1] (0.00ns)   --->   "%bias_V_addr_66 = getelementptr i8* %input_V, i64 %sext_ln1117_93" [cnn/src/conv.cpp:86]   --->   Operation 3233 'getelementptr' 'bias_V_addr_66' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_77 : Operation 3234 [13/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3234 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3235 [14/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3235 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3236 [15/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3236 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 75> <Delay = 8.75>
ST_78 : Operation 3237 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 3237 'speclooptripcount' 'empty_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3238 [1/1] (1.63ns)   --->   "%add_ln91_61 = add i11 66, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3238 'add' 'add_ln91_61' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3239 [1/1] (0.00ns)   --->   "%zext_ln91_71 = zext i11 %add_ln91_61 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3239 'zext' 'zext_ln91_71' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3240 [1/1] (1.63ns)   --->   "%add_ln91_62 = add i11 67, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3240 'add' 'add_ln91_62' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3241 [1/1] (0.00ns)   --->   "%zext_ln91_72 = zext i11 %add_ln91_62 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3241 'zext' 'zext_ln91_72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3242 [1/1] (1.63ns)   --->   "%add_ln91_63 = add i11 68, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3242 'add' 'add_ln91_63' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln91_73 = zext i11 %add_ln91_63 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3243 'zext' 'zext_ln91_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3244 [1/1] (1.63ns)   --->   "%add_ln91_64 = add i11 69, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3244 'add' 'add_ln91_64' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln91_74 = zext i11 %add_ln91_64 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3245 'zext' 'zext_ln91_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3246 [1/1] (1.63ns)   --->   "%add_ln91_65 = add i11 70, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3246 'add' 'add_ln91_65' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3247 [1/1] (0.00ns)   --->   "%zext_ln91_75 = zext i11 %add_ln91_65 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3247 'zext' 'zext_ln91_75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3248 [1/1] (1.63ns)   --->   "%add_ln91_66 = add i11 71, %select_ln91_3" [cnn/src/conv.cpp:91]   --->   Operation 3248 'add' 'add_ln91_66' <Predicate = (!icmp_ln65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln91_76 = zext i11 %add_ln91_66 to i33" [cnn/src/conv.cpp:91]   --->   Operation 3249 'zext' 'zext_ln91_76' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [cnn/src/conv.cpp:70]   --->   Operation 3250 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln1192_155 = sext i8 %select_ln1116_41 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3251 'sext' 'sext_ln1192_155' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln1192_156 = sext i8 %bias_V_addr_51_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3252 'sext' 'sext_ln1192_156' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3253 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_77)   --->   "%mul_ln1192_77 = mul i11 %sext_ln1192_155, %sext_ln1192_156" [cnn/src/conv.cpp:86]   --->   Operation 3253 'mul' 'mul_ln1192_77' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3254 [1/1] (0.00ns)   --->   "%shl_ln728_75 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_48, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3254 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3255 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_77 = add i11 %mul_ln1192_77, %shl_ln728_75" [cnn/src/conv.cpp:86]   --->   Operation 3255 'add' 'add_ln1192_77' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_77, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3256 'partselect' 'trunc_ln708_49' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3257 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.5.2" [cnn/src/conv.cpp:87]   --->   Operation 3257 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_78 : Operation 3258 [1/2] (3.25ns)   --->   "%temp_5_V_load_15 = load i8* %temp_5_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3258 'load' 'temp_5_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_78 : Operation 3259 [1/2] (3.25ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3259 'load' 'temp_6_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_78 : Operation 3260 [1/1] (1.24ns)   --->   "%select_ln1116_45 = select i1 %icmp_ln1116_45, i8 %temp_5_V_load_15, i8 %temp_6_V_load" [cnn/src/conv.cpp:86]   --->   Operation 3260 'select' 'select_ln1116_45' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3261 [1/15] (3.22ns)   --->   "%urem_ln1116_52 = urem i11 %add_ln84_97, 224" [cnn/src/conv.cpp:86]   --->   Operation 3261 'urem' 'urem_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln1116_79 = zext i11 %urem_ln1116_52 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3262 'zext' 'zext_ln1116_79' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_78 : Operation 3263 [1/1] (0.00ns)   --->   "%temp_5_V_addr_18 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_79" [cnn/src/conv.cpp:86]   --->   Operation 3263 'getelementptr' 'temp_5_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_46)> <Delay = 0.00>
ST_78 : Operation 3264 [1/1] (0.00ns)   --->   "%temp_6_V_addr_9 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_79" [cnn/src/conv.cpp:86]   --->   Operation 3264 'getelementptr' 'temp_6_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_46)> <Delay = 0.00>
ST_78 : Operation 3265 [2/2] (3.25ns)   --->   "%temp_5_V_load_16 = load i8* %temp_5_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3265 'load' 'temp_5_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_78 : Operation 3266 [2/2] (3.25ns)   --->   "%temp_6_V_load_7 = load i8* %temp_6_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3266 'load' 'temp_6_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_78 : Operation 3267 [2/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3267 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3268 [3/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3268 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3269 [4/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3269 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3270 [1/1] (8.75ns)   --->   "%bias_V_addr_59_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_59)" [cnn/src/conv.cpp:86]   --->   Operation 3270 'read' 'bias_V_addr_59_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3271 [5/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3271 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3272 [1/7] (8.75ns)   --->   "%bias_V_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_60, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3272 'readreq' 'bias_V_load_61_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3273 [6/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3273 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3274 [2/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3274 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3275 [7/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3275 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3276 [3/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3276 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3277 [8/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3277 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3278 [4/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3278 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3279 [9/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3279 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3280 [5/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3280 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3281 [10/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3281 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3282 [6/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3282 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3283 [11/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3283 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3284 [7/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3284 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 3285 [12/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3285 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3286 [1/1] (2.55ns)   --->   "%add_ln1117_93 = add i33 %sext_ln203, %zext_ln91_71" [cnn/src/conv.cpp:86]   --->   Operation 3286 'add' 'add_ln1117_93' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln1117_94 = sext i33 %add_ln1117_93 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3287 'sext' 'sext_ln1117_94' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_78 : Operation 3288 [1/1] (0.00ns)   --->   "%bias_V_addr_67 = getelementptr i8* %input_V, i64 %sext_ln1117_94" [cnn/src/conv.cpp:86]   --->   Operation 3288 'getelementptr' 'bias_V_addr_67' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_78 : Operation 3289 [13/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3289 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3290 [1/1] (2.55ns)   --->   "%add_ln1117_94 = add i33 %sext_ln203, %zext_ln91_72" [cnn/src/conv.cpp:86]   --->   Operation 3290 'add' 'add_ln1117_94' <Predicate = (!icmp_ln65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln1117_95 = sext i33 %add_ln1117_94 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3291 'sext' 'sext_ln1117_95' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3292 [1/1] (0.00ns)   --->   "%bias_V_addr_68 = getelementptr i8* %input_V, i64 %sext_ln1117_95" [cnn/src/conv.cpp:86]   --->   Operation 3292 'getelementptr' 'bias_V_addr_68' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_78 : Operation 3293 [14/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3293 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3294 [1/1] (2.55ns)   --->   "%add_ln1117_95 = add i33 %sext_ln203, %zext_ln91_73" [cnn/src/conv.cpp:86]   --->   Operation 3294 'add' 'add_ln1117_95' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln1117_96 = sext i33 %add_ln1117_95 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3295 'sext' 'sext_ln1117_96' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3296 [1/1] (0.00ns)   --->   "%bias_V_addr_69 = getelementptr i8* %input_V, i64 %sext_ln1117_96" [cnn/src/conv.cpp:86]   --->   Operation 3296 'getelementptr' 'bias_V_addr_69' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3297 [15/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3297 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3298 [1/1] (2.55ns)   --->   "%add_ln1117_96 = add i33 %sext_ln203, %zext_ln91_74" [cnn/src/conv.cpp:86]   --->   Operation 3298 'add' 'add_ln1117_96' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln1117_97 = sext i33 %add_ln1117_96 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3299 'sext' 'sext_ln1117_97' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3300 [1/1] (0.00ns)   --->   "%bias_V_addr_70 = getelementptr i8* %input_V, i64 %sext_ln1117_97" [cnn/src/conv.cpp:86]   --->   Operation 3300 'getelementptr' 'bias_V_addr_70' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_78 : Operation 3301 [1/1] (2.55ns)   --->   "%add_ln1117_97 = add i33 %sext_ln203, %zext_ln91_75" [cnn/src/conv.cpp:86]   --->   Operation 3301 'add' 'add_ln1117_97' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln1117_98 = sext i33 %add_ln1117_97 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3302 'sext' 'sext_ln1117_98' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_78 : Operation 3303 [1/1] (0.00ns)   --->   "%bias_V_addr_71 = getelementptr i8* %input_V, i64 %sext_ln1117_98" [cnn/src/conv.cpp:86]   --->   Operation 3303 'getelementptr' 'bias_V_addr_71' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_78 : Operation 3304 [1/1] (2.55ns)   --->   "%add_ln1117_98 = add i33 %sext_ln203, %zext_ln91_76" [cnn/src/conv.cpp:86]   --->   Operation 3304 'add' 'add_ln1117_98' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln1117_99 = sext i33 %add_ln1117_98 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3305 'sext' 'sext_ln1117_99' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_78 : Operation 3306 [1/1] (0.00ns)   --->   "%bias_V_addr_72 = getelementptr i8* %input_V, i64 %sext_ln1117_99" [cnn/src/conv.cpp:86]   --->   Operation 3306 'getelementptr' 'bias_V_addr_72' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>

State 79 <SV = 76> <Delay = 8.75>
ST_79 : Operation 3307 [1/1] (0.00ns)   --->   "%sum_4_5_1_2 = phi i8 [ %trunc_ln708_49, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.2_ifconv ], [ %trunc_ln708_48, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 3307 'phi' 'sum_4_5_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_79 : Operation 3308 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv, label %.preheader.5.2.1" [cnn/src/conv.cpp:83]   --->   Operation 3308 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_79 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln1192_157 = sext i8 %select_ln1116_42 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3309 'sext' 'sext_ln1192_157' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_79 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln1192_158 = sext i8 %bias_V_addr_52_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3310 'sext' 'sext_ln1192_158' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_79 : Operation 3311 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_78)   --->   "%mul_ln1192_78 = mul i11 %sext_ln1192_157, %sext_ln1192_158" [cnn/src/conv.cpp:86]   --->   Operation 3311 'mul' 'mul_ln1192_78' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3312 [1/1] (0.00ns)   --->   "%shl_ln728_76 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3312 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_79 : Operation 3313 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_78 = add i11 %mul_ln1192_78, %shl_ln728_76" [cnn/src/conv.cpp:86]   --->   Operation 3313 'add' 'add_ln1192_78' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3314 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_78, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3314 'partselect' 'trunc_ln708_50' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_79 : Operation 3315 [1/1] (1.76ns)   --->   "br label %.preheader.5.2.1" [cnn/src/conv.cpp:87]   --->   Operation 3315 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_79 : Operation 3316 [1/2] (3.25ns)   --->   "%temp_5_V_load_16 = load i8* %temp_5_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3316 'load' 'temp_5_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_79 : Operation 3317 [1/2] (3.25ns)   --->   "%temp_6_V_load_7 = load i8* %temp_6_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3317 'load' 'temp_6_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_79 : Operation 3318 [1/1] (1.24ns)   --->   "%select_ln1116_46 = select i1 %icmp_ln1116_46, i8 %temp_5_V_load_16, i8 %temp_6_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 3318 'select' 'select_ln1116_46' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3319 [1/15] (3.22ns)   --->   "%urem_ln1116_53 = urem i11 %add_ln84_99, 224" [cnn/src/conv.cpp:86]   --->   Operation 3319 'urem' 'urem_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3320 [1/1] (0.00ns)   --->   "%zext_ln1116_80 = zext i11 %urem_ln1116_53 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3320 'zext' 'zext_ln1116_80' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_79 : Operation 3321 [1/1] (0.00ns)   --->   "%temp_5_V_addr_19 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_80" [cnn/src/conv.cpp:86]   --->   Operation 3321 'getelementptr' 'temp_5_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_47)> <Delay = 0.00>
ST_79 : Operation 3322 [1/1] (0.00ns)   --->   "%temp_6_V_addr_10 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_80" [cnn/src/conv.cpp:86]   --->   Operation 3322 'getelementptr' 'temp_6_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_47)> <Delay = 0.00>
ST_79 : Operation 3323 [2/2] (3.25ns)   --->   "%temp_5_V_load_17 = load i8* %temp_5_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3323 'load' 'temp_5_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_79 : Operation 3324 [2/2] (3.25ns)   --->   "%temp_6_V_load_8 = load i8* %temp_6_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3324 'load' 'temp_6_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_79 : Operation 3325 [2/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3325 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3326 [3/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3326 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3327 [4/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3327 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3328 [1/1] (8.75ns)   --->   "%bias_V_addr_60_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_60)" [cnn/src/conv.cpp:86]   --->   Operation 3328 'read' 'bias_V_addr_60_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3329 [5/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3329 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3330 [1/7] (8.75ns)   --->   "%bias_V_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_61, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3330 'readreq' 'bias_V_load_62_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3331 [6/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3331 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3332 [2/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3332 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3333 [7/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3333 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3334 [3/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3334 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3335 [8/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3335 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3336 [4/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3336 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3337 [9/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3337 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3338 [5/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3338 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3339 [10/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3339 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3340 [6/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3340 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3341 [11/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3341 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3342 [7/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3342 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 3343 [12/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3343 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3344 [13/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3344 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3345 [14/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3345 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3346 [15/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3346 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 77> <Delay = 8.75>
ST_80 : Operation 3347 [1/1] (0.00ns)   --->   "%sum_4_5_2_0 = phi i8 [ %trunc_ln708_50, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.0_ifconv ], [ %sum_4_5_1_2, %.preheader.preheader.5.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3347 'phi' 'sum_4_5_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_80 : Operation 3348 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv, label %.preheader.5.2.2" [cnn/src/conv.cpp:83]   --->   Operation 3348 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_80 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln1192_159 = sext i8 %select_ln1116_43 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3349 'sext' 'sext_ln1192_159' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_80 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln1192_160 = sext i8 %bias_V_addr_53_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3350 'sext' 'sext_ln1192_160' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_80 : Operation 3351 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_79)   --->   "%mul_ln1192_79 = mul i11 %sext_ln1192_159, %sext_ln1192_160" [cnn/src/conv.cpp:86]   --->   Operation 3351 'mul' 'mul_ln1192_79' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3352 [1/1] (0.00ns)   --->   "%shl_ln728_77 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3352 'bitconcatenate' 'shl_ln728_77' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_80 : Operation 3353 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_79 = add i11 %mul_ln1192_79, %shl_ln728_77" [cnn/src/conv.cpp:86]   --->   Operation 3353 'add' 'add_ln1192_79' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3354 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_79, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3354 'partselect' 'trunc_ln708_51' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_80 : Operation 3355 [1/1] (1.76ns)   --->   "br label %.preheader.5.2.2" [cnn/src/conv.cpp:87]   --->   Operation 3355 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_80 : Operation 3356 [1/2] (3.25ns)   --->   "%temp_5_V_load_17 = load i8* %temp_5_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3356 'load' 'temp_5_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_80 : Operation 3357 [1/2] (3.25ns)   --->   "%temp_6_V_load_8 = load i8* %temp_6_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3357 'load' 'temp_6_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_80 : Operation 3358 [1/1] (1.24ns)   --->   "%select_ln1116_47 = select i1 %icmp_ln1116_47, i8 %temp_5_V_load_17, i8 %temp_6_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 3358 'select' 'select_ln1116_47' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3359 [1/15] (3.22ns)   --->   "%urem_ln1116_54 = urem i11 %add_ln84_101, 224" [cnn/src/conv.cpp:86]   --->   Operation 3359 'urem' 'urem_ln1116_54' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln1116_81 = zext i11 %urem_ln1116_54 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3360 'zext' 'zext_ln1116_81' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_80 : Operation 3361 [1/1] (0.00ns)   --->   "%temp_5_V_addr_20 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_81" [cnn/src/conv.cpp:86]   --->   Operation 3361 'getelementptr' 'temp_5_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_48)> <Delay = 0.00>
ST_80 : Operation 3362 [1/1] (0.00ns)   --->   "%temp_6_V_addr_11 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_81" [cnn/src/conv.cpp:86]   --->   Operation 3362 'getelementptr' 'temp_6_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_48)> <Delay = 0.00>
ST_80 : Operation 3363 [2/2] (3.25ns)   --->   "%temp_5_V_load_18 = load i8* %temp_5_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3363 'load' 'temp_5_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_80 : Operation 3364 [2/2] (3.25ns)   --->   "%temp_6_V_load_9 = load i8* %temp_6_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3364 'load' 'temp_6_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_80 : Operation 3365 [2/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3365 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3366 [3/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3366 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3367 [4/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3367 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3368 [1/1] (8.75ns)   --->   "%bias_V_addr_61_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_61)" [cnn/src/conv.cpp:86]   --->   Operation 3368 'read' 'bias_V_addr_61_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3369 [5/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3369 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3370 [1/7] (8.75ns)   --->   "%bias_V_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_62, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3370 'readreq' 'bias_V_load_63_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3371 [6/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3371 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3372 [2/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3372 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3373 [7/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3373 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3374 [3/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3374 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3375 [8/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3375 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3376 [4/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3376 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3377 [9/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3377 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3378 [5/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3378 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3379 [10/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3379 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3380 [6/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3380 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3381 [11/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3381 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3382 [7/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3382 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 3383 [12/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3383 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3384 [13/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3384 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3385 [14/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3385 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3386 [15/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3386 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 78> <Delay = 8.75>
ST_81 : Operation 3387 [1/1] (0.00ns)   --->   "%sum_4_5_2_1 = phi i8 [ %trunc_ln708_51, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.1_ifconv ], [ %sum_4_5_2_0, %.preheader.5.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3387 'phi' 'sum_4_5_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_81 : Operation 3388 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv, label %.preheader148.preheader.6" [cnn/src/conv.cpp:83]   --->   Operation 3388 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_81 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln1192_161 = sext i8 %select_ln1116_44 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3389 'sext' 'sext_ln1192_161' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_81 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln1192_162 = sext i8 %bias_V_addr_54_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3390 'sext' 'sext_ln1192_162' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_81 : Operation 3391 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_80)   --->   "%mul_ln1192_80 = mul i11 %sext_ln1192_161, %sext_ln1192_162" [cnn/src/conv.cpp:86]   --->   Operation 3391 'mul' 'mul_ln1192_80' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3392 [1/1] (0.00ns)   --->   "%shl_ln728_78 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3392 'bitconcatenate' 'shl_ln728_78' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_81 : Operation 3393 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_80 = add i11 %mul_ln1192_80, %shl_ln728_78" [cnn/src/conv.cpp:86]   --->   Operation 3393 'add' 'add_ln1192_80' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3394 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_80, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3394 'partselect' 'trunc_ln708_52' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_81 : Operation 3395 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.6" [cnn/src/conv.cpp:87]   --->   Operation 3395 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_81 : Operation 3396 [1/2] (3.25ns)   --->   "%temp_5_V_load_18 = load i8* %temp_5_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3396 'load' 'temp_5_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_81 : Operation 3397 [1/2] (3.25ns)   --->   "%temp_6_V_load_9 = load i8* %temp_6_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3397 'load' 'temp_6_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_81 : Operation 3398 [1/1] (1.24ns)   --->   "%select_ln1116_48 = select i1 %icmp_ln1116_48, i8 %temp_5_V_load_18, i8 %temp_6_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 3398 'select' 'select_ln1116_48' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 3399 [1/15] (3.22ns)   --->   "%urem_ln1116_55 = urem i11 %add_ln84_103, 224" [cnn/src/conv.cpp:86]   --->   Operation 3399 'urem' 'urem_ln1116_55' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3400 [1/1] (0.00ns)   --->   "%zext_ln1116_82 = zext i11 %urem_ln1116_55 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3400 'zext' 'zext_ln1116_82' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_81 : Operation 3401 [1/1] (0.00ns)   --->   "%temp_5_V_addr_21 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_82" [cnn/src/conv.cpp:86]   --->   Operation 3401 'getelementptr' 'temp_5_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_49)> <Delay = 0.00>
ST_81 : Operation 3402 [1/1] (0.00ns)   --->   "%temp_6_V_addr_12 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_82" [cnn/src/conv.cpp:86]   --->   Operation 3402 'getelementptr' 'temp_6_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_49)> <Delay = 0.00>
ST_81 : Operation 3403 [2/2] (3.25ns)   --->   "%temp_5_V_load_19 = load i8* %temp_5_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3403 'load' 'temp_5_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_81 : Operation 3404 [2/2] (3.25ns)   --->   "%temp_6_V_load_10 = load i8* %temp_6_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3404 'load' 'temp_6_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_81 : Operation 3405 [2/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3405 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3406 [3/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3406 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3407 [4/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3407 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3408 [1/1] (8.75ns)   --->   "%bias_V_addr_62_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_62)" [cnn/src/conv.cpp:86]   --->   Operation 3408 'read' 'bias_V_addr_62_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3409 [5/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3409 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3410 [1/7] (8.75ns)   --->   "%bias_V_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_63, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3410 'readreq' 'bias_V_load_64_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3411 [6/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3411 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3412 [2/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3412 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3413 [7/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3413 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3414 [3/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3414 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3415 [8/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3415 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3416 [4/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3416 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3417 [9/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3417 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3418 [5/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3418 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3419 [10/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3419 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3420 [6/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3420 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3421 [11/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3421 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3422 [7/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3422 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 3423 [12/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3423 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3424 [13/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3424 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3425 [14/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3425 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 79> <Delay = 8.75>
ST_82 : Operation 3426 [1/1] (0.00ns)   --->   "%sum_4_5_2_2 = phi i8 [ %trunc_ln708_52, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.5.2.2_ifconv ], [ %sum_4_5_2_1, %.preheader.5.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3426 'phi' 'sum_4_5_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_82 : Operation 3427 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv, label %.preheader.6.0.1" [cnn/src/conv.cpp:83]   --->   Operation 3427 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_82 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln1192_163 = sext i8 %select_ln1116_45 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3428 'sext' 'sext_ln1192_163' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_82 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln1192_164 = sext i8 %bias_V_addr_55_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3429 'sext' 'sext_ln1192_164' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_82 : Operation 3430 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_81)   --->   "%mul_ln1192_81 = mul i11 %sext_ln1192_163, %sext_ln1192_164" [cnn/src/conv.cpp:86]   --->   Operation 3430 'mul' 'mul_ln1192_81' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3431 [1/1] (0.00ns)   --->   "%shl_ln728_79 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_5_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3431 'bitconcatenate' 'shl_ln728_79' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_82 : Operation 3432 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_81 = add i11 %mul_ln1192_81, %shl_ln728_79" [cnn/src/conv.cpp:86]   --->   Operation 3432 'add' 'add_ln1192_81' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 3433 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_81, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3433 'partselect' 'trunc_ln708_53' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_82 : Operation 3434 [1/1] (1.76ns)   --->   "br label %.preheader.6.0.1" [cnn/src/conv.cpp:87]   --->   Operation 3434 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_82 : Operation 3435 [1/2] (3.25ns)   --->   "%temp_5_V_load_19 = load i8* %temp_5_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3435 'load' 'temp_5_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_82 : Operation 3436 [1/2] (3.25ns)   --->   "%temp_6_V_load_10 = load i8* %temp_6_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3436 'load' 'temp_6_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_82 : Operation 3437 [1/1] (1.24ns)   --->   "%select_ln1116_49 = select i1 %icmp_ln1116_49, i8 %temp_5_V_load_19, i8 %temp_6_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 3437 'select' 'select_ln1116_49' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 3438 [1/15] (3.22ns)   --->   "%urem_ln1116_56 = urem i11 %add_ln84_104, 224" [cnn/src/conv.cpp:86]   --->   Operation 3438 'urem' 'urem_ln1116_56' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln1116_83 = zext i11 %urem_ln1116_56 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3439 'zext' 'zext_ln1116_83' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_82 : Operation 3440 [1/1] (0.00ns)   --->   "%temp_5_V_addr_22 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_83" [cnn/src/conv.cpp:86]   --->   Operation 3440 'getelementptr' 'temp_5_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_50)> <Delay = 0.00>
ST_82 : Operation 3441 [1/1] (0.00ns)   --->   "%temp_6_V_addr_13 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_83" [cnn/src/conv.cpp:86]   --->   Operation 3441 'getelementptr' 'temp_6_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_50)> <Delay = 0.00>
ST_82 : Operation 3442 [2/2] (3.25ns)   --->   "%temp_5_V_load_20 = load i8* %temp_5_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3442 'load' 'temp_5_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_82 : Operation 3443 [2/2] (3.25ns)   --->   "%temp_6_V_load_11 = load i8* %temp_6_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3443 'load' 'temp_6_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_82 : Operation 3444 [2/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3444 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3445 [3/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3445 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3446 [4/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3446 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3447 [1/1] (8.75ns)   --->   "%bias_V_addr_63_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_63)" [cnn/src/conv.cpp:86]   --->   Operation 3447 'read' 'bias_V_addr_63_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3448 [5/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3448 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3449 [1/7] (8.75ns)   --->   "%bias_V_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_64, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3449 'readreq' 'bias_V_load_65_req' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3450 [6/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3450 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3451 [2/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3451 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3452 [7/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3452 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3453 [3/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3453 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3454 [8/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3454 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3455 [4/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3455 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3456 [9/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3456 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3457 [5/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3457 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3458 [10/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3458 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3459 [6/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3459 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3460 [11/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3460 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3461 [7/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3461 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 3462 [12/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3462 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3463 [13/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3463 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 80> <Delay = 8.75>
ST_83 : Operation 3464 [1/1] (0.00ns)   --->   "%sum_4_6_0_0 = phi i8 [ %trunc_ln708_53, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.0_ifconv ], [ %sum_4_5_2_2, %.preheader148.preheader.6 ]" [cnn/src/conv.cpp:86]   --->   Operation 3464 'phi' 'sum_4_6_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_83 : Operation 3465 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv, label %.preheader.6.0.2" [cnn/src/conv.cpp:83]   --->   Operation 3465 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_83 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln1192_165 = sext i8 %select_ln1116_46 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3466 'sext' 'sext_ln1192_165' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_83 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln1192_166 = sext i8 %bias_V_addr_56_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3467 'sext' 'sext_ln1192_166' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_83 : Operation 3468 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_82)   --->   "%mul_ln1192_82 = mul i11 %sext_ln1192_165, %sext_ln1192_166" [cnn/src/conv.cpp:86]   --->   Operation 3468 'mul' 'mul_ln1192_82' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 3469 [1/1] (0.00ns)   --->   "%shl_ln728_80 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3469 'bitconcatenate' 'shl_ln728_80' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_83 : Operation 3470 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_82 = add i11 %mul_ln1192_82, %shl_ln728_80" [cnn/src/conv.cpp:86]   --->   Operation 3470 'add' 'add_ln1192_82' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 3471 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_82, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3471 'partselect' 'trunc_ln708_54' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_83 : Operation 3472 [1/1] (1.76ns)   --->   "br label %.preheader.6.0.2" [cnn/src/conv.cpp:87]   --->   Operation 3472 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_83 : Operation 3473 [1/2] (3.25ns)   --->   "%temp_5_V_load_20 = load i8* %temp_5_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3473 'load' 'temp_5_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_83 : Operation 3474 [1/2] (3.25ns)   --->   "%temp_6_V_load_11 = load i8* %temp_6_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3474 'load' 'temp_6_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_83 : Operation 3475 [1/1] (1.24ns)   --->   "%select_ln1116_50 = select i1 %icmp_ln1116_50, i8 %temp_5_V_load_20, i8 %temp_6_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 3475 'select' 'select_ln1116_50' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 3476 [1/15] (3.22ns)   --->   "%urem_ln1116_57 = urem i11 %add_ln84_106, 224" [cnn/src/conv.cpp:86]   --->   Operation 3476 'urem' 'urem_ln1116_57' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln1116_84 = zext i11 %urem_ln1116_57 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3477 'zext' 'zext_ln1116_84' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_83 : Operation 3478 [1/1] (0.00ns)   --->   "%temp_5_V_addr_23 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_84" [cnn/src/conv.cpp:86]   --->   Operation 3478 'getelementptr' 'temp_5_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_51)> <Delay = 0.00>
ST_83 : Operation 3479 [1/1] (0.00ns)   --->   "%temp_6_V_addr_14 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_84" [cnn/src/conv.cpp:86]   --->   Operation 3479 'getelementptr' 'temp_6_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_51)> <Delay = 0.00>
ST_83 : Operation 3480 [2/2] (3.25ns)   --->   "%temp_5_V_load_21 = load i8* %temp_5_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3480 'load' 'temp_5_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_83 : Operation 3481 [2/2] (3.25ns)   --->   "%temp_6_V_load_12 = load i8* %temp_6_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3481 'load' 'temp_6_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_83 : Operation 3482 [2/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3482 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3483 [3/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3483 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3484 [4/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3484 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3485 [1/1] (8.75ns)   --->   "%bias_V_addr_64_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_64)" [cnn/src/conv.cpp:86]   --->   Operation 3485 'read' 'bias_V_addr_64_read' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3486 [5/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3486 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3487 [1/7] (8.75ns)   --->   "%bias_V_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_65, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3487 'readreq' 'bias_V_load_66_req' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3488 [6/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3488 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3489 [2/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3489 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3490 [7/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3490 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3491 [3/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3491 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3492 [8/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3492 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3493 [4/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3493 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3494 [9/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3494 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3495 [5/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3495 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3496 [10/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3496 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3497 [6/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3497 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3498 [11/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3498 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3499 [7/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3499 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 3500 [12/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3500 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 81> <Delay = 8.75>
ST_84 : Operation 3501 [1/1] (0.00ns)   --->   "%sum_4_6_0_1 = phi i8 [ %trunc_ln708_54, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.1_ifconv ], [ %sum_4_6_0_0, %.preheader.6.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3501 'phi' 'sum_4_6_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_84 : Operation 3502 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv, label %.preheader.preheader.6.1" [cnn/src/conv.cpp:83]   --->   Operation 3502 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_84 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln1192_167 = sext i8 %select_ln1116_47 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3503 'sext' 'sext_ln1192_167' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_84 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln1192_168 = sext i8 %bias_V_addr_57_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3504 'sext' 'sext_ln1192_168' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_84 : Operation 3505 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_83)   --->   "%mul_ln1192_83 = mul i11 %sext_ln1192_167, %sext_ln1192_168" [cnn/src/conv.cpp:86]   --->   Operation 3505 'mul' 'mul_ln1192_83' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 3506 [1/1] (0.00ns)   --->   "%shl_ln728_81 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3506 'bitconcatenate' 'shl_ln728_81' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_84 : Operation 3507 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_83 = add i11 %mul_ln1192_83, %shl_ln728_81" [cnn/src/conv.cpp:86]   --->   Operation 3507 'add' 'add_ln1192_83' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_83, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3508 'partselect' 'trunc_ln708_55' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_84 : Operation 3509 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.6.1" [cnn/src/conv.cpp:87]   --->   Operation 3509 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_84 : Operation 3510 [1/2] (3.25ns)   --->   "%temp_5_V_load_21 = load i8* %temp_5_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3510 'load' 'temp_5_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_84 : Operation 3511 [1/2] (3.25ns)   --->   "%temp_6_V_load_12 = load i8* %temp_6_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3511 'load' 'temp_6_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_84 : Operation 3512 [1/1] (1.24ns)   --->   "%select_ln1116_51 = select i1 %icmp_ln1116_51, i8 %temp_5_V_load_21, i8 %temp_6_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 3512 'select' 'select_ln1116_51' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 3513 [1/15] (3.22ns)   --->   "%urem_ln1116_58 = urem i11 %add_ln84_108, 224" [cnn/src/conv.cpp:86]   --->   Operation 3513 'urem' 'urem_ln1116_58' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3514 [1/1] (0.00ns)   --->   "%zext_ln1116_85 = zext i11 %urem_ln1116_58 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3514 'zext' 'zext_ln1116_85' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_84 : Operation 3515 [1/1] (0.00ns)   --->   "%temp_5_V_addr_24 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_85" [cnn/src/conv.cpp:86]   --->   Operation 3515 'getelementptr' 'temp_5_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_52)> <Delay = 0.00>
ST_84 : Operation 3516 [1/1] (0.00ns)   --->   "%temp_6_V_addr_15 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_85" [cnn/src/conv.cpp:86]   --->   Operation 3516 'getelementptr' 'temp_6_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_52)> <Delay = 0.00>
ST_84 : Operation 3517 [2/2] (3.25ns)   --->   "%temp_5_V_load_22 = load i8* %temp_5_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3517 'load' 'temp_5_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_84 : Operation 3518 [2/2] (3.25ns)   --->   "%temp_6_V_load_13 = load i8* %temp_6_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3518 'load' 'temp_6_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_84 : Operation 3519 [2/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3519 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3520 [3/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3520 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3521 [4/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3521 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3522 [1/1] (8.75ns)   --->   "%bias_V_addr_65_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_65)" [cnn/src/conv.cpp:86]   --->   Operation 3522 'read' 'bias_V_addr_65_read' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3523 [5/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3523 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3524 [1/7] (8.75ns)   --->   "%bias_V_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_66, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3524 'readreq' 'bias_V_load_67_req' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3525 [6/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3525 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3526 [2/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3526 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3527 [7/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3527 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3528 [3/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3528 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3529 [8/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3529 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3530 [4/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3530 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3531 [9/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3531 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3532 [5/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3532 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3533 [10/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3533 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3534 [6/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3534 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 3535 [11/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3535 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3536 [7/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3536 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 82> <Delay = 8.75>
ST_85 : Operation 3537 [1/1] (0.00ns)   --->   "%sum_4_6_0_2 = phi i8 [ %trunc_ln708_55, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.0.2_ifconv ], [ %sum_4_6_0_1, %.preheader.6.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3537 'phi' 'sum_4_6_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_85 : Operation 3538 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 3538 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_85 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln1192_169 = sext i8 %select_ln1116_48 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3539 'sext' 'sext_ln1192_169' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_85 : Operation 3540 [1/1] (0.00ns)   --->   "%sext_ln1192_170 = sext i8 %bias_V_addr_58_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3540 'sext' 'sext_ln1192_170' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_85 : Operation 3541 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_84)   --->   "%mul_ln1192_84 = mul i11 %sext_ln1192_169, %sext_ln1192_170" [cnn/src/conv.cpp:86]   --->   Operation 3541 'mul' 'mul_ln1192_84' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 3542 [1/1] (0.00ns)   --->   "%shl_ln728_82 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3542 'bitconcatenate' 'shl_ln728_82' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_85 : Operation 3543 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_84 = add i11 %mul_ln1192_84, %shl_ln728_82" [cnn/src/conv.cpp:86]   --->   Operation 3543 'add' 'add_ln1192_84' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 3544 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_84, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3544 'partselect' 'trunc_ln708_56' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_85 : Operation 3545 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 3545 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_85 : Operation 3546 [1/2] (3.25ns)   --->   "%temp_5_V_load_22 = load i8* %temp_5_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3546 'load' 'temp_5_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_85 : Operation 3547 [1/2] (3.25ns)   --->   "%temp_6_V_load_13 = load i8* %temp_6_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3547 'load' 'temp_6_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_85 : Operation 3548 [1/1] (1.24ns)   --->   "%select_ln1116_52 = select i1 %icmp_ln1116_52, i8 %temp_5_V_load_22, i8 %temp_6_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 3548 'select' 'select_ln1116_52' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 3549 [1/15] (3.22ns)   --->   "%urem_ln1116_59 = urem i11 %add_ln84_110, 224" [cnn/src/conv.cpp:86]   --->   Operation 3549 'urem' 'urem_ln1116_59' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3550 [1/1] (0.00ns)   --->   "%zext_ln1116_86 = zext i11 %urem_ln1116_59 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3550 'zext' 'zext_ln1116_86' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_85 : Operation 3551 [1/1] (0.00ns)   --->   "%temp_5_V_addr_25 = getelementptr [224 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_86" [cnn/src/conv.cpp:86]   --->   Operation 3551 'getelementptr' 'temp_5_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_53)> <Delay = 0.00>
ST_85 : Operation 3552 [1/1] (0.00ns)   --->   "%temp_6_V_addr_16 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_86" [cnn/src/conv.cpp:86]   --->   Operation 3552 'getelementptr' 'temp_6_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_53)> <Delay = 0.00>
ST_85 : Operation 3553 [2/2] (3.25ns)   --->   "%temp_5_V_load_23 = load i8* %temp_5_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3553 'load' 'temp_5_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_85 : Operation 3554 [2/2] (3.25ns)   --->   "%temp_6_V_load_14 = load i8* %temp_6_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3554 'load' 'temp_6_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_85 : Operation 3555 [2/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3555 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3556 [3/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3556 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3557 [4/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3557 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3558 [1/1] (8.75ns)   --->   "%bias_V_addr_66_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_66)" [cnn/src/conv.cpp:86]   --->   Operation 3558 'read' 'bias_V_addr_66_read' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3559 [5/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3559 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3560 [1/7] (8.75ns)   --->   "%bias_V_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_67, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3560 'readreq' 'bias_V_load_68_req' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3561 [6/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3561 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3562 [2/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3562 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3563 [7/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3563 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3564 [3/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3564 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3565 [8/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3565 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3566 [4/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3566 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3567 [9/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3567 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3568 [5/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3568 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 3569 [10/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3569 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3570 [6/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3570 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 83> <Delay = 8.75>
ST_86 : Operation 3571 [1/1] (0.00ns)   --->   "%sum_4_6_1_0 = phi i8 [ %trunc_ln708_56, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.0_ifconv ], [ %sum_4_6_0_2, %.preheader.preheader.6.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3571 'phi' 'sum_4_6_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_86 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln1192_171 = sext i8 %select_ln1116_49 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3572 'sext' 'sext_ln1192_171' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_86 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln1192_172 = sext i8 %bias_V_addr_59_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3573 'sext' 'sext_ln1192_172' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_86 : Operation 3574 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_85)   --->   "%mul_ln1192_85 = mul i11 %sext_ln1192_171, %sext_ln1192_172" [cnn/src/conv.cpp:86]   --->   Operation 3574 'mul' 'mul_ln1192_85' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3575 [1/1] (0.00ns)   --->   "%shl_ln728_83 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3575 'bitconcatenate' 'shl_ln728_83' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_86 : Operation 3576 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_85 = add i11 %mul_ln1192_85, %shl_ln728_83" [cnn/src/conv.cpp:86]   --->   Operation 3576 'add' 'add_ln1192_85' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3577 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_85, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3577 'partselect' 'trunc_ln708_57' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_86 : Operation 3578 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv, label %.preheader.preheader.6.2" [cnn/src/conv.cpp:83]   --->   Operation 3578 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_86 : Operation 3579 [1/2] (3.25ns)   --->   "%temp_5_V_load_23 = load i8* %temp_5_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3579 'load' 'temp_5_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_86 : Operation 3580 [1/2] (3.25ns)   --->   "%temp_6_V_load_14 = load i8* %temp_6_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3580 'load' 'temp_6_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_86 : Operation 3581 [1/1] (1.24ns)   --->   "%select_ln1116_53 = select i1 %icmp_ln1116_53, i8 %temp_5_V_load_23, i8 %temp_6_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 3581 'select' 'select_ln1116_53' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 3582 [1/15] (3.22ns)   --->   "%urem_ln1116_60 = urem i11 %add_ln84_112, 224" [cnn/src/conv.cpp:86]   --->   Operation 3582 'urem' 'urem_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln1116_87 = zext i11 %urem_ln1116_60 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3583 'zext' 'zext_ln1116_87' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_86 : Operation 3584 [1/1] (0.00ns)   --->   "%temp_6_V_addr_17 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_87" [cnn/src/conv.cpp:86]   --->   Operation 3584 'getelementptr' 'temp_6_V_addr_17' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_54)> <Delay = 0.00>
ST_86 : Operation 3585 [1/1] (0.00ns)   --->   "%temp_7_V_addr_8 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_87" [cnn/src/conv.cpp:86]   --->   Operation 3585 'getelementptr' 'temp_7_V_addr_8' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_54)> <Delay = 0.00>
ST_86 : Operation 3586 [2/2] (3.25ns)   --->   "%temp_6_V_load_15 = load i8* %temp_6_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3586 'load' 'temp_6_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_86 : Operation 3587 [2/2] (3.25ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3587 'load' 'temp_7_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_86 : Operation 3588 [2/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3588 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3589 [3/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3589 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3590 [4/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3590 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3591 [1/1] (8.75ns)   --->   "%bias_V_addr_67_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_67)" [cnn/src/conv.cpp:86]   --->   Operation 3591 'read' 'bias_V_addr_67_read' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3592 [5/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3592 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3593 [1/7] (8.75ns)   --->   "%bias_V_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_68, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3593 'readreq' 'bias_V_load_69_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3594 [6/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3594 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3595 [2/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3595 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3596 [7/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3596 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3597 [3/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3597 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3598 [8/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3598 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3599 [4/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3599 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 3600 [9/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3600 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3601 [5/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3601 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 84> <Delay = 8.75>
ST_87 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln1192_173 = sext i8 %select_ln1116_50 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3602 'sext' 'sext_ln1192_173' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_87 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln1192_174 = sext i8 %bias_V_addr_60_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3603 'sext' 'sext_ln1192_174' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_87 : Operation 3604 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_86)   --->   "%mul_ln1192_86 = mul i11 %sext_ln1192_173, %sext_ln1192_174" [cnn/src/conv.cpp:86]   --->   Operation 3604 'mul' 'mul_ln1192_86' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3605 [1/1] (0.00ns)   --->   "%shl_ln728_84 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_57, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3605 'bitconcatenate' 'shl_ln728_84' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_87 : Operation 3606 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_86 = add i11 %mul_ln1192_86, %shl_ln728_84" [cnn/src/conv.cpp:86]   --->   Operation 3606 'add' 'add_ln1192_86' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3607 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_86, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3607 'partselect' 'trunc_ln708_58' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_87 : Operation 3608 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.6.2" [cnn/src/conv.cpp:87]   --->   Operation 3608 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>
ST_87 : Operation 3609 [1/2] (3.25ns)   --->   "%temp_6_V_load_15 = load i8* %temp_6_V_addr_17, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3609 'load' 'temp_6_V_load_15' <Predicate = (!icmp_ln65 & and_ln83 & icmp_ln1116_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_87 : Operation 3610 [1/2] (3.25ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_8, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3610 'load' 'temp_7_V_load' <Predicate = (!icmp_ln65 & and_ln83 & !icmp_ln1116_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_87 : Operation 3611 [1/1] (1.24ns)   --->   "%select_ln1116_54 = select i1 %icmp_ln1116_54, i8 %temp_6_V_load_15, i8 %temp_7_V_load" [cnn/src/conv.cpp:86]   --->   Operation 3611 'select' 'select_ln1116_54' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 3612 [1/15] (3.22ns)   --->   "%urem_ln1116_61 = urem i11 %add_ln84_114, 224" [cnn/src/conv.cpp:86]   --->   Operation 3612 'urem' 'urem_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln1116_88 = zext i11 %urem_ln1116_61 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3613 'zext' 'zext_ln1116_88' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_87 : Operation 3614 [1/1] (0.00ns)   --->   "%temp_6_V_addr_18 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_88" [cnn/src/conv.cpp:86]   --->   Operation 3614 'getelementptr' 'temp_6_V_addr_18' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_55)> <Delay = 0.00>
ST_87 : Operation 3615 [1/1] (0.00ns)   --->   "%temp_7_V_addr_9 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_88" [cnn/src/conv.cpp:86]   --->   Operation 3615 'getelementptr' 'temp_7_V_addr_9' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_55)> <Delay = 0.00>
ST_87 : Operation 3616 [2/2] (3.25ns)   --->   "%temp_6_V_load_16 = load i8* %temp_6_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3616 'load' 'temp_6_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_87 : Operation 3617 [2/2] (3.25ns)   --->   "%temp_7_V_load_7 = load i8* %temp_7_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3617 'load' 'temp_7_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_87 : Operation 3618 [2/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3618 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3619 [3/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3619 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3620 [4/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3620 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3621 [1/1] (8.75ns)   --->   "%bias_V_addr_68_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_68)" [cnn/src/conv.cpp:86]   --->   Operation 3621 'read' 'bias_V_addr_68_read' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3622 [5/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3622 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3623 [1/7] (8.75ns)   --->   "%bias_V_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_69, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3623 'readreq' 'bias_V_load_70_req' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3624 [6/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3624 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3625 [2/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3625 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3626 [7/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3626 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3627 [3/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3627 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 3628 [8/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3628 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3629 [4/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3629 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 85> <Delay = 8.75>
ST_88 : Operation 3630 [1/1] (0.00ns)   --->   "%sum_4_6_1_2 = phi i8 [ %trunc_ln708_58, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.2_ifconv ], [ %trunc_ln708_57, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 3630 'phi' 'sum_4_6_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_88 : Operation 3631 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv, label %.preheader.6.2.1" [cnn/src/conv.cpp:83]   --->   Operation 3631 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_88 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln1192_175 = sext i8 %select_ln1116_51 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3632 'sext' 'sext_ln1192_175' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_88 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln1192_176 = sext i8 %bias_V_addr_61_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3633 'sext' 'sext_ln1192_176' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_88 : Operation 3634 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_87)   --->   "%mul_ln1192_87 = mul i11 %sext_ln1192_175, %sext_ln1192_176" [cnn/src/conv.cpp:86]   --->   Operation 3634 'mul' 'mul_ln1192_87' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3635 [1/1] (0.00ns)   --->   "%shl_ln728_85 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3635 'bitconcatenate' 'shl_ln728_85' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_88 : Operation 3636 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_87 = add i11 %mul_ln1192_87, %shl_ln728_85" [cnn/src/conv.cpp:86]   --->   Operation 3636 'add' 'add_ln1192_87' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3637 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_87, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3637 'partselect' 'trunc_ln708_59' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_88 : Operation 3638 [1/1] (1.76ns)   --->   "br label %.preheader.6.2.1" [cnn/src/conv.cpp:87]   --->   Operation 3638 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>
ST_88 : Operation 3639 [1/2] (3.25ns)   --->   "%temp_6_V_load_16 = load i8* %temp_6_V_addr_18, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3639 'load' 'temp_6_V_load_16' <Predicate = (!icmp_ln65 & select_ln67_2 & icmp_ln1116_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_88 : Operation 3640 [1/2] (3.25ns)   --->   "%temp_7_V_load_7 = load i8* %temp_7_V_addr_9, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3640 'load' 'temp_7_V_load_7' <Predicate = (!icmp_ln65 & select_ln67_2 & !icmp_ln1116_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_88 : Operation 3641 [1/1] (1.24ns)   --->   "%select_ln1116_55 = select i1 %icmp_ln1116_55, i8 %temp_6_V_load_16, i8 %temp_7_V_load_7" [cnn/src/conv.cpp:86]   --->   Operation 3641 'select' 'select_ln1116_55' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 3642 [1/15] (3.22ns)   --->   "%urem_ln1116_62 = urem i11 %add_ln84_116, 224" [cnn/src/conv.cpp:86]   --->   Operation 3642 'urem' 'urem_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln1116_89 = zext i11 %urem_ln1116_62 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3643 'zext' 'zext_ln1116_89' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_88 : Operation 3644 [1/1] (0.00ns)   --->   "%temp_6_V_addr_19 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_89" [cnn/src/conv.cpp:86]   --->   Operation 3644 'getelementptr' 'temp_6_V_addr_19' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_56)> <Delay = 0.00>
ST_88 : Operation 3645 [1/1] (0.00ns)   --->   "%temp_7_V_addr_10 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_89" [cnn/src/conv.cpp:86]   --->   Operation 3645 'getelementptr' 'temp_7_V_addr_10' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_56)> <Delay = 0.00>
ST_88 : Operation 3646 [2/2] (3.25ns)   --->   "%temp_6_V_load_17 = load i8* %temp_6_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3646 'load' 'temp_6_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_88 : Operation 3647 [2/2] (3.25ns)   --->   "%temp_7_V_load_8 = load i8* %temp_7_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3647 'load' 'temp_7_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_88 : Operation 3648 [2/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3648 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3649 [3/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3649 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3650 [4/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3650 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3651 [1/1] (8.75ns)   --->   "%bias_V_addr_69_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_69)" [cnn/src/conv.cpp:86]   --->   Operation 3651 'read' 'bias_V_addr_69_read' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3652 [5/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3652 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3653 [1/7] (8.75ns)   --->   "%bias_V_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_70, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3653 'readreq' 'bias_V_load_71_req' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3654 [6/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3654 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3655 [2/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3655 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 3656 [7/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3656 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3657 [3/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3657 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 86> <Delay = 8.75>
ST_89 : Operation 3658 [1/1] (0.00ns)   --->   "%sum_4_6_2_0 = phi i8 [ %trunc_ln708_59, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.0_ifconv ], [ %sum_4_6_1_2, %.preheader.preheader.6.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3658 'phi' 'sum_4_6_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_89 : Operation 3659 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv, label %.preheader.6.2.2" [cnn/src/conv.cpp:83]   --->   Operation 3659 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_89 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln1192_177 = sext i8 %select_ln1116_52 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3660 'sext' 'sext_ln1192_177' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_89 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln1192_178 = sext i8 %bias_V_addr_62_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3661 'sext' 'sext_ln1192_178' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_89 : Operation 3662 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_88)   --->   "%mul_ln1192_88 = mul i11 %sext_ln1192_177, %sext_ln1192_178" [cnn/src/conv.cpp:86]   --->   Operation 3662 'mul' 'mul_ln1192_88' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3663 [1/1] (0.00ns)   --->   "%shl_ln728_86 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3663 'bitconcatenate' 'shl_ln728_86' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_89 : Operation 3664 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_88 = add i11 %mul_ln1192_88, %shl_ln728_86" [cnn/src/conv.cpp:86]   --->   Operation 3664 'add' 'add_ln1192_88' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3665 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_88, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3665 'partselect' 'trunc_ln708_60' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_89 : Operation 3666 [1/1] (1.76ns)   --->   "br label %.preheader.6.2.2" [cnn/src/conv.cpp:87]   --->   Operation 3666 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>
ST_89 : Operation 3667 [1/2] (3.25ns)   --->   "%temp_6_V_load_17 = load i8* %temp_6_V_addr_19, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3667 'load' 'temp_6_V_load_17' <Predicate = (!icmp_ln65 & and_ln83_1 & icmp_ln1116_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_89 : Operation 3668 [1/2] (3.25ns)   --->   "%temp_7_V_load_8 = load i8* %temp_7_V_addr_10, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3668 'load' 'temp_7_V_load_8' <Predicate = (!icmp_ln65 & and_ln83_1 & !icmp_ln1116_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_89 : Operation 3669 [1/1] (1.24ns)   --->   "%select_ln1116_56 = select i1 %icmp_ln1116_56, i8 %temp_6_V_load_17, i8 %temp_7_V_load_8" [cnn/src/conv.cpp:86]   --->   Operation 3669 'select' 'select_ln1116_56' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 3670 [1/15] (3.22ns)   --->   "%urem_ln1116_63 = urem i11 %add_ln84_118, 224" [cnn/src/conv.cpp:86]   --->   Operation 3670 'urem' 'urem_ln1116_63' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3671 [1/1] (0.00ns)   --->   "%zext_ln1116_90 = zext i11 %urem_ln1116_63 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3671 'zext' 'zext_ln1116_90' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_89 : Operation 3672 [1/1] (0.00ns)   --->   "%temp_6_V_addr_20 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_90" [cnn/src/conv.cpp:86]   --->   Operation 3672 'getelementptr' 'temp_6_V_addr_20' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_57)> <Delay = 0.00>
ST_89 : Operation 3673 [1/1] (0.00ns)   --->   "%temp_7_V_addr_11 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_90" [cnn/src/conv.cpp:86]   --->   Operation 3673 'getelementptr' 'temp_7_V_addr_11' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_57)> <Delay = 0.00>
ST_89 : Operation 3674 [2/2] (3.25ns)   --->   "%temp_6_V_load_18 = load i8* %temp_6_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3674 'load' 'temp_6_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_89 : Operation 3675 [2/2] (3.25ns)   --->   "%temp_7_V_load_9 = load i8* %temp_7_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3675 'load' 'temp_7_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_89 : Operation 3676 [2/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3676 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3677 [3/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3677 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3678 [4/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3678 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3679 [1/1] (8.75ns)   --->   "%bias_V_addr_70_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_70)" [cnn/src/conv.cpp:86]   --->   Operation 3679 'read' 'bias_V_addr_70_read' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3680 [5/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3680 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3681 [1/7] (8.75ns)   --->   "%bias_V_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_71, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3681 'readreq' 'bias_V_load_72_req' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 3682 [6/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3682 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3683 [2/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3683 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 87> <Delay = 8.75>
ST_90 : Operation 3684 [1/1] (0.00ns)   --->   "%sum_4_6_2_1 = phi i8 [ %trunc_ln708_60, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.1_ifconv ], [ %sum_4_6_2_0, %.preheader.6.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3684 'phi' 'sum_4_6_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_90 : Operation 3685 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv, label %.preheader148.preheader.7" [cnn/src/conv.cpp:83]   --->   Operation 3685 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_90 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln1192_179 = sext i8 %select_ln1116_53 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3686 'sext' 'sext_ln1192_179' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_90 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1192_180 = sext i8 %bias_V_addr_63_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3687 'sext' 'sext_ln1192_180' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_90 : Operation 3688 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_89)   --->   "%mul_ln1192_89 = mul i11 %sext_ln1192_179, %sext_ln1192_180" [cnn/src/conv.cpp:86]   --->   Operation 3688 'mul' 'mul_ln1192_89' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3689 [1/1] (0.00ns)   --->   "%shl_ln728_87 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3689 'bitconcatenate' 'shl_ln728_87' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_90 : Operation 3690 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_89 = add i11 %mul_ln1192_89, %shl_ln728_87" [cnn/src/conv.cpp:86]   --->   Operation 3690 'add' 'add_ln1192_89' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3691 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_89, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3691 'partselect' 'trunc_ln708_61' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_90 : Operation 3692 [1/1] (1.76ns)   --->   "br label %.preheader148.preheader.7" [cnn/src/conv.cpp:87]   --->   Operation 3692 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_90 : Operation 3693 [1/2] (3.25ns)   --->   "%temp_6_V_load_18 = load i8* %temp_6_V_addr_20, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3693 'load' 'temp_6_V_load_18' <Predicate = (!icmp_ln65 & icmp_ln83_1 & icmp_ln1116_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_90 : Operation 3694 [1/2] (3.25ns)   --->   "%temp_7_V_load_9 = load i8* %temp_7_V_addr_11, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3694 'load' 'temp_7_V_load_9' <Predicate = (!icmp_ln65 & icmp_ln83_1 & !icmp_ln1116_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_90 : Operation 3695 [1/1] (1.24ns)   --->   "%select_ln1116_57 = select i1 %icmp_ln1116_57, i8 %temp_6_V_load_18, i8 %temp_7_V_load_9" [cnn/src/conv.cpp:86]   --->   Operation 3695 'select' 'select_ln1116_57' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 3696 [1/15] (3.22ns)   --->   "%urem_ln1116_64 = urem i11 %add_ln84_120, 224" [cnn/src/conv.cpp:86]   --->   Operation 3696 'urem' 'urem_ln1116_64' <Predicate = (!icmp_ln65)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3697 [1/1] (0.00ns)   --->   "%zext_ln1116_91 = zext i11 %urem_ln1116_64 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3697 'zext' 'zext_ln1116_91' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_90 : Operation 3698 [1/1] (0.00ns)   --->   "%temp_6_V_addr_21 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_91" [cnn/src/conv.cpp:86]   --->   Operation 3698 'getelementptr' 'temp_6_V_addr_21' <Predicate = (!icmp_ln65 & icmp_ln1116_58)> <Delay = 0.00>
ST_90 : Operation 3699 [1/1] (0.00ns)   --->   "%temp_7_V_addr_12 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_91" [cnn/src/conv.cpp:86]   --->   Operation 3699 'getelementptr' 'temp_7_V_addr_12' <Predicate = (!icmp_ln65 & !icmp_ln1116_58)> <Delay = 0.00>
ST_90 : Operation 3700 [2/2] (3.25ns)   --->   "%temp_6_V_load_19 = load i8* %temp_6_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3700 'load' 'temp_6_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_90 : Operation 3701 [2/2] (3.25ns)   --->   "%temp_7_V_load_10 = load i8* %temp_7_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3701 'load' 'temp_7_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_90 : Operation 3702 [2/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3702 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3703 [3/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3703 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3704 [4/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3704 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3705 [1/1] (8.75ns)   --->   "%bias_V_addr_71_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_71)" [cnn/src/conv.cpp:86]   --->   Operation 3705 'read' 'bias_V_addr_71_read' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 3706 [5/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3706 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3707 [1/7] (8.75ns)   --->   "%bias_V_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %bias_V_addr_72, i32 1)" [cnn/src/conv.cpp:86]   --->   Operation 3707 'readreq' 'bias_V_load_73_req' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 88> <Delay = 8.75>
ST_91 : Operation 3708 [1/1] (0.00ns)   --->   "%sum_4_6_2_2 = phi i8 [ %trunc_ln708_61, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.6.2.2_ifconv ], [ %sum_4_6_2_1, %.preheader.6.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3708 'phi' 'sum_4_6_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_91 : Operation 3709 [1/1] (1.76ns)   --->   "br i1 %and_ln83, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv, label %.preheader.7.0.1" [cnn/src/conv.cpp:83]   --->   Operation 3709 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_91 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln1192_181 = sext i8 %select_ln1116_54 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3710 'sext' 'sext_ln1192_181' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_91 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln1192_182 = sext i8 %bias_V_addr_64_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3711 'sext' 'sext_ln1192_182' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_91 : Operation 3712 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_90)   --->   "%mul_ln1192_90 = mul i11 %sext_ln1192_181, %sext_ln1192_182" [cnn/src/conv.cpp:86]   --->   Operation 3712 'mul' 'mul_ln1192_90' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3713 [1/1] (0.00ns)   --->   "%shl_ln728_88 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_6_2_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3713 'bitconcatenate' 'shl_ln728_88' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_91 : Operation 3714 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_90 = add i11 %mul_ln1192_90, %shl_ln728_88" [cnn/src/conv.cpp:86]   --->   Operation 3714 'add' 'add_ln1192_90' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3715 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_90, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3715 'partselect' 'trunc_ln708_62' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 0.00>
ST_91 : Operation 3716 [1/1] (1.76ns)   --->   "br label %.preheader.7.0.1" [cnn/src/conv.cpp:87]   --->   Operation 3716 'br' <Predicate = (!icmp_ln65 & and_ln83)> <Delay = 1.76>
ST_91 : Operation 3717 [1/2] (3.25ns)   --->   "%temp_6_V_load_19 = load i8* %temp_6_V_addr_21, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3717 'load' 'temp_6_V_load_19' <Predicate = (!icmp_ln65 & icmp_ln1116_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_91 : Operation 3718 [1/2] (3.25ns)   --->   "%temp_7_V_load_10 = load i8* %temp_7_V_addr_12, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3718 'load' 'temp_7_V_load_10' <Predicate = (!icmp_ln65 & !icmp_ln1116_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_91 : Operation 3719 [1/1] (1.24ns)   --->   "%select_ln1116_58 = select i1 %icmp_ln1116_58, i8 %temp_6_V_load_19, i8 %temp_7_V_load_10" [cnn/src/conv.cpp:86]   --->   Operation 3719 'select' 'select_ln1116_58' <Predicate = (!icmp_ln65)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 3720 [1/15] (3.22ns)   --->   "%urem_ln1116_65 = urem i11 %add_ln84_121, 224" [cnn/src/conv.cpp:86]   --->   Operation 3720 'urem' 'urem_ln1116_65' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3721 [1/1] (0.00ns)   --->   "%zext_ln1116_92 = zext i11 %urem_ln1116_65 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3721 'zext' 'zext_ln1116_92' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_91 : Operation 3722 [1/1] (0.00ns)   --->   "%temp_6_V_addr_22 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_92" [cnn/src/conv.cpp:86]   --->   Operation 3722 'getelementptr' 'temp_6_V_addr_22' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_59)> <Delay = 0.00>
ST_91 : Operation 3723 [1/1] (0.00ns)   --->   "%temp_7_V_addr_13 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_92" [cnn/src/conv.cpp:86]   --->   Operation 3723 'getelementptr' 'temp_7_V_addr_13' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_59)> <Delay = 0.00>
ST_91 : Operation 3724 [2/2] (3.25ns)   --->   "%temp_6_V_load_20 = load i8* %temp_6_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3724 'load' 'temp_6_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_91 : Operation 3725 [2/2] (3.25ns)   --->   "%temp_7_V_load_11 = load i8* %temp_7_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3725 'load' 'temp_7_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_91 : Operation 3726 [2/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3726 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3727 [3/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3727 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3728 [4/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3728 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3729 [1/1] (8.75ns)   --->   "%bias_V_addr_72_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %bias_V_addr_72)" [cnn/src/conv.cpp:86]   --->   Operation 3729 'read' 'bias_V_addr_72_read' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 89> <Delay = 6.48>
ST_92 : Operation 3730 [1/1] (0.00ns)   --->   "%sum_4_7_0_0 = phi i8 [ %trunc_ln708_62, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.0_ifconv ], [ %sum_4_6_2_2, %.preheader148.preheader.7 ]" [cnn/src/conv.cpp:86]   --->   Operation 3730 'phi' 'sum_4_7_0_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_92 : Operation 3731 [1/1] (1.76ns)   --->   "br i1 %select_ln67_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv, label %.preheader.7.0.2" [cnn/src/conv.cpp:83]   --->   Operation 3731 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_92 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln1192_183 = sext i8 %select_ln1116_55 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3732 'sext' 'sext_ln1192_183' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_92 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln1192_184 = sext i8 %bias_V_addr_65_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3733 'sext' 'sext_ln1192_184' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_92 : Operation 3734 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_91)   --->   "%mul_ln1192_91 = mul i11 %sext_ln1192_183, %sext_ln1192_184" [cnn/src/conv.cpp:86]   --->   Operation 3734 'mul' 'mul_ln1192_91' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3735 [1/1] (0.00ns)   --->   "%shl_ln728_89 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3735 'bitconcatenate' 'shl_ln728_89' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_92 : Operation 3736 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_91 = add i11 %mul_ln1192_91, %shl_ln728_89" [cnn/src/conv.cpp:86]   --->   Operation 3736 'add' 'add_ln1192_91' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3737 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_91, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3737 'partselect' 'trunc_ln708_63' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 0.00>
ST_92 : Operation 3738 [1/1] (1.76ns)   --->   "br label %.preheader.7.0.2" [cnn/src/conv.cpp:87]   --->   Operation 3738 'br' <Predicate = (!icmp_ln65 & select_ln67_2)> <Delay = 1.76>
ST_92 : Operation 3739 [1/2] (3.25ns)   --->   "%temp_6_V_load_20 = load i8* %temp_6_V_addr_22, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3739 'load' 'temp_6_V_load_20' <Predicate = (!icmp_ln65 & icmp_ln83_2 & icmp_ln1116_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_92 : Operation 3740 [1/2] (3.25ns)   --->   "%temp_7_V_load_11 = load i8* %temp_7_V_addr_13, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3740 'load' 'temp_7_V_load_11' <Predicate = (!icmp_ln65 & icmp_ln83_2 & !icmp_ln1116_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_92 : Operation 3741 [1/1] (1.24ns)   --->   "%select_ln1116_59 = select i1 %icmp_ln1116_59, i8 %temp_6_V_load_20, i8 %temp_7_V_load_11" [cnn/src/conv.cpp:86]   --->   Operation 3741 'select' 'select_ln1116_59' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 3742 [1/15] (3.22ns)   --->   "%urem_ln1116_66 = urem i11 %add_ln84_123, 224" [cnn/src/conv.cpp:86]   --->   Operation 3742 'urem' 'urem_ln1116_66' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln1116_93 = zext i11 %urem_ln1116_66 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3743 'zext' 'zext_ln1116_93' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_92 : Operation 3744 [1/1] (0.00ns)   --->   "%temp_6_V_addr_23 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_93" [cnn/src/conv.cpp:86]   --->   Operation 3744 'getelementptr' 'temp_6_V_addr_23' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_60)> <Delay = 0.00>
ST_92 : Operation 3745 [1/1] (0.00ns)   --->   "%temp_7_V_addr_14 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_93" [cnn/src/conv.cpp:86]   --->   Operation 3745 'getelementptr' 'temp_7_V_addr_14' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_60)> <Delay = 0.00>
ST_92 : Operation 3746 [2/2] (3.25ns)   --->   "%temp_6_V_load_21 = load i8* %temp_6_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3746 'load' 'temp_6_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_92 : Operation 3747 [2/2] (3.25ns)   --->   "%temp_7_V_load_12 = load i8* %temp_7_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3747 'load' 'temp_7_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_92 : Operation 3748 [2/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3748 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3749 [3/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3749 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 90> <Delay = 6.48>
ST_93 : Operation 3750 [1/1] (0.00ns)   --->   "%sum_4_7_0_1 = phi i8 [ %trunc_ln708_63, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.1_ifconv ], [ %sum_4_7_0_0, %.preheader.7.0.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3750 'phi' 'sum_4_7_0_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_93 : Operation 3751 [1/1] (1.76ns)   --->   "br i1 %and_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv, label %.preheader.preheader.7.1" [cnn/src/conv.cpp:83]   --->   Operation 3751 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_93 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln1192_185 = sext i8 %select_ln1116_56 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3752 'sext' 'sext_ln1192_185' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_93 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln1192_186 = sext i8 %bias_V_addr_66_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3753 'sext' 'sext_ln1192_186' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_93 : Operation 3754 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_92)   --->   "%mul_ln1192_92 = mul i11 %sext_ln1192_185, %sext_ln1192_186" [cnn/src/conv.cpp:86]   --->   Operation 3754 'mul' 'mul_ln1192_92' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3755 [1/1] (0.00ns)   --->   "%shl_ln728_90 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3755 'bitconcatenate' 'shl_ln728_90' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_93 : Operation 3756 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_92 = add i11 %mul_ln1192_92, %shl_ln728_90" [cnn/src/conv.cpp:86]   --->   Operation 3756 'add' 'add_ln1192_92' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3757 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_92, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3757 'partselect' 'trunc_ln708_64' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 0.00>
ST_93 : Operation 3758 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.7.1" [cnn/src/conv.cpp:87]   --->   Operation 3758 'br' <Predicate = (!icmp_ln65 & and_ln83_1)> <Delay = 1.76>
ST_93 : Operation 3759 [1/2] (3.25ns)   --->   "%temp_6_V_load_21 = load i8* %temp_6_V_addr_23, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3759 'load' 'temp_6_V_load_21' <Predicate = (!icmp_ln65 & and_ln83_2 & icmp_ln1116_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_93 : Operation 3760 [1/2] (3.25ns)   --->   "%temp_7_V_load_12 = load i8* %temp_7_V_addr_14, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3760 'load' 'temp_7_V_load_12' <Predicate = (!icmp_ln65 & and_ln83_2 & !icmp_ln1116_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_93 : Operation 3761 [1/1] (1.24ns)   --->   "%select_ln1116_60 = select i1 %icmp_ln1116_60, i8 %temp_6_V_load_21, i8 %temp_7_V_load_12" [cnn/src/conv.cpp:86]   --->   Operation 3761 'select' 'select_ln1116_60' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 3762 [1/15] (3.22ns)   --->   "%urem_ln1116_67 = urem i11 %add_ln84_125, 224" [cnn/src/conv.cpp:86]   --->   Operation 3762 'urem' 'urem_ln1116_67' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln1116_94 = zext i11 %urem_ln1116_67 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3763 'zext' 'zext_ln1116_94' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_93 : Operation 3764 [1/1] (0.00ns)   --->   "%temp_6_V_addr_24 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_94" [cnn/src/conv.cpp:86]   --->   Operation 3764 'getelementptr' 'temp_6_V_addr_24' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_61)> <Delay = 0.00>
ST_93 : Operation 3765 [1/1] (0.00ns)   --->   "%temp_7_V_addr_15 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_94" [cnn/src/conv.cpp:86]   --->   Operation 3765 'getelementptr' 'temp_7_V_addr_15' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_61)> <Delay = 0.00>
ST_93 : Operation 3766 [2/2] (3.25ns)   --->   "%temp_6_V_load_22 = load i8* %temp_6_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3766 'load' 'temp_6_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_93 : Operation 3767 [2/2] (3.25ns)   --->   "%temp_7_V_load_13 = load i8* %temp_7_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3767 'load' 'temp_7_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_93 : Operation 3768 [2/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3768 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 91> <Delay = 6.48>
ST_94 : Operation 3769 [1/1] (0.00ns)   --->   "%sum_4_7_0_2 = phi i8 [ %trunc_ln708_64, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.0.2_ifconv ], [ %sum_4_7_0_1, %.preheader.7.0.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3769 'phi' 'sum_4_7_0_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_94 : Operation 3770 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_1, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv" [cnn/src/conv.cpp:83]   --->   Operation 3770 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_94 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln1192_187 = sext i8 %select_ln1116_57 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3771 'sext' 'sext_ln1192_187' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_94 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln1192_188 = sext i8 %bias_V_addr_67_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3772 'sext' 'sext_ln1192_188' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_94 : Operation 3773 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_93)   --->   "%mul_ln1192_93 = mul i11 %sext_ln1192_187, %sext_ln1192_188" [cnn/src/conv.cpp:86]   --->   Operation 3773 'mul' 'mul_ln1192_93' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3774 [1/1] (0.00ns)   --->   "%shl_ln728_91 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_0_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3774 'bitconcatenate' 'shl_ln728_91' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_94 : Operation 3775 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_93 = add i11 %mul_ln1192_93, %shl_ln728_91" [cnn/src/conv.cpp:86]   --->   Operation 3775 'add' 'add_ln1192_93' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3776 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_93, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3776 'partselect' 'trunc_ln708_65' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 0.00>
ST_94 : Operation 3777 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv" [cnn/src/conv.cpp:87]   --->   Operation 3777 'br' <Predicate = (!icmp_ln65 & icmp_ln83_1)> <Delay = 1.76>
ST_94 : Operation 3778 [1/2] (3.25ns)   --->   "%temp_6_V_load_22 = load i8* %temp_6_V_addr_24, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3778 'load' 'temp_6_V_load_22' <Predicate = (!icmp_ln65 & select_ln67_4 & icmp_ln1116_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_94 : Operation 3779 [1/2] (3.25ns)   --->   "%temp_7_V_load_13 = load i8* %temp_7_V_addr_15, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3779 'load' 'temp_7_V_load_13' <Predicate = (!icmp_ln65 & select_ln67_4 & !icmp_ln1116_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_94 : Operation 3780 [1/1] (1.24ns)   --->   "%select_ln1116_61 = select i1 %icmp_ln1116_61, i8 %temp_6_V_load_22, i8 %temp_7_V_load_13" [cnn/src/conv.cpp:86]   --->   Operation 3780 'select' 'select_ln1116_61' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 3781 [1/15] (3.22ns)   --->   "%urem_ln1116_68 = urem i11 %add_ln84_127, 224" [cnn/src/conv.cpp:86]   --->   Operation 3781 'urem' 'urem_ln1116_68' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.22> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3782 [1/1] (0.00ns)   --->   "%zext_ln1116_95 = zext i11 %urem_ln1116_68 to i64" [cnn/src/conv.cpp:86]   --->   Operation 3782 'zext' 'zext_ln1116_95' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_94 : Operation 3783 [1/1] (0.00ns)   --->   "%temp_6_V_addr_25 = getelementptr [224 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_95" [cnn/src/conv.cpp:86]   --->   Operation 3783 'getelementptr' 'temp_6_V_addr_25' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_62)> <Delay = 0.00>
ST_94 : Operation 3784 [1/1] (0.00ns)   --->   "%temp_7_V_addr_16 = getelementptr [224 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_95" [cnn/src/conv.cpp:86]   --->   Operation 3784 'getelementptr' 'temp_7_V_addr_16' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_62)> <Delay = 0.00>
ST_94 : Operation 3785 [2/2] (3.25ns)   --->   "%temp_6_V_load_23 = load i8* %temp_6_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3785 'load' 'temp_6_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_94 : Operation 3786 [2/2] (3.25ns)   --->   "%temp_7_V_load_14 = load i8* %temp_7_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3786 'load' 'temp_7_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 95 <SV = 92> <Delay = 6.38>
ST_95 : Operation 3787 [1/1] (0.00ns)   --->   "%sum_4_7_1_0 = phi i8 [ %trunc_ln708_65, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.0_ifconv ], [ %sum_4_7_0_2, %.preheader.preheader.7.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3787 'phi' 'sum_4_7_1_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln1192_189 = sext i8 %select_ln1116_58 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3788 'sext' 'sext_ln1192_189' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln1192_190 = sext i8 %bias_V_addr_68_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3789 'sext' 'sext_ln1192_190' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 3790 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_94)   --->   "%mul_ln1192_94 = mul i11 %sext_ln1192_189, %sext_ln1192_190" [cnn/src/conv.cpp:86]   --->   Operation 3790 'mul' 'mul_ln1192_94' <Predicate = (!icmp_ln65)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 3791 [1/1] (0.00ns)   --->   "%shl_ln728_92 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_1_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3791 'bitconcatenate' 'shl_ln728_92' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 3792 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_94 = add i11 %mul_ln1192_94, %shl_ln728_92" [cnn/src/conv.cpp:86]   --->   Operation 3792 'add' 'add_ln1192_94' <Predicate = (!icmp_ln65)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 3793 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_94, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3793 'partselect' 'trunc_ln708_66' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_95 : Operation 3794 [1/1] (1.76ns)   --->   "br i1 %icmp_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv, label %.preheader.preheader.7.2" [cnn/src/conv.cpp:83]   --->   Operation 3794 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_95 : Operation 3795 [1/2] (3.25ns)   --->   "%temp_6_V_load_23 = load i8* %temp_6_V_addr_25, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3795 'load' 'temp_6_V_load_23' <Predicate = (!icmp_ln65 & and_ln83_3 & icmp_ln1116_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_95 : Operation 3796 [1/2] (3.25ns)   --->   "%temp_7_V_load_14 = load i8* %temp_7_V_addr_16, align 1" [cnn/src/conv.cpp:86]   --->   Operation 3796 'load' 'temp_7_V_load_14' <Predicate = (!icmp_ln65 & and_ln83_3 & !icmp_ln1116_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_95 : Operation 3797 [1/1] (1.24ns)   --->   "%select_ln1116_62 = select i1 %icmp_ln1116_62, i8 %temp_6_V_load_23, i8 %temp_7_V_load_14" [cnn/src/conv.cpp:86]   --->   Operation 3797 'select' 'select_ln1116_62' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 96 <SV = 93> <Delay = 6.38>
ST_96 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln1192_191 = sext i8 %select_ln1116_59 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3798 'sext' 'sext_ln1192_191' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_96 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln1192_192 = sext i8 %bias_V_addr_69_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3799 'sext' 'sext_ln1192_192' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_96 : Operation 3800 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_95)   --->   "%mul_ln1192_95 = mul i11 %sext_ln1192_191, %sext_ln1192_192" [cnn/src/conv.cpp:86]   --->   Operation 3800 'mul' 'mul_ln1192_95' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 3801 [1/1] (0.00ns)   --->   "%shl_ln728_93 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln708_66, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3801 'bitconcatenate' 'shl_ln728_93' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_96 : Operation 3802 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_95 = add i11 %mul_ln1192_95, %shl_ln728_93" [cnn/src/conv.cpp:86]   --->   Operation 3802 'add' 'add_ln1192_95' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_95, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3803 'partselect' 'trunc_ln708_67' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 0.00>
ST_96 : Operation 3804 [1/1] (1.76ns)   --->   "br label %.preheader.preheader.7.2" [cnn/src/conv.cpp:87]   --->   Operation 3804 'br' <Predicate = (!icmp_ln65 & icmp_ln83_2)> <Delay = 1.76>

State 97 <SV = 94> <Delay = 6.38>
ST_97 : Operation 3805 [1/1] (0.00ns)   --->   "%sum_4_7_1_2 = phi i8 [ %trunc_ln708_67, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.2_ifconv ], [ %trunc_ln708_66, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.1.1_ifconv ]" [cnn/src/conv.cpp:86]   --->   Operation 3805 'phi' 'sum_4_7_1_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_97 : Operation 3806 [1/1] (1.76ns)   --->   "br i1 %and_ln83_2, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv, label %.preheader.7.2.1" [cnn/src/conv.cpp:83]   --->   Operation 3806 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_97 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln1192_193 = sext i8 %select_ln1116_60 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3807 'sext' 'sext_ln1192_193' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_97 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln1192_194 = sext i8 %bias_V_addr_70_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3808 'sext' 'sext_ln1192_194' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_97 : Operation 3809 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_96)   --->   "%mul_ln1192_96 = mul i11 %sext_ln1192_193, %sext_ln1192_194" [cnn/src/conv.cpp:86]   --->   Operation 3809 'mul' 'mul_ln1192_96' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 3810 [1/1] (0.00ns)   --->   "%shl_ln728_94 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_1_2, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3810 'bitconcatenate' 'shl_ln728_94' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_97 : Operation 3811 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_96 = add i11 %mul_ln1192_96, %shl_ln728_94" [cnn/src/conv.cpp:86]   --->   Operation 3811 'add' 'add_ln1192_96' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 3812 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_96, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3812 'partselect' 'trunc_ln708_68' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 0.00>
ST_97 : Operation 3813 [1/1] (1.76ns)   --->   "br label %.preheader.7.2.1" [cnn/src/conv.cpp:87]   --->   Operation 3813 'br' <Predicate = (!icmp_ln65 & and_ln83_2)> <Delay = 1.76>

State 98 <SV = 95> <Delay = 6.38>
ST_98 : Operation 3814 [1/1] (0.00ns)   --->   "%sum_4_7_2_0 = phi i8 [ %trunc_ln708_68, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.0_ifconv ], [ %sum_4_7_1_2, %.preheader.preheader.7.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3814 'phi' 'sum_4_7_2_0' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_98 : Operation 3815 [1/1] (1.76ns)   --->   "br i1 %select_ln67_4, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv, label %.preheader.7.2.2" [cnn/src/conv.cpp:83]   --->   Operation 3815 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_98 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln1192_195 = sext i8 %select_ln1116_61 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3816 'sext' 'sext_ln1192_195' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_98 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln1192_196 = sext i8 %bias_V_addr_71_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3817 'sext' 'sext_ln1192_196' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_98 : Operation 3818 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_97)   --->   "%mul_ln1192_97 = mul i11 %sext_ln1192_195, %sext_ln1192_196" [cnn/src/conv.cpp:86]   --->   Operation 3818 'mul' 'mul_ln1192_97' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 3819 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_2_0, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3819 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_98 : Operation 3820 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_97 = add i11 %mul_ln1192_97, %shl_ln728_95" [cnn/src/conv.cpp:86]   --->   Operation 3820 'add' 'add_ln1192_97' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_97, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3821 'partselect' 'trunc_ln708_69' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 0.00>
ST_98 : Operation 3822 [1/1] (1.76ns)   --->   "br label %.preheader.7.2.2" [cnn/src/conv.cpp:87]   --->   Operation 3822 'br' <Predicate = (!icmp_ln65 & select_ln67_4)> <Delay = 1.76>

State 99 <SV = 96> <Delay = 10.6>
ST_99 : Operation 3823 [1/1] (0.00ns)   --->   "%sum_4_7_2_1 = phi i8 [ %trunc_ln708_69, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.1_ifconv ], [ %sum_4_7_2_0, %.preheader.7.2.1 ]" [cnn/src/conv.cpp:86]   --->   Operation 3823 'phi' 'sum_4_7_2_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_99 : Operation 3824 [1/1] (1.76ns)   --->   "br i1 %and_ln83_3, label %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv, label %hls_label_1_end" [cnn/src/conv.cpp:83]   --->   Operation 3824 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_99 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln1192_197 = sext i8 %select_ln1116_62 to i11" [cnn/src/conv.cpp:86]   --->   Operation 3825 'sext' 'sext_ln1192_197' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_99 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln1192_198 = sext i8 %bias_V_addr_72_read to i11" [cnn/src/conv.cpp:86]   --->   Operation 3826 'sext' 'sext_ln1192_198' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_99 : Operation 3827 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_98)   --->   "%mul_ln1192_98 = mul i11 %sext_ln1192_197, %sext_ln1192_198" [cnn/src/conv.cpp:86]   --->   Operation 3827 'mul' 'mul_ln1192_98' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 3828 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %sum_4_7_2_1, i3 0)" [cnn/src/conv.cpp:86]   --->   Operation 3828 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_99 : Operation 3829 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_98 = add i11 %mul_ln1192_98, %shl_ln728_96" [cnn/src/conv.cpp:86]   --->   Operation 3829 'add' 'add_ln1192_98' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 3830 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %add_ln1192_98, i32 3, i32 10)" [cnn/src/conv.cpp:86]   --->   Operation 3830 'partselect' 'trunc_ln708_70' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 0.00>
ST_99 : Operation 3831 [1/1] (1.76ns)   --->   "br label %hls_label_1_end" [cnn/src/conv.cpp:87]   --->   Operation 3831 'br' <Predicate = (!icmp_ln65 & and_ln83_3)> <Delay = 1.76>
ST_99 : Operation 3832 [1/1] (0.00ns)   --->   "%sum_4_7_2_2 = phi i8 [ %trunc_ln708_70, %_ZN13ap_fixed_baseILi17ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi8ELi5ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.7.2.2_ifconv ], [ %sum_4_7_2_1, %.preheader.7.2.2 ]" [cnn/src/conv.cpp:86]   --->   Operation 3832 'phi' 'sum_4_7_2_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_99 : Operation 3833 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %sum_4_7_2_2 to i7" [cnn/src/conv.cpp:91]   --->   Operation 3833 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_99 : Operation 3834 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %sum_4_7_2_2, 0" [cnn/src/conv.cpp:92]   --->   Operation 3834 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln65)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 3835 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %icmp_ln1494, i7 %trunc_ln91, i7 0" [cnn/src/conv.cpp:92]   --->   Operation 3835 'select' 'select_ln92' <Predicate = (!icmp_ln65)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 3836 [1/1] (8.75ns)   --->   "%bias_V_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %bias_V_addr_73, i32 1)" [cnn/src/conv.cpp:92]   --->   Operation 3836 'writereq' 'bias_V_addr_74_req' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 97> <Delay = 8.75>
ST_100 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i7 %select_ln92 to i8" [cnn/src/conv.cpp:92]   --->   Operation 3837 'zext' 'zext_ln92' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_100 : Operation 3838 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %bias_V_addr_73, i8 %zext_ln92, i1 true)" [cnn/src/conv.cpp:92]   --->   Operation 3838 'write' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 98> <Delay = 8.75>
ST_101 : Operation 3839 [5/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:92]   --->   Operation 3839 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 99> <Delay = 8.75>
ST_102 : Operation 3840 [4/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:92]   --->   Operation 3840 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 100> <Delay = 8.75>
ST_103 : Operation 3841 [3/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:92]   --->   Operation 3841 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 101> <Delay = 8.75>
ST_104 : Operation 3842 [2/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:92]   --->   Operation 3842 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 102> <Delay = 8.75>
ST_105 : Operation 3843 [1/5] (8.75ns)   --->   "%bias_V_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %bias_V_addr_73)" [cnn/src/conv.cpp:92]   --->   Operation 3843 'writeresp' 'bias_V_addr_74_resp' <Predicate = (!icmp_ln65)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 3844 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [cnn/src/conv.cpp:93]   --->   Operation 3844 'specregionend' 'empty_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_105 : Operation 3845 [1/1] (0.00ns)   --->   "br label %.preheader149" [cnn/src/conv.cpp:69]   --->   Operation 3845 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 106 <SV = 9> <Delay = 0.00>
ST_106 : Operation 3846 [1/1] (0.00ns)   --->   "ret void" [cnn/src/conv.cpp:96]   --->   Operation 3846 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'input_V_offset' (cnn/src/conv.cpp:53) [9]  (0 ns)
	'getelementptr' operation ('input_V_addr', cnn/src/conv.cpp:53) [11]  (0 ns)
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:59) [24]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:59) [35]  (8.75 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln59', cnn/src/conv.cpp:59) of variable 'input_V_addr_read', cnn/src/conv.cpp:59 on array 'temp[7].V', cnn/src/conv.cpp:57 [49]  (3.25 ns)

 <State 10>: 4.48ns
The critical path consists of the following:
	'add' operation ('add_ln58_1', cnn/src/conv.cpp:58) [73]  (1.68 ns)
	'icmp' operation ('icmp_ln58_1', cnn/src/conv.cpp:58) [74]  (2.1 ns)
	'select' operation ('select_ln58', cnn/src/conv.cpp:58) [75]  (0.7 ns)

 <State 11>: 7.47ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/src/conv.cpp:67) with incoming values : ('select_ln67_46', cnn/src/conv.cpp:67) [85]  (0 ns)
	'icmp' operation ('icmp_ln67', cnn/src/conv.cpp:67) [166]  (1.55 ns)
	'select' operation ('select_ln91', cnn/src/conv.cpp:91) [167]  (1.02 ns)
	'add' operation ('add_ln80_4', cnn/src/conv.cpp:80) [413]  (1.74 ns)
	'sub' operation ('sub_ln84_4', cnn/src/conv.cpp:84) [420]  (1.92 ns)
	'select' operation ('select_ln67_25', cnn/src/conv.cpp:67) [458]  (1.25 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/conv.cpp:71) [501]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:71) [502]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [521]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [546]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [569]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [590]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [609]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [627]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [652]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [676]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [701]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [726]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [751]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [776]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [801]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [824]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [846]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [871]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [896]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [921]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [948]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [975]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1002]  (8.75 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1029]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1054]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1078]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1105]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1132]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1159]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1186]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1213]  (8.75 ns)

 <State 49>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1240]  (8.75 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1267]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1292]  (8.75 ns)

 <State 52>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1316]  (8.75 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1343]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1370]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1397]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1424]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1451]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1478]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1505]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1530]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1554]  (8.75 ns)

 <State 62>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1581]  (8.75 ns)

 <State 63>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1608]  (8.75 ns)

 <State 64>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1635]  (8.75 ns)

 <State 65>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1662]  (8.75 ns)

 <State 66>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1689]  (8.75 ns)

 <State 67>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1716]  (8.75 ns)

 <State 68>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1743]  (8.75 ns)

 <State 69>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1768]  (8.75 ns)

 <State 70>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1792]  (8.75 ns)

 <State 71>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1819]  (8.75 ns)

 <State 72>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1846]  (8.75 ns)

 <State 73>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1873]  (8.75 ns)

 <State 74>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1900]  (8.75 ns)

 <State 75>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1927]  (8.75 ns)

 <State 76>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1954]  (8.75 ns)

 <State 77>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [1981]  (8.75 ns)

 <State 78>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2006]  (8.75 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2030]  (8.75 ns)

 <State 80>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2057]  (8.75 ns)

 <State 81>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2084]  (8.75 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2111]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2139]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2167]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2195]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2223]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2249]  (8.75 ns)

 <State 88>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2274]  (8.75 ns)

 <State 89>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2302]  (8.75 ns)

 <State 90>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2329]  (8.75 ns)

 <State 91>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/conv.cpp:86) [2357]  (8.75 ns)

 <State 92>: 6.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln1116_66', cnn/src/conv.cpp:86) [2288]  (3.23 ns)
	'getelementptr' operation ('temp_6_V_addr_23', cnn/src/conv.cpp:86) [2290]  (0 ns)
	'load' operation ('temp_6_V_load_21', cnn/src/conv.cpp:86) on array 'temp[6].V', cnn/src/conv.cpp:57 [2294]  (3.25 ns)

 <State 93>: 6.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln1116_67', cnn/src/conv.cpp:86) [2315]  (3.23 ns)
	'getelementptr' operation ('temp_6_V_addr_24', cnn/src/conv.cpp:86) [2317]  (0 ns)
	'load' operation ('temp_6_V_load_22', cnn/src/conv.cpp:86) on array 'temp[6].V', cnn/src/conv.cpp:57 [2321]  (3.25 ns)

 <State 94>: 6.48ns
The critical path consists of the following:
	'urem' operation ('urem_ln1116_68', cnn/src/conv.cpp:86) [2343]  (3.23 ns)
	'getelementptr' operation ('temp_6_V_addr_25', cnn/src/conv.cpp:86) [2345]  (0 ns)
	'load' operation ('temp_6_V_load_23', cnn/src/conv.cpp:86) on array 'temp[6].V', cnn/src/conv.cpp:57 [2349]  (3.25 ns)

 <State 95>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2253] ('mul_ln1192_94', cnn/src/conv.cpp:86) [2251]  (3.36 ns)
	'add' operation of DSP[2253] ('add_ln1192_94', cnn/src/conv.cpp:86) [2253]  (3.02 ns)

 <State 96>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2278] ('mul_ln1192_95', cnn/src/conv.cpp:86) [2276]  (3.36 ns)
	'add' operation of DSP[2278] ('add_ln1192_95', cnn/src/conv.cpp:86) [2278]  (3.02 ns)

 <State 97>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2306] ('mul_ln1192_96', cnn/src/conv.cpp:86) [2304]  (3.36 ns)
	'add' operation of DSP[2306] ('add_ln1192_96', cnn/src/conv.cpp:86) [2306]  (3.02 ns)

 <State 98>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[2333] ('mul_ln1192_97', cnn/src/conv.cpp:86) [2331]  (3.36 ns)
	'add' operation of DSP[2333] ('add_ln1192_97', cnn/src/conv.cpp:86) [2333]  (3.02 ns)

 <State 99>: 10.7ns
The critical path consists of the following:
	'mul' operation of DSP[2361] ('mul_ln1192_98', cnn/src/conv.cpp:86) [2359]  (3.36 ns)
	'add' operation of DSP[2361] ('add_ln1192_98', cnn/src/conv.cpp:86) [2361]  (3.02 ns)
	multiplexor before 'phi' operation ('sum_4_7_2_2', cnn/src/conv.cpp:86) with incoming values : ('trunc_ln708_66', cnn/src/conv.cpp:86) ('trunc_ln708_67', cnn/src/conv.cpp:86) ('trunc_ln708_68', cnn/src/conv.cpp:86) ('trunc_ln708_69', cnn/src/conv.cpp:86) ('trunc_ln708_70', cnn/src/conv.cpp:86) [2365]  (1.77 ns)
	'phi' operation ('sum_4_7_2_2', cnn/src/conv.cpp:86) with incoming values : ('trunc_ln708_66', cnn/src/conv.cpp:86) ('trunc_ln708_67', cnn/src/conv.cpp:86) ('trunc_ln708_68', cnn/src/conv.cpp:86) ('trunc_ln708_69', cnn/src/conv.cpp:86) ('trunc_ln708_70', cnn/src/conv.cpp:86) [2365]  (0 ns)
	'icmp' operation ('icmp_ln1494', cnn/src/conv.cpp:92) [2372]  (1.55 ns)
	'select' operation ('select_ln92', cnn/src/conv.cpp:92) [2373]  (0.993 ns)

 <State 100>: 8.75ns
The critical path consists of the following:
	bus write on port 'input_V' (cnn/src/conv.cpp:92) [2379]  (8.75 ns)

 <State 101>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:92) [2380]  (8.75 ns)

 <State 102>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:92) [2380]  (8.75 ns)

 <State 103>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:92) [2380]  (8.75 ns)

 <State 104>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:92) [2380]  (8.75 ns)

 <State 105>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/conv.cpp:92) [2380]  (8.75 ns)

 <State 106>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
