/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=4 --profile nn_channel.cl -o nn_channel_4.aocx

/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=8 --profile nn_channel.cl -o nn_channel_8.aocx

/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=32 --profile nn_channel.cl -o nn_channel_32.aocx

/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=64 --profile nn_channel.cl -o nn_channel_64.aocx

/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=128 --profile nn_channel.cl -o nn_channel_128.aocx

/root/intelFPGA/16.1/hld/bin/aoc --board de5net_a7 --report -D DEPTHSIZE=256 --profile nn_channel.cl -o nn_channel_256.aocx
