Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_6 --output-directory=/home/vigas/Apollo/Apollo_6/Instrument_Unit --report-file=bsf:/home/vigas/Apollo/Apollo_6/Instrument_Unit/Instrument_Unit.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys --remove-qsys-generate-warning
Progress: Loading Apollo_6/Instrument_Unit.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 14.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding new_component_0 [new_component 1.0]
Progress: Parameterizing module new_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31
Info: Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: Instrument_Unit.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: Instrument_Unit.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: Instrument_Unit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: Instrument_Unit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/vigas/Apollo/Apollo_6 --output-directory=/home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/vigas/Apollo/Apollo_6/Instrument_Unit/Instrument_Unit.html --report-file=sopcinfo:/home/vigas/Apollo/Apollo_6/Instrument_Unit.sopcinfo --report-file=cmp:/home/vigas/Apollo/Apollo_6/Instrument_Unit/Instrument_Unit.cmp --report-file=qip:/home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/Instrument_Unit.qip --report-file=svd:/home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/Instrument_Unit.svd --report-file=regmap:/home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/Instrument_Unit.regmap --report-file=xml:/home/vigas/Apollo/Apollo_6/Instrument_Unit/Instrument_Unit.xml --report-file=debuginfo:/home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/Instrument_Unit.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vigas/Apollo/Apollo_6/Instrument_Unit.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading Apollo_6/Instrument_Unit.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 14.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding new_component_0 [new_component 1.0]
Progress: Parameterizing module new_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Instrument_Unit.hps_0: HPS Main PLL counter settings: n = 0  m = 31
Info: Instrument_Unit.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: Instrument_Unit.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: Instrument_Unit.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: Instrument_Unit.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: Instrument_Unit.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Info: Instrument_Unit: Generating Instrument_Unit "Instrument_Unit" for QUARTUS_SYNTH
Info: Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master new_component_0.avalon_master and slave mem_if_ddr3_emif_0.avl_1 because the master has writedata signal 16 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave mem_if_ddr3_emif_0.avl_0 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 31
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "Instrument_Unit" instantiated altera_hps "hps_0"
Info: mem_if_ddr3_emif_0: "Instrument_Unit" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: new_component_0: "Instrument_Unit" instantiated new_component "new_component_0"
Info: mm_interconnect_0: "Instrument_Unit" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "Instrument_Unit" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "Instrument_Unit" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the Instrument_Unit_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_1: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: new_component_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "new_component_0_avalon_master_translator"
Info: mem_if_ddr3_emif_0_avl_1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mem_if_ddr3_emif_0_avl_1_translator"
Info: new_component_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "new_component_0_avalon_master_agent"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_master_agent.sv
Info: mem_if_ddr3_emif_0_avl_1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mem_if_ddr3_emif_0_avl_1_agent"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mem_if_ddr3_emif_0_avl_1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mem_if_ddr3_emif_0_avl_1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_0_avl_1_cmd_width_adapter"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: mem_if_ddr3_emif_0_avl_0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "mem_if_ddr3_emif_0_avl_0_burst_adapter"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/vigas/Apollo/Apollo_6/Instrument_Unit/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: Instrument_Unit: Done "Instrument_Unit" with 44 modules, 163 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
