

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Wed Oct  8 15:53:27 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |grp_activation_accelerator_Pipeline_loop_110_fu_323     |activation_accelerator_Pipeline_loop_110     |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_18_fu_351      |activation_accelerator_Pipeline_loop_18      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_17_fu_379      |activation_accelerator_Pipeline_loop_17      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_16_fu_407      |activation_accelerator_Pipeline_loop_16      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_14_fu_435      |activation_accelerator_Pipeline_loop_14      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_15_fu_463      |activation_accelerator_Pipeline_loop_15      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_13_fu_491      |activation_accelerator_Pipeline_loop_13      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_1_fu_519       |activation_accelerator_Pipeline_loop_1       |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_11_fu_547      |activation_accelerator_Pipeline_loop_11      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_25_fu_575      |activation_accelerator_Pipeline_loop_25      |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|        no|
        |grp_activation_accelerator_Pipeline_loop_mean_fu_598    |activation_accelerator_Pipeline_loop_mean    |     3075|     3075|  30.750 us|  30.750 us|  3075|  3075|        no|
        |grp_activation_accelerator_Pipeline_loop_var_fu_607     |activation_accelerator_Pipeline_loop_var     |     3083|     3083|  30.830 us|  30.830 us|  3083|  3083|        no|
        |grp_activation_accelerator_Pipeline_loop_norm11_fu_617  |activation_accelerator_Pipeline_loop_norm11  |     1040|     1040|  10.400 us|  10.400 us|  1040|  1040|        no|
        |grp_activation_accelerator_Pipeline_loop_sum_fu_643     |activation_accelerator_Pipeline_loop_sum     |     3079|     3079|  30.790 us|  30.790 us|  3079|  3079|        no|
        |grp_activation_accelerator_Pipeline_loop_norm_fu_652    |activation_accelerator_Pipeline_loop_norm    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|        no|
        |grp_activation_accelerator_Pipeline_loop_3_fu_677       |activation_accelerator_Pipeline_loop_3       |     1050|     1050|  10.500 us|  10.500 us|  1050|  1050|        no|
        |grp_activation_accelerator_Pipeline_loop_2_fu_701       |activation_accelerator_Pipeline_loop_2       |     1047|     1047|  10.470 us|  10.470 us|  1047|  1047|        no|
        |grp_float_mask_safe_softmax_fu_725                      |float_mask_safe_softmax                      |     3100|     3100|  31.000 us|  31.000 us|  3089|  3089|  dataflow|
        |grp_activation_accelerator_Pipeline_loop_max_fu_753     |activation_accelerator_Pipeline_loop_max     |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|        no|
        |grp_activation_accelerator_Pipeline_loop_exp_fu_763     |activation_accelerator_Pipeline_loop_exp     |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|        no|
        |grp_activation_accelerator_Pipeline_loop_output_fu_775  |activation_accelerator_Pipeline_loop_output  |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|        no|
        |grp_activation_accelerator_Pipeline_loop_12_fu_798      |activation_accelerator_Pipeline_loop_12      |      135|      135|   1.350 us|   1.350 us|   135|   135|        no|
        |grp_activation_accelerator_Pipeline_loop_19_fu_826      |activation_accelerator_Pipeline_loop_19      |        ?|        ?|          ?|          ?|     ?|     ?|        no|
        |grp_activation_accelerator_Pipeline_loop_23_fu_878      |activation_accelerator_Pipeline_loop_23      |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|        no|
        |grp_activation_accelerator_Pipeline_loop_24_fu_901      |activation_accelerator_Pipeline_loop_24      |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|        no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 33 70 10 34 53 56 65 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 33 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 33 
53 --> 54 
54 --> 55 
55 --> 33 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 33 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 33 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 79 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 80 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 81 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1"   --->   Operation 82 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 83 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%var_1_loc = alloca i64 1"   --->   Operation 84 'alloca' 'var_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 85 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sum_sq_loc = alloca i64 1"   --->   Operation 86 'alloca' 'sum_sq_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sum_11_loc = alloca i64 1"   --->   Operation 87 'alloca' 'sum_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%max_val_3_loc = alloca i64 1"   --->   Operation 88 'alloca' 'max_val_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln469 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [activation_accelerator.cpp:469]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_9, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_34, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_17, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_24, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_0, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_35, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_33, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_2, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_23, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.23ns)   --->   "%exp_vals = alloca i64 1" [activation_accelerator.cpp:371]   --->   Operation 109 'alloca' 'exp_vals' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 110 [1/1] (1.23ns)   --->   "%exp_vals_1 = alloca i64 1" [activation_accelerator.cpp:371]   --->   Operation 110 'alloca' 'exp_vals_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 111 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 111 'alloca' 'x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 112 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 112 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 113 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 113 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 114 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 114 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 115 [1/1] (1.23ns)   --->   "%y = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 115 'alloca' 'y' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 116 [1/1] (1.23ns)   --->   "%y_1 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 116 'alloca' 'y_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 117 [1/1] (1.23ns)   --->   "%y_2 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 117 'alloca' 'y_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 118 [1/1] (1.23ns)   --->   "%y_3 = alloca i64 1" [activation_accelerator.cpp:481]   --->   Operation 118 'alloca' 'y_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 119 [1/1] (0.44ns)   --->   "%switch_ln488 = switch i32 %stage_read, void %if.end90, i32 0, void %loop_23, i32 1, void %if.then17, i32 2, void %loop_25" [activation_accelerator.cpp:488]   --->   Operation 119 'switch' 'switch_ln488' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:569]   --->   Operation 120 'partselect' 'trunc_ln8' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.44ns)   --->   "%switch_ln499 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i30.preheader, i32 2, void %for.inc.i46.preheader, i32 3, void %for.inc.i68.preheader, i32 4, void %for.inc.i91.preheader, i32 5, void %for.inc.i115.preheader, i32 6, void %for.inc.i136.preheader" [activation_accelerator.cpp:499]   --->   Operation 121 'switch' 'switch_ln499' <Predicate = (stage_read == 1)> <Delay = 0.44>
ST_1 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_110, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 122 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_18, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 123 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_17, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 124 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_16, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 125 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_14, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 126 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_15, i32 %y_3, i32 %y_2, i32 %y_1, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"   --->   Operation 127 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_13, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 128 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_1, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 129 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_11, i32 %y_3, i32 %y_2, i32 %y_1, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"   --->   Operation 130 'call' 'call_ln0' <Predicate = (stage_read == 1 & config_r_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:490]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63" [activation_accelerator.cpp:494]   --->   Operation 132 'partselect' 'trunc_ln9' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln569 = sext i63 %trunc_ln8" [activation_accelerator.cpp:569]   --->   Operation 133 'sext' 'sext_ln569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln569" [activation_accelerator.cpp:569]   --->   Operation 134 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 1024" [activation_accelerator.cpp:569]   --->   Operation 135 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln569 = call void @activation_accelerator_Pipeline_loop_25, i16 %gmem2, i63 %trunc_ln8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:569]   --->   Operation 136 'call' 'call_ln569' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln569 = call void @activation_accelerator_Pipeline_loop_25, i16 %gmem2, i63 %trunc_ln8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:569]   --->   Operation 137 'call' 'call_ln569' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 138 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:574]   --->   Operation 138 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 139 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:574]   --->   Operation 139 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 140 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:574]   --->   Operation 140 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 141 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:574]   --->   Operation 141 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 142 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr" [activation_accelerator.cpp:574]   --->   Operation 142 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln574 = br void %if.end90" [activation_accelerator.cpp:574]   --->   Operation 143 'br' 'br_ln574' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_110, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_mean, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_loc"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_mean, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_loc"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.01>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 147 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [3/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 0.000976562" [activation_accelerator.cpp:250]   --->   Operation 148 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 7.01>
ST_14 : Operation 149 [2/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 0.000976562" [activation_accelerator.cpp:250]   --->   Operation 149 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.01>
ST_15 : Operation 150 [1/3] (7.01ns)   --->   "%mean = fmul i32 %sum_loc_load, i32 0.000976562" [activation_accelerator.cpp:250]   --->   Operation 150 'fmul' 'mean' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 151 [2/2] (0.00ns)   --->   "%call_ln250 = call void @activation_accelerator_Pipeline_loop_var, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:250]   --->   Operation 151 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln250 = call void @activation_accelerator_Pipeline_loop_var, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %var_1_loc" [activation_accelerator.cpp:250]   --->   Operation 152 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 9> <Delay = 7.01>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%var_1_loc_load = load i32 %var_1_loc"   --->   Operation 153 'load' 'var_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [3/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 0.000976562" [activation_accelerator.cpp:260]   --->   Operation 154 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.01>
ST_19 : Operation 155 [2/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 0.000976562" [activation_accelerator.cpp:260]   --->   Operation 155 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.01>
ST_20 : Operation 156 [1/3] (7.01ns)   --->   "%var = fmul i32 %var_1_loc_load, i32 0.000976562" [activation_accelerator.cpp:260]   --->   Operation 156 'fmul' 'var' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 6.43>
ST_21 : Operation 157 [4/4] (6.43ns)   --->   "%x_assign_4 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:261]   --->   Operation 157 'fadd' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 6.43>
ST_22 : Operation 158 [3/4] (6.43ns)   --->   "%x_assign_4 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:261]   --->   Operation 158 'fadd' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 6.43>
ST_23 : Operation 159 [2/4] (6.43ns)   --->   "%x_assign_4 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:261]   --->   Operation 159 'fadd' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 6.43>
ST_24 : Operation 160 [1/4] (6.43ns)   --->   "%x_assign_4 = fadd i32 %var, i32 1e-06" [activation_accelerator.cpp:261]   --->   Operation 160 'fadd' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 6.57>
ST_25 : Operation 161 [8/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 161 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 6.57>
ST_26 : Operation 162 [7/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 162 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 6.57>
ST_27 : Operation 163 [6/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 163 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 6.57>
ST_28 : Operation 164 [5/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 164 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 6.57>
ST_29 : Operation 165 [4/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 165 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 6.57>
ST_30 : Operation 166 [3/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 166 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 6.57>
ST_31 : Operation 167 [2/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 167 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 23> <Delay = 6.57>
ST_32 : Operation 168 [1/8] (6.57ns)   --->   "%stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 168 'fsqrt' 'stddev' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 169 [2/2] (0.00ns)   --->   "%call_ln250 = call void @activation_accelerator_Pipeline_loop_norm11, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:250]   --->   Operation 169 'call' 'call_ln250' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 24> <Delay = 0.00>
ST_33 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln250 = call void @activation_accelerator_Pipeline_loop_norm11, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %mean, i32 %stddev, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:250]   --->   Operation 170 'call' 'call_ln250' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end68"   --->   Operation 171 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read == 6)> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 172 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4 & config_r_read != 5)> <Delay = 0.00>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 173 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3 & config_r_read != 4)> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 174 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2 & config_r_read != 3)> <Delay = 0.00>
ST_33 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end72"   --->   Operation 175 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1 & config_r_read != 2)> <Delay = 0.00>
ST_33 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 176 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0 & config_r_read != 1)> <Delay = 0.00>
ST_33 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 177 'br' 'br_ln0' <Predicate = (stage_read == 1 & config_r_read != 0)> <Delay = 0.00>
ST_33 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln567 = br void %if.end90" [activation_accelerator.cpp:567]   --->   Operation 178 'br' 'br_ln567' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_33 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln574 = ret" [activation_accelerator.cpp:574]   --->   Operation 179 'ret' 'ret_ln574' <Predicate = true> <Delay = 0.00>

State 34 <SV = 1> <Delay = 0.00>
ST_34 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_18, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 2> <Delay = 0.00>
ST_35 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_sum, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_sq_loc"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_sum, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %sum_sq_loc"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 4> <Delay = 7.01>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%sum_sq_loc_load = load i32 %sum_sq_loc"   --->   Operation 183 'load' 'sum_sq_loc_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [3/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562" [activation_accelerator.cpp:226]   --->   Operation 184 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 7.01>
ST_38 : Operation 185 [2/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562" [activation_accelerator.cpp:226]   --->   Operation 185 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 6> <Delay = 7.01>
ST_39 : Operation 186 [1/3] (7.01ns)   --->   "%mean_sq = fmul i32 %sum_sq_loc_load, i32 0.000976562" [activation_accelerator.cpp:226]   --->   Operation 186 'fmul' 'mean_sq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 7> <Delay = 6.43>
ST_40 : Operation 187 [4/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:227]   --->   Operation 187 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 8> <Delay = 6.43>
ST_41 : Operation 188 [3/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:227]   --->   Operation 188 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 9> <Delay = 6.43>
ST_42 : Operation 189 [2/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:227]   --->   Operation 189 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 10> <Delay = 6.43>
ST_43 : Operation 190 [1/4] (6.43ns)   --->   "%x_assign_2 = fadd i32 %mean_sq, i32 1e-06" [activation_accelerator.cpp:227]   --->   Operation 190 'fadd' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 11> <Delay = 6.57>
ST_44 : Operation 191 [8/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 191 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 12> <Delay = 6.57>
ST_45 : Operation 192 [7/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 192 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 13> <Delay = 6.57>
ST_46 : Operation 193 [6/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 193 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 14> <Delay = 6.57>
ST_47 : Operation 194 [5/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 194 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 15> <Delay = 6.57>
ST_48 : Operation 195 [4/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 195 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 16> <Delay = 6.57>
ST_49 : Operation 196 [3/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 196 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 17> <Delay = 6.57>
ST_50 : Operation 197 [2/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 197 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 18> <Delay = 6.57>
ST_51 : Operation 198 [1/8] (6.57ns)   --->   "%rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 198 'fsqrt' 'rms' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 199 [2/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_loop_norm, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 199 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 0.00>
ST_52 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln13 = call void @activation_accelerator_Pipeline_loop_norm, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %rms, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 200 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end69"   --->   Operation 201 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 1> <Delay = 0.00>
ST_53 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_17, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 202 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_16, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 203 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_14, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 204 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_15, i32 %y_3, i32 %y_2, i32 %y_1, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"   --->   Operation 205 'call' 'call_ln0' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 2> <Delay = 0.00>
ST_54 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 206 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 207 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln522 = call void @float_mask_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:522]   --->   Operation 208 'call' 'call_ln522' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 3> <Delay = 0.00>
ST_55 : Operation 209 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_3, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 209 'call' 'call_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70"   --->   Operation 210 'br' 'br_ln0' <Predicate = (config_r_read == 4)> <Delay = 0.00>
ST_55 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_2, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 211 'call' 'call_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 212 'br' 'br_ln0' <Predicate = (config_r_read == 3)> <Delay = 0.00>
ST_55 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln522 = call void @float_mask_safe_softmax, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %y, i32 %y_1, i32 %y_2, i32 %y_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:522]   --->   Operation 213 'call' 'call_ln522' <Predicate = (config_r_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln528 = br void %if.end72" [activation_accelerator.cpp:528]   --->   Operation 214 'br' 'br_ln528' <Predicate = (config_r_read == 2)> <Delay = 0.00>

State 56 <SV = 1> <Delay = 0.00>
ST_56 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_13, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 215 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 2> <Delay = 1.23>
ST_57 : Operation 216 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 0" [activation_accelerator.cpp:511]   --->   Operation 216 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 217 [2/2] (1.23ns)   --->   "%max_val = load i8 %x_addr_1" [activation_accelerator.cpp:360]   --->   Operation 217 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 58 <SV = 3> <Delay = 1.23>
ST_58 : Operation 218 [1/2] (1.23ns)   --->   "%max_val = load i8 %x_addr_1" [activation_accelerator.cpp:360]   --->   Operation 218 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 59 <SV = 4> <Delay = 0.42>
ST_59 : Operation 219 [2/2] (0.42ns)   --->   "%call_ln360 = call void @activation_accelerator_Pipeline_loop_max, i32 %max_val, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_3_loc" [activation_accelerator.cpp:360]   --->   Operation 219 'call' 'call_ln360' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 5> <Delay = 0.00>
ST_60 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln360 = call void @activation_accelerator_Pipeline_loop_max, i32 %max_val, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_3_loc" [activation_accelerator.cpp:360]   --->   Operation 220 'call' 'call_ln360' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 6> <Delay = 0.00>
ST_61 : Operation 221 [1/1] (0.00ns)   --->   "%max_val_3_loc_load = load i32 %max_val_3_loc"   --->   Operation 221 'load' 'max_val_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_exp, i32 %exp_vals_1, i32 %exp_vals, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_3_loc_load, i32 %sum_11_loc"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 7> <Delay = 0.00>
ST_62 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_exp, i32 %exp_vals_1, i32 %exp_vals, i32 %x, i32 %x_2, i32 %x_4, i32 %x_6, i32 %max_val_3_loc_load, i32 %sum_11_loc"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 8> <Delay = 0.00>
ST_63 : Operation 224 [1/1] (0.00ns)   --->   "%sum_11_loc_load = load i32 %sum_11_loc"   --->   Operation 224 'load' 'sum_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_output, i32 %exp_vals, i32 %exp_vals_1, i32 %sum_11_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 9> <Delay = 0.00>
ST_64 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_output, i32 %exp_vals, i32 %exp_vals_1, i32 %sum_11_loc_load, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 227 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 1> <Delay = 0.00>
ST_65 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_1, i32 %x_6, i32 %x_4, i32 %x_2, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_11, i32 %y_3, i32 %y_2, i32 %y_1, i32 %y, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 2> <Delay = 0.00>
ST_66 : Operation 230 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_12, i32 %x, i32 %y, i32 %x_2, i32 %y_1, i32 %x_4, i32 %y_2, i32 %x_6, i32 %y_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 230 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 3> <Delay = 0.00>
ST_67 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_12, i32 %x, i32 %y, i32 %x_2, i32 %y_1, i32 %x_4, i32 %y_2, i32 %x_6, i32 %y_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 231 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 4> <Delay = 0.00>
ST_68 : Operation 232 [2/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 232 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 5> <Delay = 0.00>
ST_69 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln0 = call void @activation_accelerator_Pipeline_loop_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 233 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 70 <SV = 1> <Delay = 7.30>
ST_70 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln490 = sext i63 %trunc_ln" [activation_accelerator.cpp:490]   --->   Operation 235 'sext' 'sext_ln490' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 236 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln490" [activation_accelerator.cpp:490]   --->   Operation 236 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 237 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 237 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i63 %trunc_ln9" [activation_accelerator.cpp:494]   --->   Operation 238 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 239 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln494" [activation_accelerator.cpp:494]   --->   Operation 239 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 240 [7/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 240 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 2> <Delay = 7.30>
ST_71 : Operation 241 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 241 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 242 [6/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 242 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 3> <Delay = 7.30>
ST_72 : Operation 243 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 243 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 244 [5/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 244 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 4> <Delay = 7.30>
ST_73 : Operation 245 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 245 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 246 [4/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 246 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 5> <Delay = 7.30>
ST_74 : Operation 247 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 247 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 248 [3/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 248 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 6> <Delay = 7.30>
ST_75 : Operation 249 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 249 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 250 [2/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 250 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 7> <Delay = 7.30>
ST_76 : Operation 251 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 1024" [activation_accelerator.cpp:490]   --->   Operation 251 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 252 [1/7] (7.30ns)   --->   "%empty_54 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 1024" [activation_accelerator.cpp:494]   --->   Operation 252 'readreq' 'empty_54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 8> <Delay = 0.00>
ST_77 : Operation 253 [2/2] (0.00ns)   --->   "%call_ln490 = call void @activation_accelerator_Pipeline_loop_23, i16 %gmem0, i63 %trunc_ln, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" [activation_accelerator.cpp:490]   --->   Operation 253 'call' 'call_ln490' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 254 [2/2] (0.00ns)   --->   "%call_ln494 = call void @activation_accelerator_Pipeline_loop_24, i16 %gmem1, i63 %trunc_ln9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" [activation_accelerator.cpp:494]   --->   Operation 254 'call' 'call_ln494' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 9> <Delay = 0.00>
ST_78 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln490 = call void @activation_accelerator_Pipeline_loop_23, i16 %gmem0, i63 %trunc_ln, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" [activation_accelerator.cpp:490]   --->   Operation 255 'call' 'call_ln490' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln494 = call void @activation_accelerator_Pipeline_loop_24, i16 %gmem1, i63 %trunc_ln9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" [activation_accelerator.cpp:494]   --->   Operation 256 'call' 'call_ln494' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 257 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_r_read       (read         ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111]
stage_read          (read         ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111]
out_r_read          (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
in1_read            (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
in0_read            (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc           (alloca       ) [ 0000000000111111111000000000000000000000000000000000000000000000000000000000000]
sum_loc             (alloca       ) [ 0000000000111100000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc          (alloca       ) [ 0000000000000000000000000000000000111100000000000000000000000000000000000000000]
sum_11_loc          (alloca       ) [ 0000000000000000000000000000000000000000000000000000000011111111000000000000000]
max_val_3_loc       (alloca       ) [ 0000000000000000000000000000000000000000000000000000000011111100000000000000000]
spectopmodule_ln469 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
exp_vals            (alloca       ) [ 0000000000000000000000000000000000000000000000000000000011111111100000000000000]
exp_vals_1          (alloca       ) [ 0000000000000000000000000000000000000000000000000000000011111111100000000000000]
x                   (alloca       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
x_2                 (alloca       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
x_4                 (alloca       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
x_6                 (alloca       ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111]
y                   (alloca       ) [ 0000000000000000000000000000000000000000000000000000011100000000011100000000000]
y_1                 (alloca       ) [ 0000000000000000000000000000000000000000000000000000011100000000011100000000000]
y_2                 (alloca       ) [ 0000000000000000000000000000000000000000000000000000011100000000011100000000000]
y_3                 (alloca       ) [ 0000000000000000000000000000000000000000000000000000011100000000011100000000000]
switch_ln488        (switch       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8           (partselect   ) [ 0011100000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln499        (switch       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111]
trunc_ln9           (partselect   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111111]
sext_ln569          (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem2_addr          (getelementptr) [ 0001111111000000000000000000000000000000000000000000000000000000000000000000000]
empty_55            (writereq     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln569          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_56            (writeresp    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln574            (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load        (load         ) [ 0000000000000011000000000000000000000000000000000000000000000000000000000000000]
mean                (fmul         ) [ 0000000000000000111111111111111111000000000000000000000000000000000000000000000]
call_ln250          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_1_loc_load      (load         ) [ 0000000000000000000110000000000000000000000000000000000000000000000000000000000]
var                 (fmul         ) [ 0000000000000000000001111000000000000000000000000000000000000000000000000000000]
x_assign_4          (fadd         ) [ 0000000000000000000000000111111110000000000000000000000000000000000000000000000]
stddev              (fsqrt        ) [ 0000000000000000000000000000000001000000000000000000000000000000000000000000000]
call_ln250          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln567            (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln574           (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_sq_loc_load     (load         ) [ 0000000000000000000000000000000000000011000000000000000000000000000000000000000]
mean_sq             (fmul         ) [ 0000000000000000000000000000000000000000111100000000000000000000000000000000000]
x_assign_2          (fadd         ) [ 0000000000000000000000000000000000000000000011111111000000000000000000000000000]
rms                 (fsqrt        ) [ 0000000000000000000000000000000000000000000000000000100000000000000000000000000]
call_ln13           (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln522          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln528            (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr_1            (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000100000000000000000000]
max_val             (load         ) [ 0000000000000000000000000000000000000000000000000000000000011000000000000000000]
call_ln360          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_val_3_loc_load  (load         ) [ 0000000000000000000000000000000000000000000000000000000000000010000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_11_loc_load     (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000100000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln490          (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem0_addr          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111100]
sext_ln494          (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem1_addr          (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000011111100]
empty               (readreq      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54            (readreq      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln490          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln494          (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_110"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_18"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_17"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_16"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_15"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_13"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_25"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_mean"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_var"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_norm11"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_sum"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_norm"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_3"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_2"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_max"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_exp"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_output"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_12"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_19"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_23"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_loop_24"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="var_1_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var_1_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sum_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sum_sq_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_sq_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sum_11_loc_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_11_loc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="max_val_3_loc_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_3_loc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exp_vals_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_vals/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="exp_vals_1_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_vals_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_2_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_4_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_6_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="y_1_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_2_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_3_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="config_r_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="stage_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_r_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="in1_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="in0_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_writeresp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="0" index="2" bw="12" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_55/2 empty_56/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_readreq_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="0" index="2" bw="12" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/70 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_readreq_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="12" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_54/70 "/>
</bind>
</comp>

<comp id="310" class="1004" name="x_addr_1_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/57 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/57 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_activation_accelerator_Pipeline_loop_110_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="0" index="3" bw="32" slack="0"/>
<pin id="328" dir="0" index="4" bw="32" slack="0"/>
<pin id="329" dir="0" index="5" bw="16" slack="0"/>
<pin id="330" dir="0" index="6" bw="16" slack="0"/>
<pin id="331" dir="0" index="7" bw="16" slack="0"/>
<pin id="332" dir="0" index="8" bw="16" slack="0"/>
<pin id="333" dir="0" index="9" bw="16" slack="0"/>
<pin id="334" dir="0" index="10" bw="16" slack="0"/>
<pin id="335" dir="0" index="11" bw="16" slack="0"/>
<pin id="336" dir="0" index="12" bw="16" slack="0"/>
<pin id="337" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_activation_accelerator_Pipeline_loop_18_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="32" slack="0"/>
<pin id="356" dir="0" index="4" bw="32" slack="0"/>
<pin id="357" dir="0" index="5" bw="16" slack="0"/>
<pin id="358" dir="0" index="6" bw="16" slack="0"/>
<pin id="359" dir="0" index="7" bw="16" slack="0"/>
<pin id="360" dir="0" index="8" bw="16" slack="0"/>
<pin id="361" dir="0" index="9" bw="16" slack="0"/>
<pin id="362" dir="0" index="10" bw="16" slack="0"/>
<pin id="363" dir="0" index="11" bw="16" slack="0"/>
<pin id="364" dir="0" index="12" bw="16" slack="0"/>
<pin id="365" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_activation_accelerator_Pipeline_loop_17_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="0" index="3" bw="32" slack="0"/>
<pin id="384" dir="0" index="4" bw="32" slack="0"/>
<pin id="385" dir="0" index="5" bw="16" slack="0"/>
<pin id="386" dir="0" index="6" bw="16" slack="0"/>
<pin id="387" dir="0" index="7" bw="16" slack="0"/>
<pin id="388" dir="0" index="8" bw="16" slack="0"/>
<pin id="389" dir="0" index="9" bw="16" slack="0"/>
<pin id="390" dir="0" index="10" bw="16" slack="0"/>
<pin id="391" dir="0" index="11" bw="16" slack="0"/>
<pin id="392" dir="0" index="12" bw="16" slack="0"/>
<pin id="393" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_activation_accelerator_Pipeline_loop_16_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="0" index="3" bw="32" slack="0"/>
<pin id="412" dir="0" index="4" bw="32" slack="0"/>
<pin id="413" dir="0" index="5" bw="16" slack="0"/>
<pin id="414" dir="0" index="6" bw="16" slack="0"/>
<pin id="415" dir="0" index="7" bw="16" slack="0"/>
<pin id="416" dir="0" index="8" bw="16" slack="0"/>
<pin id="417" dir="0" index="9" bw="16" slack="0"/>
<pin id="418" dir="0" index="10" bw="16" slack="0"/>
<pin id="419" dir="0" index="11" bw="16" slack="0"/>
<pin id="420" dir="0" index="12" bw="16" slack="0"/>
<pin id="421" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_activation_accelerator_Pipeline_loop_14_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="0" index="3" bw="32" slack="0"/>
<pin id="440" dir="0" index="4" bw="32" slack="0"/>
<pin id="441" dir="0" index="5" bw="16" slack="0"/>
<pin id="442" dir="0" index="6" bw="16" slack="0"/>
<pin id="443" dir="0" index="7" bw="16" slack="0"/>
<pin id="444" dir="0" index="8" bw="16" slack="0"/>
<pin id="445" dir="0" index="9" bw="16" slack="0"/>
<pin id="446" dir="0" index="10" bw="16" slack="0"/>
<pin id="447" dir="0" index="11" bw="16" slack="0"/>
<pin id="448" dir="0" index="12" bw="16" slack="0"/>
<pin id="449" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_activation_accelerator_Pipeline_loop_15_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="0" index="3" bw="32" slack="0"/>
<pin id="468" dir="0" index="4" bw="32" slack="0"/>
<pin id="469" dir="0" index="5" bw="16" slack="0"/>
<pin id="470" dir="0" index="6" bw="16" slack="0"/>
<pin id="471" dir="0" index="7" bw="16" slack="0"/>
<pin id="472" dir="0" index="8" bw="16" slack="0"/>
<pin id="473" dir="0" index="9" bw="16" slack="0"/>
<pin id="474" dir="0" index="10" bw="16" slack="0"/>
<pin id="475" dir="0" index="11" bw="16" slack="0"/>
<pin id="476" dir="0" index="12" bw="16" slack="0"/>
<pin id="477" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_activation_accelerator_Pipeline_loop_13_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="0" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="32" slack="0"/>
<pin id="495" dir="0" index="3" bw="32" slack="0"/>
<pin id="496" dir="0" index="4" bw="32" slack="0"/>
<pin id="497" dir="0" index="5" bw="16" slack="0"/>
<pin id="498" dir="0" index="6" bw="16" slack="0"/>
<pin id="499" dir="0" index="7" bw="16" slack="0"/>
<pin id="500" dir="0" index="8" bw="16" slack="0"/>
<pin id="501" dir="0" index="9" bw="16" slack="0"/>
<pin id="502" dir="0" index="10" bw="16" slack="0"/>
<pin id="503" dir="0" index="11" bw="16" slack="0"/>
<pin id="504" dir="0" index="12" bw="16" slack="0"/>
<pin id="505" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_activation_accelerator_Pipeline_loop_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="0" index="3" bw="32" slack="0"/>
<pin id="524" dir="0" index="4" bw="32" slack="0"/>
<pin id="525" dir="0" index="5" bw="16" slack="0"/>
<pin id="526" dir="0" index="6" bw="16" slack="0"/>
<pin id="527" dir="0" index="7" bw="16" slack="0"/>
<pin id="528" dir="0" index="8" bw="16" slack="0"/>
<pin id="529" dir="0" index="9" bw="16" slack="0"/>
<pin id="530" dir="0" index="10" bw="16" slack="0"/>
<pin id="531" dir="0" index="11" bw="16" slack="0"/>
<pin id="532" dir="0" index="12" bw="16" slack="0"/>
<pin id="533" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_activation_accelerator_Pipeline_loop_11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="0" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="0" index="3" bw="32" slack="0"/>
<pin id="552" dir="0" index="4" bw="32" slack="0"/>
<pin id="553" dir="0" index="5" bw="16" slack="0"/>
<pin id="554" dir="0" index="6" bw="16" slack="0"/>
<pin id="555" dir="0" index="7" bw="16" slack="0"/>
<pin id="556" dir="0" index="8" bw="16" slack="0"/>
<pin id="557" dir="0" index="9" bw="16" slack="0"/>
<pin id="558" dir="0" index="10" bw="16" slack="0"/>
<pin id="559" dir="0" index="11" bw="16" slack="0"/>
<pin id="560" dir="0" index="12" bw="16" slack="0"/>
<pin id="561" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_activation_accelerator_Pipeline_loop_25_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="0" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="0" index="2" bw="63" slack="2"/>
<pin id="579" dir="0" index="3" bw="16" slack="0"/>
<pin id="580" dir="0" index="4" bw="16" slack="0"/>
<pin id="581" dir="0" index="5" bw="16" slack="0"/>
<pin id="582" dir="0" index="6" bw="16" slack="0"/>
<pin id="583" dir="0" index="7" bw="16" slack="0"/>
<pin id="584" dir="0" index="8" bw="16" slack="0"/>
<pin id="585" dir="0" index="9" bw="16" slack="0"/>
<pin id="586" dir="0" index="10" bw="16" slack="0"/>
<pin id="587" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln569/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="grp_activation_accelerator_Pipeline_loop_mean_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="0" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="603" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="604" dir="0" index="5" bw="32" slack="2"/>
<pin id="605" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_activation_accelerator_Pipeline_loop_var_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="610" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="611" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="5" bw="32" slack="1"/>
<pin id="614" dir="0" index="6" bw="32" slack="7"/>
<pin id="615" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/16 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_activation_accelerator_Pipeline_loop_norm11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="0" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="621" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="622" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="623" dir="0" index="5" bw="32" slack="17"/>
<pin id="624" dir="0" index="6" bw="32" slack="0"/>
<pin id="625" dir="0" index="7" bw="16" slack="0"/>
<pin id="626" dir="0" index="8" bw="16" slack="0"/>
<pin id="627" dir="0" index="9" bw="16" slack="0"/>
<pin id="628" dir="0" index="10" bw="16" slack="0"/>
<pin id="629" dir="0" index="11" bw="16" slack="0"/>
<pin id="630" dir="0" index="12" bw="16" slack="0"/>
<pin id="631" dir="0" index="13" bw="16" slack="0"/>
<pin id="632" dir="0" index="14" bw="16" slack="0"/>
<pin id="633" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln250/32 "/>
</bind>
</comp>

<comp id="643" class="1004" name="grp_activation_accelerator_Pipeline_loop_sum_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="0" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="647" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="648" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="5" bw="32" slack="2"/>
<pin id="650" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_activation_accelerator_Pipeline_loop_norm_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="0" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="656" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="657" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="5" bw="32" slack="0"/>
<pin id="659" dir="0" index="6" bw="16" slack="0"/>
<pin id="660" dir="0" index="7" bw="16" slack="0"/>
<pin id="661" dir="0" index="8" bw="16" slack="0"/>
<pin id="662" dir="0" index="9" bw="16" slack="0"/>
<pin id="663" dir="0" index="10" bw="16" slack="0"/>
<pin id="664" dir="0" index="11" bw="16" slack="0"/>
<pin id="665" dir="0" index="12" bw="16" slack="0"/>
<pin id="666" dir="0" index="13" bw="16" slack="0"/>
<pin id="667" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/51 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_activation_accelerator_Pipeline_loop_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="0" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="680" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="681" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="682" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="5" bw="16" slack="0"/>
<pin id="684" dir="0" index="6" bw="16" slack="0"/>
<pin id="685" dir="0" index="7" bw="16" slack="0"/>
<pin id="686" dir="0" index="8" bw="16" slack="0"/>
<pin id="687" dir="0" index="9" bw="16" slack="0"/>
<pin id="688" dir="0" index="10" bw="16" slack="0"/>
<pin id="689" dir="0" index="11" bw="16" slack="0"/>
<pin id="690" dir="0" index="12" bw="16" slack="0"/>
<pin id="691" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_activation_accelerator_Pipeline_loop_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="0" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="704" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="705" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="706" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="707" dir="0" index="5" bw="16" slack="0"/>
<pin id="708" dir="0" index="6" bw="16" slack="0"/>
<pin id="709" dir="0" index="7" bw="16" slack="0"/>
<pin id="710" dir="0" index="8" bw="16" slack="0"/>
<pin id="711" dir="0" index="9" bw="16" slack="0"/>
<pin id="712" dir="0" index="10" bw="16" slack="0"/>
<pin id="713" dir="0" index="11" bw="16" slack="0"/>
<pin id="714" dir="0" index="12" bw="16" slack="0"/>
<pin id="715" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/54 "/>
</bind>
</comp>

<comp id="725" class="1004" name="grp_float_mask_safe_softmax_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="0" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="728" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="729" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="730" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="731" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="732" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="733" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="734" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="735" dir="0" index="9" bw="16" slack="0"/>
<pin id="736" dir="0" index="10" bw="16" slack="0"/>
<pin id="737" dir="0" index="11" bw="16" slack="0"/>
<pin id="738" dir="0" index="12" bw="16" slack="0"/>
<pin id="739" dir="0" index="13" bw="16" slack="0"/>
<pin id="740" dir="0" index="14" bw="16" slack="0"/>
<pin id="741" dir="0" index="15" bw="16" slack="0"/>
<pin id="742" dir="0" index="16" bw="16" slack="0"/>
<pin id="743" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln522/54 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_activation_accelerator_Pipeline_loop_max_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="0" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="1"/>
<pin id="756" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="758" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="759" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="760" dir="0" index="6" bw="32" slack="4"/>
<pin id="761" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln360/59 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_activation_accelerator_Pipeline_loop_exp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="0" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="766" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="767" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="768" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="769" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="770" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="771" dir="0" index="7" bw="32" slack="0"/>
<pin id="772" dir="0" index="8" bw="32" slack="6"/>
<pin id="773" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/61 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_activation_accelerator_Pipeline_loop_output_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="0" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="778" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="779" dir="0" index="3" bw="32" slack="0"/>
<pin id="780" dir="0" index="4" bw="16" slack="0"/>
<pin id="781" dir="0" index="5" bw="16" slack="0"/>
<pin id="782" dir="0" index="6" bw="16" slack="0"/>
<pin id="783" dir="0" index="7" bw="16" slack="0"/>
<pin id="784" dir="0" index="8" bw="16" slack="0"/>
<pin id="785" dir="0" index="9" bw="16" slack="0"/>
<pin id="786" dir="0" index="10" bw="16" slack="0"/>
<pin id="787" dir="0" index="11" bw="16" slack="0"/>
<pin id="788" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/63 "/>
</bind>
</comp>

<comp id="798" class="1004" name="grp_activation_accelerator_Pipeline_loop_12_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="0" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="801" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="802" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="803" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="804" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="805" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="806" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="807" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="808" dir="0" index="9" bw="16" slack="0"/>
<pin id="809" dir="0" index="10" bw="16" slack="0"/>
<pin id="810" dir="0" index="11" bw="16" slack="0"/>
<pin id="811" dir="0" index="12" bw="16" slack="0"/>
<pin id="812" dir="0" index="13" bw="16" slack="0"/>
<pin id="813" dir="0" index="14" bw="16" slack="0"/>
<pin id="814" dir="0" index="15" bw="16" slack="0"/>
<pin id="815" dir="0" index="16" bw="16" slack="0"/>
<pin id="816" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/66 "/>
</bind>
</comp>

<comp id="826" class="1004" name="grp_activation_accelerator_Pipeline_loop_19_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="0" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="0"/>
<pin id="829" dir="0" index="2" bw="16" slack="0"/>
<pin id="830" dir="0" index="3" bw="16" slack="0"/>
<pin id="831" dir="0" index="4" bw="16" slack="0"/>
<pin id="832" dir="0" index="5" bw="16" slack="0"/>
<pin id="833" dir="0" index="6" bw="16" slack="0"/>
<pin id="834" dir="0" index="7" bw="16" slack="0"/>
<pin id="835" dir="0" index="8" bw="16" slack="0"/>
<pin id="836" dir="0" index="9" bw="16" slack="0"/>
<pin id="837" dir="0" index="10" bw="16" slack="0"/>
<pin id="838" dir="0" index="11" bw="16" slack="0"/>
<pin id="839" dir="0" index="12" bw="16" slack="0"/>
<pin id="840" dir="0" index="13" bw="16" slack="0"/>
<pin id="841" dir="0" index="14" bw="16" slack="0"/>
<pin id="842" dir="0" index="15" bw="16" slack="0"/>
<pin id="843" dir="0" index="16" bw="16" slack="0"/>
<pin id="844" dir="0" index="17" bw="16" slack="0"/>
<pin id="845" dir="0" index="18" bw="16" slack="0"/>
<pin id="846" dir="0" index="19" bw="16" slack="0"/>
<pin id="847" dir="0" index="20" bw="16" slack="0"/>
<pin id="848" dir="0" index="21" bw="16" slack="0"/>
<pin id="849" dir="0" index="22" bw="16" slack="0"/>
<pin id="850" dir="0" index="23" bw="16" slack="0"/>
<pin id="851" dir="0" index="24" bw="16" slack="0"/>
<pin id="852" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/68 "/>
</bind>
</comp>

<comp id="878" class="1004" name="grp_activation_accelerator_Pipeline_loop_23_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="0" slack="0"/>
<pin id="880" dir="0" index="1" bw="16" slack="0"/>
<pin id="881" dir="0" index="2" bw="63" slack="8"/>
<pin id="882" dir="0" index="3" bw="16" slack="0"/>
<pin id="883" dir="0" index="4" bw="16" slack="0"/>
<pin id="884" dir="0" index="5" bw="16" slack="0"/>
<pin id="885" dir="0" index="6" bw="16" slack="0"/>
<pin id="886" dir="0" index="7" bw="16" slack="0"/>
<pin id="887" dir="0" index="8" bw="16" slack="0"/>
<pin id="888" dir="0" index="9" bw="16" slack="0"/>
<pin id="889" dir="0" index="10" bw="16" slack="0"/>
<pin id="890" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln490/77 "/>
</bind>
</comp>

<comp id="901" class="1004" name="grp_activation_accelerator_Pipeline_loop_24_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="0" slack="0"/>
<pin id="903" dir="0" index="1" bw="16" slack="0"/>
<pin id="904" dir="0" index="2" bw="63" slack="8"/>
<pin id="905" dir="0" index="3" bw="16" slack="0"/>
<pin id="906" dir="0" index="4" bw="16" slack="0"/>
<pin id="907" dir="0" index="5" bw="16" slack="0"/>
<pin id="908" dir="0" index="6" bw="16" slack="0"/>
<pin id="909" dir="0" index="7" bw="16" slack="0"/>
<pin id="910" dir="0" index="8" bw="16" slack="0"/>
<pin id="911" dir="0" index="9" bw="16" slack="0"/>
<pin id="912" dir="0" index="10" bw="16" slack="0"/>
<pin id="913" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln494/77 "/>
</bind>
</comp>

<comp id="924" class="1004" name="grp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_assign_4/21 x_assign_2/40 "/>
</bind>
</comp>

<comp id="929" class="1004" name="grp_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mean/13 var/18 mean_sq/37 "/>
</bind>
</comp>

<comp id="934" class="1004" name="grp_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="1"/>
<pin id="937" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="stddev/25 rms/44 "/>
</bind>
</comp>

<comp id="941" class="1005" name="reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean mean_sq "/>
</bind>
</comp>

<comp id="948" class="1005" name="reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_4 x_assign_2 "/>
</bind>
</comp>

<comp id="953" class="1005" name="reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="1"/>
<pin id="955" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stddev rms "/>
</bind>
</comp>

<comp id="959" class="1004" name="trunc_ln8_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="63" slack="0"/>
<pin id="961" dir="0" index="1" bw="64" slack="0"/>
<pin id="962" dir="0" index="2" bw="1" slack="0"/>
<pin id="963" dir="0" index="3" bw="7" slack="0"/>
<pin id="964" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="969" class="1004" name="trunc_ln_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="63" slack="0"/>
<pin id="971" dir="0" index="1" bw="64" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="0" index="3" bw="7" slack="0"/>
<pin id="974" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln9_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="63" slack="0"/>
<pin id="981" dir="0" index="1" bw="64" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="0" index="3" bw="7" slack="0"/>
<pin id="984" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln569_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="63" slack="1"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln569/2 "/>
</bind>
</comp>

<comp id="992" class="1004" name="gmem2_addr_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="0"/>
<pin id="994" dir="0" index="1" bw="63" slack="0"/>
<pin id="995" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sum_loc_load_load_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="4"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="var_1_loc_load_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="9"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_1_loc_load/18 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sum_sq_loc_load_load_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="4"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_sq_loc_load/37 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="max_val_3_loc_load_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="6"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_3_loc_load/61 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sum_11_loc_load_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="8"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_11_loc_load/63 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln490_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="63" slack="1"/>
<pin id="1021" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln490/70 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="gmem0_addr_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="0" index="1" bw="63" slack="0"/>
<pin id="1025" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/70 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln494_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="63" slack="1"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln494/70 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="gmem1_addr_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="0"/>
<pin id="1034" dir="0" index="1" bw="63" slack="0"/>
<pin id="1035" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/70 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="config_r_read_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="config_r_read "/>
</bind>
</comp>

<comp id="1043" class="1005" name="stage_read_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="24"/>
<pin id="1045" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="1047" class="1005" name="var_1_loc_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="7"/>
<pin id="1049" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="var_1_loc "/>
</bind>
</comp>

<comp id="1053" class="1005" name="sum_loc_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="2"/>
<pin id="1055" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="1059" class="1005" name="sum_sq_loc_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="2"/>
<pin id="1061" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_sq_loc "/>
</bind>
</comp>

<comp id="1065" class="1005" name="sum_11_loc_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="6"/>
<pin id="1067" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum_11_loc "/>
</bind>
</comp>

<comp id="1071" class="1005" name="max_val_3_loc_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="4"/>
<pin id="1073" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max_val_3_loc "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln8_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="63" slack="1"/>
<pin id="1079" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="trunc_ln_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="63" slack="1"/>
<pin id="1085" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1089" class="1005" name="trunc_ln9_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="63" slack="1"/>
<pin id="1091" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="gmem2_addr_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="3"/>
<pin id="1097" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="1106" class="1005" name="var_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="1114" class="1005" name="x_addr_1_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="max_val_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="1130" class="1005" name="gmem0_addr_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="16" slack="1"/>
<pin id="1132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="1135" class="1005" name="gmem1_addr_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="16" slack="1"/>
<pin id="1137" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="68" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="150" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="152" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="295"><net_src comp="156" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="301"><net_src comp="192" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="152" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="192" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="152" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="180" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="180" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="338"><net_src comp="132" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="339"><net_src comp="238" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="340"><net_src comp="234" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="341"><net_src comp="230" pin="1"/><net_sink comp="323" pin=3"/></net>

<net id="342"><net_src comp="226" pin="1"/><net_sink comp="323" pin=4"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="323" pin=5"/></net>

<net id="344"><net_src comp="18" pin="0"/><net_sink comp="323" pin=6"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="323" pin=7"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="323" pin=8"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="323" pin=9"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="323" pin=10"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="323" pin=11"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="323" pin=12"/></net>

<net id="366"><net_src comp="134" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="367"><net_src comp="238" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="368"><net_src comp="234" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="369"><net_src comp="230" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="370"><net_src comp="226" pin="1"/><net_sink comp="351" pin=4"/></net>

<net id="371"><net_src comp="16" pin="0"/><net_sink comp="351" pin=5"/></net>

<net id="372"><net_src comp="18" pin="0"/><net_sink comp="351" pin=6"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="351" pin=7"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="351" pin=8"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="351" pin=9"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="351" pin=10"/></net>

<net id="377"><net_src comp="28" pin="0"/><net_sink comp="351" pin=11"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="351" pin=12"/></net>

<net id="394"><net_src comp="136" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="395"><net_src comp="238" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="396"><net_src comp="234" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="397"><net_src comp="230" pin="1"/><net_sink comp="379" pin=3"/></net>

<net id="398"><net_src comp="226" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="399"><net_src comp="16" pin="0"/><net_sink comp="379" pin=5"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="379" pin=6"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="379" pin=7"/></net>

<net id="402"><net_src comp="22" pin="0"/><net_sink comp="379" pin=8"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="379" pin=9"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="379" pin=10"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="379" pin=11"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="379" pin=12"/></net>

<net id="422"><net_src comp="138" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="423"><net_src comp="238" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="424"><net_src comp="234" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="425"><net_src comp="230" pin="1"/><net_sink comp="407" pin=3"/></net>

<net id="426"><net_src comp="226" pin="1"/><net_sink comp="407" pin=4"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="407" pin=5"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="407" pin=6"/></net>

<net id="429"><net_src comp="20" pin="0"/><net_sink comp="407" pin=7"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="407" pin=8"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="407" pin=9"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="407" pin=10"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="407" pin=11"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="407" pin=12"/></net>

<net id="450"><net_src comp="140" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="451"><net_src comp="238" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="452"><net_src comp="234" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="453"><net_src comp="230" pin="1"/><net_sink comp="435" pin=3"/></net>

<net id="454"><net_src comp="226" pin="1"/><net_sink comp="435" pin=4"/></net>

<net id="455"><net_src comp="16" pin="0"/><net_sink comp="435" pin=5"/></net>

<net id="456"><net_src comp="18" pin="0"/><net_sink comp="435" pin=6"/></net>

<net id="457"><net_src comp="20" pin="0"/><net_sink comp="435" pin=7"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="435" pin=8"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="435" pin=9"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="435" pin=10"/></net>

<net id="461"><net_src comp="28" pin="0"/><net_sink comp="435" pin=11"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="435" pin=12"/></net>

<net id="478"><net_src comp="142" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="479"><net_src comp="254" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="480"><net_src comp="250" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="481"><net_src comp="246" pin="1"/><net_sink comp="463" pin=3"/></net>

<net id="482"><net_src comp="242" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="463" pin=7"/></net>

<net id="486"><net_src comp="38" pin="0"/><net_sink comp="463" pin=8"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="463" pin=9"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="463" pin=10"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="463" pin=11"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="463" pin=12"/></net>

<net id="506"><net_src comp="144" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="507"><net_src comp="238" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="508"><net_src comp="234" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="509"><net_src comp="230" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="510"><net_src comp="226" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="511"><net_src comp="16" pin="0"/><net_sink comp="491" pin=5"/></net>

<net id="512"><net_src comp="18" pin="0"/><net_sink comp="491" pin=6"/></net>

<net id="513"><net_src comp="20" pin="0"/><net_sink comp="491" pin=7"/></net>

<net id="514"><net_src comp="22" pin="0"/><net_sink comp="491" pin=8"/></net>

<net id="515"><net_src comp="24" pin="0"/><net_sink comp="491" pin=9"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="491" pin=10"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="491" pin=11"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="491" pin=12"/></net>

<net id="534"><net_src comp="146" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="535"><net_src comp="238" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="536"><net_src comp="234" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="537"><net_src comp="230" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="538"><net_src comp="226" pin="1"/><net_sink comp="519" pin=4"/></net>

<net id="539"><net_src comp="16" pin="0"/><net_sink comp="519" pin=5"/></net>

<net id="540"><net_src comp="18" pin="0"/><net_sink comp="519" pin=6"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="519" pin=7"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="519" pin=8"/></net>

<net id="543"><net_src comp="24" pin="0"/><net_sink comp="519" pin=9"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="519" pin=10"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="519" pin=11"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="519" pin=12"/></net>

<net id="562"><net_src comp="148" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="563"><net_src comp="254" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="564"><net_src comp="250" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="565"><net_src comp="246" pin="1"/><net_sink comp="547" pin=3"/></net>

<net id="566"><net_src comp="242" pin="1"/><net_sink comp="547" pin=4"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="547" pin=5"/></net>

<net id="568"><net_src comp="34" pin="0"/><net_sink comp="547" pin=6"/></net>

<net id="569"><net_src comp="36" pin="0"/><net_sink comp="547" pin=7"/></net>

<net id="570"><net_src comp="38" pin="0"/><net_sink comp="547" pin=8"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="547" pin=9"/></net>

<net id="572"><net_src comp="42" pin="0"/><net_sink comp="547" pin=10"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="547" pin=11"/></net>

<net id="574"><net_src comp="46" pin="0"/><net_sink comp="547" pin=12"/></net>

<net id="588"><net_src comp="154" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="590"><net_src comp="48" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="591"><net_src comp="50" pin="0"/><net_sink comp="575" pin=4"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="575" pin=5"/></net>

<net id="593"><net_src comp="54" pin="0"/><net_sink comp="575" pin=6"/></net>

<net id="594"><net_src comp="56" pin="0"/><net_sink comp="575" pin=7"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="575" pin=8"/></net>

<net id="596"><net_src comp="60" pin="0"/><net_sink comp="575" pin=9"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="575" pin=10"/></net>

<net id="606"><net_src comp="158" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="616"><net_src comp="162" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="634"><net_src comp="168" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="635"><net_src comp="48" pin="0"/><net_sink comp="617" pin=7"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="617" pin=8"/></net>

<net id="637"><net_src comp="52" pin="0"/><net_sink comp="617" pin=9"/></net>

<net id="638"><net_src comp="54" pin="0"/><net_sink comp="617" pin=10"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="617" pin=11"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="617" pin=12"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="617" pin=13"/></net>

<net id="642"><net_src comp="62" pin="0"/><net_sink comp="617" pin=14"/></net>

<net id="651"><net_src comp="170" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="668"><net_src comp="172" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="669"><net_src comp="48" pin="0"/><net_sink comp="652" pin=6"/></net>

<net id="670"><net_src comp="50" pin="0"/><net_sink comp="652" pin=7"/></net>

<net id="671"><net_src comp="52" pin="0"/><net_sink comp="652" pin=8"/></net>

<net id="672"><net_src comp="54" pin="0"/><net_sink comp="652" pin=9"/></net>

<net id="673"><net_src comp="56" pin="0"/><net_sink comp="652" pin=10"/></net>

<net id="674"><net_src comp="58" pin="0"/><net_sink comp="652" pin=11"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="652" pin=12"/></net>

<net id="676"><net_src comp="62" pin="0"/><net_sink comp="652" pin=13"/></net>

<net id="692"><net_src comp="174" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="693"><net_src comp="48" pin="0"/><net_sink comp="677" pin=5"/></net>

<net id="694"><net_src comp="50" pin="0"/><net_sink comp="677" pin=6"/></net>

<net id="695"><net_src comp="52" pin="0"/><net_sink comp="677" pin=7"/></net>

<net id="696"><net_src comp="54" pin="0"/><net_sink comp="677" pin=8"/></net>

<net id="697"><net_src comp="56" pin="0"/><net_sink comp="677" pin=9"/></net>

<net id="698"><net_src comp="58" pin="0"/><net_sink comp="677" pin=10"/></net>

<net id="699"><net_src comp="60" pin="0"/><net_sink comp="677" pin=11"/></net>

<net id="700"><net_src comp="62" pin="0"/><net_sink comp="677" pin=12"/></net>

<net id="716"><net_src comp="176" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="717"><net_src comp="48" pin="0"/><net_sink comp="701" pin=5"/></net>

<net id="718"><net_src comp="50" pin="0"/><net_sink comp="701" pin=6"/></net>

<net id="719"><net_src comp="52" pin="0"/><net_sink comp="701" pin=7"/></net>

<net id="720"><net_src comp="54" pin="0"/><net_sink comp="701" pin=8"/></net>

<net id="721"><net_src comp="56" pin="0"/><net_sink comp="701" pin=9"/></net>

<net id="722"><net_src comp="58" pin="0"/><net_sink comp="701" pin=10"/></net>

<net id="723"><net_src comp="60" pin="0"/><net_sink comp="701" pin=11"/></net>

<net id="724"><net_src comp="62" pin="0"/><net_sink comp="701" pin=12"/></net>

<net id="744"><net_src comp="178" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="745"><net_src comp="48" pin="0"/><net_sink comp="725" pin=9"/></net>

<net id="746"><net_src comp="50" pin="0"/><net_sink comp="725" pin=10"/></net>

<net id="747"><net_src comp="52" pin="0"/><net_sink comp="725" pin=11"/></net>

<net id="748"><net_src comp="54" pin="0"/><net_sink comp="725" pin=12"/></net>

<net id="749"><net_src comp="56" pin="0"/><net_sink comp="725" pin=13"/></net>

<net id="750"><net_src comp="58" pin="0"/><net_sink comp="725" pin=14"/></net>

<net id="751"><net_src comp="60" pin="0"/><net_sink comp="725" pin=15"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="725" pin=16"/></net>

<net id="762"><net_src comp="182" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="774"><net_src comp="184" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="789"><net_src comp="186" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="790"><net_src comp="48" pin="0"/><net_sink comp="775" pin=4"/></net>

<net id="791"><net_src comp="50" pin="0"/><net_sink comp="775" pin=5"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="775" pin=6"/></net>

<net id="793"><net_src comp="54" pin="0"/><net_sink comp="775" pin=7"/></net>

<net id="794"><net_src comp="56" pin="0"/><net_sink comp="775" pin=8"/></net>

<net id="795"><net_src comp="58" pin="0"/><net_sink comp="775" pin=9"/></net>

<net id="796"><net_src comp="60" pin="0"/><net_sink comp="775" pin=10"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="775" pin=11"/></net>

<net id="817"><net_src comp="188" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="818"><net_src comp="48" pin="0"/><net_sink comp="798" pin=9"/></net>

<net id="819"><net_src comp="50" pin="0"/><net_sink comp="798" pin=10"/></net>

<net id="820"><net_src comp="52" pin="0"/><net_sink comp="798" pin=11"/></net>

<net id="821"><net_src comp="54" pin="0"/><net_sink comp="798" pin=12"/></net>

<net id="822"><net_src comp="56" pin="0"/><net_sink comp="798" pin=13"/></net>

<net id="823"><net_src comp="58" pin="0"/><net_sink comp="798" pin=14"/></net>

<net id="824"><net_src comp="60" pin="0"/><net_sink comp="798" pin=15"/></net>

<net id="825"><net_src comp="62" pin="0"/><net_sink comp="798" pin=16"/></net>

<net id="853"><net_src comp="190" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="854"><net_src comp="16" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="855"><net_src comp="32" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="856"><net_src comp="48" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="857"><net_src comp="18" pin="0"/><net_sink comp="826" pin=4"/></net>

<net id="858"><net_src comp="34" pin="0"/><net_sink comp="826" pin=5"/></net>

<net id="859"><net_src comp="50" pin="0"/><net_sink comp="826" pin=6"/></net>

<net id="860"><net_src comp="20" pin="0"/><net_sink comp="826" pin=7"/></net>

<net id="861"><net_src comp="36" pin="0"/><net_sink comp="826" pin=8"/></net>

<net id="862"><net_src comp="52" pin="0"/><net_sink comp="826" pin=9"/></net>

<net id="863"><net_src comp="22" pin="0"/><net_sink comp="826" pin=10"/></net>

<net id="864"><net_src comp="38" pin="0"/><net_sink comp="826" pin=11"/></net>

<net id="865"><net_src comp="54" pin="0"/><net_sink comp="826" pin=12"/></net>

<net id="866"><net_src comp="24" pin="0"/><net_sink comp="826" pin=13"/></net>

<net id="867"><net_src comp="40" pin="0"/><net_sink comp="826" pin=14"/></net>

<net id="868"><net_src comp="56" pin="0"/><net_sink comp="826" pin=15"/></net>

<net id="869"><net_src comp="26" pin="0"/><net_sink comp="826" pin=16"/></net>

<net id="870"><net_src comp="42" pin="0"/><net_sink comp="826" pin=17"/></net>

<net id="871"><net_src comp="58" pin="0"/><net_sink comp="826" pin=18"/></net>

<net id="872"><net_src comp="28" pin="0"/><net_sink comp="826" pin=19"/></net>

<net id="873"><net_src comp="44" pin="0"/><net_sink comp="826" pin=20"/></net>

<net id="874"><net_src comp="60" pin="0"/><net_sink comp="826" pin=21"/></net>

<net id="875"><net_src comp="30" pin="0"/><net_sink comp="826" pin=22"/></net>

<net id="876"><net_src comp="46" pin="0"/><net_sink comp="826" pin=23"/></net>

<net id="877"><net_src comp="62" pin="0"/><net_sink comp="826" pin=24"/></net>

<net id="891"><net_src comp="194" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="892"><net_src comp="0" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="893"><net_src comp="16" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="894"><net_src comp="18" pin="0"/><net_sink comp="878" pin=4"/></net>

<net id="895"><net_src comp="20" pin="0"/><net_sink comp="878" pin=5"/></net>

<net id="896"><net_src comp="22" pin="0"/><net_sink comp="878" pin=6"/></net>

<net id="897"><net_src comp="24" pin="0"/><net_sink comp="878" pin=7"/></net>

<net id="898"><net_src comp="26" pin="0"/><net_sink comp="878" pin=8"/></net>

<net id="899"><net_src comp="28" pin="0"/><net_sink comp="878" pin=9"/></net>

<net id="900"><net_src comp="30" pin="0"/><net_sink comp="878" pin=10"/></net>

<net id="914"><net_src comp="196" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="915"><net_src comp="2" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="916"><net_src comp="32" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="917"><net_src comp="34" pin="0"/><net_sink comp="901" pin=4"/></net>

<net id="918"><net_src comp="36" pin="0"/><net_sink comp="901" pin=5"/></net>

<net id="919"><net_src comp="38" pin="0"/><net_sink comp="901" pin=6"/></net>

<net id="920"><net_src comp="40" pin="0"/><net_sink comp="901" pin=7"/></net>

<net id="921"><net_src comp="42" pin="0"/><net_sink comp="901" pin=8"/></net>

<net id="922"><net_src comp="44" pin="0"/><net_sink comp="901" pin=9"/></net>

<net id="923"><net_src comp="46" pin="0"/><net_sink comp="901" pin=10"/></net>

<net id="928"><net_src comp="164" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="160" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="934" pin="2"/><net_sink comp="617" pin=6"/></net>

<net id="939"><net_src comp="166" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="934" pin="2"/><net_sink comp="652" pin=5"/></net>

<net id="944"><net_src comp="929" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="607" pin=5"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="617" pin=5"/></net>

<net id="947"><net_src comp="941" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="951"><net_src comp="924" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="956"><net_src comp="934" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="617" pin=6"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="965"><net_src comp="120" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="966"><net_src comp="270" pin="2"/><net_sink comp="959" pin=1"/></net>

<net id="967"><net_src comp="116" pin="0"/><net_sink comp="959" pin=2"/></net>

<net id="968"><net_src comp="122" pin="0"/><net_sink comp="959" pin=3"/></net>

<net id="975"><net_src comp="120" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="282" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="977"><net_src comp="116" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="978"><net_src comp="122" pin="0"/><net_sink comp="969" pin=3"/></net>

<net id="985"><net_src comp="120" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="276" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="116" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="122" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="996"><net_src comp="4" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="998"><net_src comp="992" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1006"><net_src comp="1003" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1010"><net_src comp="1007" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1014"><net_src comp="1011" pin="1"/><net_sink comp="763" pin=7"/></net>

<net id="1018"><net_src comp="1015" pin="1"/><net_sink comp="775" pin=3"/></net>

<net id="1026"><net_src comp="0" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="1036"><net_src comp="2" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1038"><net_src comp="1032" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="1042"><net_src comp="258" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="264" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="198" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="607" pin=6"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1056"><net_src comp="202" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="598" pin=5"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1062"><net_src comp="206" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="643" pin=5"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1068"><net_src comp="210" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="763" pin=8"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1074"><net_src comp="214" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="753" pin=6"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1080"><net_src comp="959" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="1086"><net_src comp="969" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1092"><net_src comp="979" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="1098"><net_src comp="992" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1109"><net_src comp="929" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1117"><net_src comp="310" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1122"><net_src comp="317" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1133"><net_src comp="1022" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1138"><net_src comp="1032" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="303" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | {77 78 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {32 33 51 52 54 55 63 64 66 67 68 69 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {32 33 51 52 54 55 63 64 66 67 68 69 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {70 71 72 73 74 75 76 77 78 }
	Port: activation_accelerator : gmem1 | {70 71 72 73 74 75 76 77 78 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 | {1 10 34 53 56 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | {1 53 65 68 69 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {3 4 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
		gmem2_addr : 1
		empty_55 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mean : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		var : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		call_ln250 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		mean_sq : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		call_ln13 : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		max_val : 1
	State 58
	State 59
	State 60
	State 61
		call_ln0 : 1
	State 62
	State 63
		call_ln0 : 1
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		gmem0_addr : 1
		empty : 2
		gmem1_addr : 1
		empty_54 : 2
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |   grp_activation_accelerator_Pipeline_loop_110_fu_323  |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_18_fu_351   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_17_fu_379   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_16_fu_407   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_14_fu_435   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_15_fu_463   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_13_fu_491   |    0    |  3.416  |    80   |   144   |
|          |    grp_activation_accelerator_Pipeline_loop_1_fu_519   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_11_fu_547   |    0    |  3.416  |    80   |   144   |
|          |   grp_activation_accelerator_Pipeline_loop_25_fu_575   |    0    |  3.416  |   103   |   144   |
|          |  grp_activation_accelerator_Pipeline_loop_mean_fu_598  |    0    |  2.562  |   310   |   537   |
|          |   grp_activation_accelerator_Pipeline_loop_var_fu_607  |    5    |  2.135  |   761   |   877   |
|   call   | grp_activation_accelerator_Pipeline_loop_norm11_fu_617 |    2    |  1.708  |   427   |   299   |
|          |   grp_activation_accelerator_Pipeline_loop_sum_fu_643  |    3    |  2.135  |   470   |   663   |
|          |  grp_activation_accelerator_Pipeline_loop_norm_fu_652  |    0    |  1.708  |   136   |    85   |
|          |    grp_activation_accelerator_Pipeline_loop_3_fu_677   |    12   |  2.135  |   911   |   1380  |
|          |    grp_activation_accelerator_Pipeline_loop_2_fu_701   |    9    |  2.135  |   719   |   1245  |
|          |           grp_float_mask_safe_softmax_fu_725           |    12   |  7.686  |   1960  |   2142  |
|          |   grp_activation_accelerator_Pipeline_loop_max_fu_753  |    0    |  2.562  |   142   |   197   |
|          |   grp_activation_accelerator_Pipeline_loop_exp_fu_763  |    9    |  2.135  |   976   |   1647  |
|          | grp_activation_accelerator_Pipeline_loop_output_fu_775 |    0    |  0.854  |   121   |    56   |
|          |   grp_activation_accelerator_Pipeline_loop_12_fu_798   |    16   |  6.832  |   2603  |   1874  |
|          |   grp_activation_accelerator_Pipeline_loop_19_fu_826   |    0    |  6.832  |   1387  |   6386  |
|          |   grp_activation_accelerator_Pipeline_loop_23_fu_878   |    0    |    0    |    54   |    29   |
|          |   grp_activation_accelerator_Pipeline_loop_24_fu_901   |    0    |    0    |    54   |    29   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                       grp_fu_924                       |    2    |    0    |   227   |   214   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                       grp_fu_929                       |    3    |    0    |   128   |   135   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                config_r_read_read_fu_258               |    0    |    0    |    0    |    0    |
|          |                 stage_read_read_fu_264                 |    0    |    0    |    0    |    0    |
|   read   |                 out_r_read_read_fu_270                 |    0    |    0    |    0    |    0    |
|          |                  in1_read_read_fu_276                  |    0    |    0    |    0    |    0    |
|          |                  in0_read_read_fu_282                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_288                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_296                   |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_303                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   fsqrt  |                       grp_fu_934                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    trunc_ln8_fu_959                    |    0    |    0    |    0    |    0    |
|partselect|                     trunc_ln_fu_969                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln9_fu_979                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    sext_ln569_fu_989                   |    0    |    0    |    0    |    0    |
|   sext   |                   sext_ln490_fu_1019                   |    0    |    0    |    0    |    0    |
|          |                   sext_ln494_fu_1029                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    73   |  75.579 |  12209  |  19235  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                            |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------------------------------------------------------------+--------+--------+--------+--------+
|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i |    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22|    1   |    0   |    0   |    0   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|    1   |    0   |    0   |    0   |
| activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|    1   |    0   |    0   |    0   |
|                                  exp_vals                                  |    1   |    0   |    0   |    0   |
|                                 exp_vals_1                                 |    1   |    0   |    0   |    0   |
|                                      x                                     |    2   |    0   |    0   |    0   |
|                                     x_2                                    |    2   |    0   |    0   |    0   |
|                                     x_4                                    |    2   |    0   |    0   |    0   |
|                                     x_6                                    |    2   |    0   |    0   |    0   |
|                                      y                                     |    2   |    0   |    0   |    0   |
|                                     y_1                                    |    2   |    0   |    0   |    0   |
|                                     y_2                                    |    2   |    0   |    0   |    0   |
|                                     y_3                                    |    2   |    0   |    0   |    0   |
+----------------------------------------------------------------------------+--------+--------+--------+--------+
|                                    Total                                   |   42   |    0   |    0   |    0   |
+----------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|config_r_read_reg_1039|   32   |
|  gmem0_addr_reg_1130 |   16   |
|  gmem1_addr_reg_1135 |   16   |
|  gmem2_addr_reg_1095 |   16   |
|max_val_3_loc_reg_1071|   32   |
|   max_val_reg_1119   |   32   |
|        reg_941       |   32   |
|        reg_948       |   32   |
|        reg_953       |   32   |
|  stage_read_reg_1043 |   32   |
|  sum_11_loc_reg_1065 |   32   |
|   sum_loc_reg_1053   |   32   |
|  sum_sq_loc_reg_1059 |   32   |
|  trunc_ln8_reg_1077  |   63   |
|  trunc_ln9_reg_1089  |   63   |
|   trunc_ln_reg_1083  |   63   |
|  var_1_loc_reg_1047  |   32   |
|     var_reg_1106     |   32   |
|   x_addr_1_reg_1114  |    8   |
+----------------------+--------+
|         Total        |   629  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_writeresp_fu_288                  |  p0  |   2  |   1  |    2   |
|                  grp_writeresp_fu_288                  |  p1  |   2  |  16  |   32   ||    9    |
|                   grp_readreq_fu_296                   |  p1  |   2  |  16  |   32   ||    9    |
|                   grp_readreq_fu_303                   |  p1  |   2  |  16  |   32   ||    9    |
|                    grp_access_fu_317                   |  p0  |   2  |   8  |   16   ||    9    |
| grp_activation_accelerator_Pipeline_loop_norm11_fu_617 |  p6  |   2  |  32  |   64   ||    9    |
|  grp_activation_accelerator_Pipeline_loop_norm_fu_652  |  p5  |   2  |  32  |   64   ||    9    |
|                       grp_fu_924                       |  p0  |   2  |  32  |   64   ||    9    |
|                       grp_fu_929                       |  p0  |   3  |  32  |   96   ||    14   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   402  ||  3.892  ||    77   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   73   |   75   |  12209 |  19235 |    -   |
|   Memory  |   42   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   77   |    -   |
|  Register |    -   |    -   |    -   |   629  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   42   |   73   |   79   |  12838 |  19312 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
