{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 09 17:55:13 2017 " "Info: Processing started: Sun Apr 09 17:55:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off divider -c divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "divider EP2SGX130GF1508C3 " "Info: Selected device EP2SGX130GF1508C3 for design \"divider\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2SGX90FF1508C3 " "Info: Device EP2SGX90FF1508C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ J24 " "Info: Pin ~DATA0~ is reserved at location J24" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Critical Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name12 " "Info: Pin pin_name12 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { pin_name12 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 288 608 784 304 "pin_name12" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1 " "Info: Pin Y1 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Y1 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 216 -160 16 232 "Y1" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2 " "Info: Pin Y2 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Y2 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 232 -160 16 248 "Y2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 41 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3 " "Info: Pin Y3 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Y3 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 248 -160 16 264 "Y3" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 42 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4 " "Info: Pin Y4 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { Y4 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 264 -160 16 280 "Y4" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Y4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 43 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name13 " "Info: Pin pin_name13 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { pin_name13 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 224 776 952 240 "pin_name13" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 44 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { S1 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 104 1184 1360 120 "S1" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 45 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { S2 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 120 1184 1360 136 "S2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 46 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3 " "Info: Pin S3 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { S3 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 136 1184 1360 152 "S3" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 47 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4 " "Info: Pin S4 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { S4 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 152 1184 1360 168 "S4" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 48 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S8 " "Info: Pin S8 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { S8 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 304 384 560 320 "S8" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 49 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN24 " "Info: Pin EN24 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { EN24 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 472 544 712 488 "EN24" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { B4 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 296 0 168 312 "B4" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 36 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { B3 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 312 0 168 328 "B3" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 39 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { B2 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 328 0 168 344 "B2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { B1 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 344 0 168 360 "B1" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 37 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Info: Pin EN not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { EN } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { -32 -152 16 -16 "EN" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { A1 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 160 -152 16 176 "A1" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { A2 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 104 -152 16 120 "A2" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { A3 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 56 -152 16 72 "A3" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { A4 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 8 -152 16 24 "A4" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { clk } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 424 144 312 440 "clk" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name13 " "Info: Destination node pin_name13" {  } { { "e:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin64/pin_planner.ppl" { pin_name13 } } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 224 776 952 240 "pin_name13" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 44 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 352 536 600 400 "inst13" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/quartus/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 11 11 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 11 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 156 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  156 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 140 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  140 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 107 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  107 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 104 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  104 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 104 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  104 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 106 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  106 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "13 does not use undetermined 0 0 " "Info: I/O bank number 13 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "15 does not use undetermined 0 0 " "Info: I/O bank number 15 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "16 does not use undetermined 0 0 " "Info: I/O bank number 16 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "17 does not use undetermined 0 0 " "Info: I/O bank number 17 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.029 ns register register " "Info: Estimated most critical path is register to register delay of 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74175:inst\|16 1 REG LAB_X1_Y32 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y32; Fanout = 7; REG Node = '74175:inst\|16'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74175:inst|16 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 40 352 416 120 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.029 ns) 2.029 ns 74283:inst1\|f74283:sub\|107~1 2 COMB LOOP LAB_X1_Y32 8 " "Info: 2: + IC(0.000 ns) + CELL(2.029 ns) = 2.029 ns; Loc. = LAB_X1_Y32; Fanout = 8; COMB LOOP Node = '74283:inst1\|f74283:sub\|107~1'" { { "Info" "ITDB_PART_OF_SCC" "74283:inst1\|f74283:sub\|107~1 LAB_X1_Y32 " "Info: Loc. = LAB_X1_Y32; Node \"74283:inst1\|f74283:sub\|107~1\"" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74283:inst1|f74283:sub|107~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst22~0 LAB_X1_Y32 " "Info: Loc. = LAB_X1_Y32; Node \"inst22~0\"" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst22~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "74283:inst1\|f74283:sub\|105~0 LAB_X1_Y32 " "Info: Loc. = LAB_X1_Y32; Node \"74283:inst1\|f74283:sub\|105~0\"" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74283:inst1|f74283:sub|105~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74283:inst1|f74283:sub|107~1 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 904 408 472 944 "107" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst22~0 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 312 592 624 360 "inst22" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74283:inst1|f74283:sub|105~0 } "NODE_NAME" } } { "f74283.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } } { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.029 ns" { 74175:inst|16 74283:inst1|f74283:sub|107~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.022 ns) + CELL(0.397 ns) 2.448 ns inst19 3 COMB LAB_X1_Y32 2 " "Info: 3: + IC(0.022 ns) + CELL(0.397 ns) = 2.448 ns; Loc. = LAB_X1_Y32; Fanout = 2; COMB Node = 'inst19'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.419 ns" { 74283:inst1|f74283:sub|107~1 inst19 } "NODE_NAME" } } { "divider.bdf" "" { Schematic "G:/quartus/divider.bdf" { { 272 288 352 320 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.045 ns) + CELL(0.374 ns) 2.867 ns 3D~0 4 COMB LAB_X1_Y32 1 " "Info: 4: + IC(0.045 ns) + CELL(0.374 ns) = 2.867 ns; Loc. = LAB_X1_Y32; Fanout = 1; COMB Node = '3D~0'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.419 ns" { inst19 3D~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 3.029 ns 74175:inst\|14 5 REG LAB_X1_Y32 7 " "Info: 5: + IC(0.000 ns) + CELL(0.162 ns) = 3.029 ns; Loc. = LAB_X1_Y32; Fanout = 7; REG Node = '74175:inst\|14'" {  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.162 ns" { 3D~0 74175:inst|14 } "NODE_NAME" } } { "74175.bdf" "" { Schematic "e:/altera/91/quartus/libraries/others/maxplus2/74175.bdf" { { 344 352 416 424 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.962 ns ( 97.79 % ) " "Info: Total cell delay = 2.962 ns ( 97.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.067 ns ( 2.21 % ) " "Info: Total interconnect delay = 0.067 ns ( 2.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.029 ns" { 74175:inst|16 74283:inst1|f74283:sub|107~1 inst19 3D~0 74175:inst|14 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y25 X10_Y37 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y25 to location X10_Y37" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name12 0 " "Info: Pin \"pin_name12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name13 0 " "Info: Pin \"pin_name13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Info: Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2 0 " "Info: Pin \"S2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3 0 " "Info: Pin \"S3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4 0 " "Info: Pin \"S4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S8 0 " "Info: Pin \"S8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/quartus/divider.fit.smsg " "Info: Generated suppressed messages file G:/quartus/divider.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "739 " "Info: Peak virtual memory: 739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 09 17:55:34 2017 " "Info: Processing ended: Sun Apr 09 17:55:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
