// Seed: 414903430
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri id_10,
    input supply0 id_11,
    output tri0 id_12
);
endmodule
module module_0 #(
    parameter id_5 = 32'd26
) (
    output wand  id_0,
    input  tri   id_1,
    output logic id_2
);
  logic [7:0] id_4;
  wire _id_5;
  assign id_0 = id_4[-1 : 1'b0-1'b0];
  assign id_0 = {1, 1};
  always @(id_4) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_2 <= id_4 == -1;
    end
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  wire [id_5  -  1 : 1] id_6;
  wire module_1;
  logic id_7;
  ;
endmodule
