// Seed: 2880751295
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  wand  id_2
);
  tri id_4;
  assign id_0 = 1;
  assign id_4 = id_2;
  id_5(
      .id_0(1),
      .id_1(1 - 1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(id_0),
      .id_7(1'b0),
      .id_8(1)
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4
);
  supply1 id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  wire id_7;
  assign id_6 = id_0;
  assign id_1 = id_4;
endmodule
