

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply2'
================================================================
* Date:           Wed Oct 28 18:15:01 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  122|  122|   68|   68| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: call_ret [2/2] 0.00ns
codeRepl:2  %call_ret = call fastcc { float, float, float, float, float, float, float, float } @DCT_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %A) readonly


 <State 2>: 0.00ns
ST_2: call_ret [1/2] 0.00ns
codeRepl:2  %call_ret = call fastcc { float, float, float, float, float, float, float, float } @DCT_MAT_Multiply2_Loop_Row_proc([64 x float]* nocapture %A) readonly

ST_2: A_cached_row_7_loc_channel [1/1] 0.00ns
codeRepl:3  %A_cached_row_7_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 0

ST_2: A_cached_row_6_loc_channel [1/1] 0.00ns
codeRepl:4  %A_cached_row_6_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 1

ST_2: A_cached_row_5_loc_channel [1/1] 0.00ns
codeRepl:5  %A_cached_row_5_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 2

ST_2: A_cached_row_4_loc_channel [1/1] 0.00ns
codeRepl:6  %A_cached_row_4_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 3

ST_2: A_cached_row_3_loc_channel [1/1] 0.00ns
codeRepl:7  %A_cached_row_3_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 4

ST_2: A_cached_row_2_loc_channel [1/1] 0.00ns
codeRepl:8  %A_cached_row_2_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 5

ST_2: A_cached_row_1_loc_channel [1/1] 0.00ns
codeRepl:9  %A_cached_row_1_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 6

ST_2: A_cached_row_0_loc_channel [1/1] 0.00ns
codeRepl:10  %A_cached_row_0_loc_channel = extractvalue { float, float, float, float, float, float, float, float } %call_ret, 7

ST_2: stg_14 [2/2] 0.00ns
codeRepl:11  call fastcc void @DCT_MAT_Multiply2_Loop_Col_proc2([8 x float]* %B_0, float %A_cached_row_0_loc_channel, [8 x float]* %B_1, float %A_cached_row_1_loc_channel, [8 x float]* %B_2, float %A_cached_row_2_loc_channel, [8 x float]* %B_3, float %A_cached_row_3_loc_channel, [8 x float]* %B_4, float %A_cached_row_4_loc_channel, [8 x float]* %B_5, float %A_cached_row_5_loc_channel, [8 x float]* %B_6, float %A_cached_row_6_loc_channel, [8 x float]* %B_7, float %A_cached_row_7_loc_channel, float* %C)


 <State 3>: 0.00ns
ST_3: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_3: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_3: stg_17 [1/2] 0.00ns
codeRepl:11  call fastcc void @DCT_MAT_Multiply2_Loop_Col_proc2([8 x float]* %B_0, float %A_cached_row_0_loc_channel, [8 x float]* %B_1, float %A_cached_row_1_loc_channel, [8 x float]* %B_2, float %A_cached_row_2_loc_channel, [8 x float]* %B_3, float %A_cached_row_3_loc_channel, [8 x float]* %B_4, float %A_cached_row_4_loc_channel, [8 x float]* %B_5, float %A_cached_row_5_loc_channel, [8 x float]* %B_6, float %A_cached_row_6_loc_channel, [8 x float]* %B_7, float %A_cached_row_7_loc_channel, float* %C)

ST_3: stg_18 [1/1] 0.00ns
codeRepl:12  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
