$date
	Sat Dec 30 17:20:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var reg 1 ! CLK $end
$var integer 32 " i [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 "
0!
$end
#5000000000000
