--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3841 paths analyzed, 344 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.920ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_22/A (SLICE_X4Y45.DX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_22/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.962ns (Levels of Logic = 7)
  Clock Path Skew:      1.537ns (4.106 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_22/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y46.D5      net (fanout=16)       1.248   XLXI_130/enc_o<1>
    SLICE_X10Y46.CMUX    Topdc                 0.338   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.585   ram_o<6>
                                                       XLXI_9/XLXI_22/A
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (2.758ns logic, 6.204ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_22/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 7)
  Clock Path Skew:      1.537ns (4.106 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_22/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y46.C6      net (fanout=16)       1.162   XLXI_130/enc_o<1>
    SLICE_X10Y46.CMUX    Tilo                  0.343   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_51
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.585   ram_o<6>
                                                       XLXI_9/XLXI_22/A
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (2.763ns logic, 6.118ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_1 (LATCH)
  Destination:          XLXI_9/XLXI_22/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 3)
  Clock Path Skew:      -0.840ns (1.184 - 2.024)
  Source Clock:         cc_ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_1 to XLXI_9/XLXI_22/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcklo                 0.498   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_9/XLXI_15/Q_1
    SLICE_X4Y45.C2       net (fanout=32)       1.766   XLXI_9/a_o_DUMMY<1>
    SLICE_X4Y45.BMUX     Topcb                 0.386   ram_o<6>
                                                       XLXI_9/XLXI_22/C
                                                       XLXI_9/XLXI_22/F7.B
                                                       XLXI_9/XLXI_22/F8
    SLICE_X10Y46.D6      net (fanout=1)        0.602   ram_o<6>
    SLICE_X10Y46.CMUX    Topdc                 0.338   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.585   ram_o<6>
                                                       XLXI_9/XLXI_22/A
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (2.012ns logic, 4.247ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_19/A (SLICE_X8Y46.DX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.648ns (Levels of Logic = 7)
  Clock Path Skew:      1.299ns (3.868 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y47.C5      net (fanout=16)       1.071   XLXI_130/enc_o<1>
    SLICE_X10Y47.CMUX    Tilo                  0.343   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_51
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B5       net (fanout=1)        0.855   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B        Tilo                  0.259   XLXI_9/a_o_DUMMY<4>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X8Y46.DX       net (fanout=19)       0.828   XLXI_130/XLXI_1/o3
    SLICE_X8Y46.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (2.817ns logic, 5.831ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.573ns (Levels of Logic = 7)
  Clock Path Skew:      1.299ns (3.868 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y47.D6      net (fanout=16)       1.001   XLXI_130/enc_o<1>
    SLICE_X10Y47.CMUX    Topdc                 0.338   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B5       net (fanout=1)        0.855   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B        Tilo                  0.259   XLXI_9/a_o_DUMMY<4>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X8Y46.DX       net (fanout=19)       0.828   XLXI_130/XLXI_1/o3
    SLICE_X8Y46.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      8.573ns (2.812ns logic, 5.761ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_19/A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.937ns (Levels of Logic = 7)
  Clock Path Skew:      1.299ns (3.868 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X11Y61.A5      net (fanout=6)        0.209   can_read_OBUF
    SLICE_X11Y61.A       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_218
    SLICE_X10Y47.B2      net (fanout=4)        1.548   r0_r
    SLICE_X10Y47.B       Tilo                  0.205   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_2/XLXI_1
    SLICE_X10Y47.D1      net (fanout=16)       0.466   XLXI_130/enc_o<0>
    SLICE_X10Y47.CMUX    Topdc                 0.338   XLXI_130/enc_o<0>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B5       net (fanout=1)        0.855   XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X7Y43.B        Tilo                  0.259   XLXI_9/a_o_DUMMY<4>
                                                       XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X8Y46.DX       net (fanout=19)       0.828   XLXI_130/XLXI_1/o3
    SLICE_X8Y46.CLK      Tds                   0.585   ram_o<3>
                                                       XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      7.937ns (2.814ns logic, 5.123ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_22/B (SLICE_X4Y45.DX), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_22/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.685ns (Levels of Logic = 7)
  Clock Path Skew:      1.537ns (4.106 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_22/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y46.D5      net (fanout=16)       1.248   XLXI_130/enc_o<1>
    SLICE_X10Y46.CMUX    Topdc                 0.338   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.308   ram_o<6>
                                                       XLXI_9/XLXI_22/B
    -------------------------------------------------  ---------------------------
    Total                                      8.685ns (2.481ns logic, 6.204ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_22/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.604ns (Levels of Logic = 7)
  Clock Path Skew:      1.537ns (4.106 - 2.569)
  Source Clock:         manual_clk_in_IBUF falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_22/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.391   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.297   clkc
    SLICE_X9Y52.A        Tilo                  0.259   clkc
                                                       clck_gen/XLXI_9
    SLICE_X9Y52.B6       net (fanout=12)       0.143   clkr
    SLICE_X9Y52.B        Tilo                  0.259   clkc
                                                       XLXI_210
    SLICE_X11Y61.B6      net (fanout=2)        0.777   sysbus_released_OBUF
    SLICE_X11Y61.B       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_326
    SLICE_X8Y52.A5       net (fanout=6)        0.906   can_read_OBUF
    SLICE_X8Y52.A        Tilo                  0.203   cc_r1_r
                                                       XLXI_530
    SLICE_X11Y61.C3      net (fanout=4)        0.954   r3_r
    SLICE_X11Y61.C       Tilo                  0.259   manr_r_OBUF
                                                       XLXI_130/XLXI_2/XLXI_2
    SLICE_X10Y46.C6      net (fanout=16)       1.162   XLXI_130/enc_o<1>
    SLICE_X10Y46.CMUX    Tilo                  0.343   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_51
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.308   ram_o<6>
                                                       XLXI_9/XLXI_22/B
    -------------------------------------------------  ---------------------------
    Total                                      8.604ns (2.486ns logic, 6.118ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_9/XLXI_15/Q_1 (LATCH)
  Destination:          XLXI_9/XLXI_22/B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.840ns (1.184 - 2.024)
  Source Clock:         cc_ram_a_w falling at 10.000ns
  Destination Clock:    clkw rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_9/XLXI_15/Q_1 to XLXI_9/XLXI_22/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcklo                 0.498   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_9/XLXI_15/Q_1
    SLICE_X4Y45.C2       net (fanout=32)       1.766   XLXI_9/a_o_DUMMY<1>
    SLICE_X4Y45.BMUX     Topcb                 0.386   ram_o<6>
                                                       XLXI_9/XLXI_22/C
                                                       XLXI_9/XLXI_22/F7.B
                                                       XLXI_9/XLXI_22/F8
    SLICE_X10Y46.D6      net (fanout=1)        0.602   ram_o<6>
    SLICE_X10Y46.CMUX    Topdc                 0.338   cpu_ctl/ls_st
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B4       net (fanout=1)        0.942   XLXI_130/XLXI_1/XLXI_14/Mmux_S3_D15_Mux_0_o_4_f7
    SLICE_X6Y42.B        Tilo                  0.205   acc_o<7>
                                                       XLXI_130/XLXI_1/XLXI_14/Mmux_O11
    SLICE_X4Y45.DX       net (fanout=20)       0.937   XLXI_130/XLXI_1/o6
    SLICE_X4Y45.CLK      Tds                   0.308   ram_o<6>
                                                       XLXI_9/XLXI_22/B
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (1.735ns logic, 4.247ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_104/Q_1 (SLICE_X8Y43.B5), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.182ns (Levels of Logic = 5)
  Clock Path Skew:      2.123ns (3.743 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y48.C3       net (fanout=12)       0.432   clkr
    SLICE_X8Y48.C        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       cpu_ctl/XLXI_2
    SLICE_X8Y48.D5       net (fanout=1)        0.067   cc_iar_r
    SLICE_X8Y48.D        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X8Y47.D4       net (fanout=1)        0.195   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y43.B5       net (fanout=8)        0.362   XLXI_130/g_DUMMY
    SLICE_X8Y43.CLK      Tah         (-Th)    -0.175   monitor_1_OBUF
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
                                                       XLXI_104/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (0.997ns logic, 1.185ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 5)
  Clock Path Skew:      2.123ns (3.743 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y51.C4       net (fanout=12)       0.259   clkr
    SLICE_X8Y51.C        Tilo                  0.156   cpu_ctl/rb_int
                                                       cpu_ctl/XLXI_141
    SLICE_X8Y52.A4       net (fanout=1)        0.196   cc_r3_r
    SLICE_X8Y52.A        Tilo                  0.156   cc_r1_r
                                                       XLXI_530
    SLICE_X8Y47.D5       net (fanout=4)        0.302   r3_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y43.B5       net (fanout=8)        0.362   XLXI_130/g_DUMMY
    SLICE_X8Y43.CLK      Tah         (-Th)    -0.175   monitor_1_OBUF
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
                                                       XLXI_104/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.997ns logic, 1.248ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.409ns (Levels of Logic = 5)
  Clock Path Skew:      2.123ns (3.743 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y52.D2       net (fanout=12)       0.414   clkr
    SLICE_X8Y52.D        Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X8Y52.C6       net (fanout=1)        0.010   cc_r1_r
    SLICE_X8Y52.C        Tilo                  0.156   cc_r1_r
                                                       XLXI_466
    SLICE_X8Y47.D2       net (fanout=3)        0.497   r1_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y43.B5       net (fanout=8)        0.362   XLXI_130/g_DUMMY
    SLICE_X8Y43.CLK      Tah         (-Th)    -0.175   monitor_1_OBUF
                                                       XLXI_130/XLXI_1/XLXI_13/Mmux_O11
                                                       XLXI_104/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.997ns logic, 1.412ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_104/Q_2 (SLICE_X4Y2.AX), 74 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 5)
  Clock Path Skew:      3.924ns (5.544 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y48.C3       net (fanout=12)       0.432   clkr
    SLICE_X8Y48.C        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       cpu_ctl/XLXI_2
    SLICE_X8Y48.D5       net (fanout=1)        0.067   cc_iar_r
    SLICE_X8Y48.D        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X8Y47.D4       net (fanout=1)        0.195   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.C        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X4Y2.AX        net (fanout=19)       2.174   XLXI_130/XLXI_1/o2
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.019   monitor_2_OBUF
                                                       XLXI_104/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (0.997ns logic, 3.015ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.075ns (Levels of Logic = 5)
  Clock Path Skew:      3.924ns (5.544 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y51.C4       net (fanout=12)       0.259   clkr
    SLICE_X8Y51.C        Tilo                  0.156   cpu_ctl/rb_int
                                                       cpu_ctl/XLXI_141
    SLICE_X8Y52.A4       net (fanout=1)        0.196   cc_r3_r
    SLICE_X8Y52.A        Tilo                  0.156   cc_r1_r
                                                       XLXI_530
    SLICE_X8Y47.D5       net (fanout=4)        0.302   r3_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.C        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X4Y2.AX        net (fanout=19)       2.174   XLXI_130/XLXI_1/o2
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.019   monitor_2_OBUF
                                                       XLXI_104/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.075ns (0.997ns logic, 3.078ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_104/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.239ns (Levels of Logic = 5)
  Clock Path Skew:      3.924ns (5.544 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_r0_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_104/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y52.D2       net (fanout=12)       0.414   clkr
    SLICE_X8Y52.D        Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X8Y52.C6       net (fanout=1)        0.010   cc_r1_r
    SLICE_X8Y52.C        Tilo                  0.156   cc_r1_r
                                                       XLXI_466
    SLICE_X8Y47.D2       net (fanout=3)        0.497   r1_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.C        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X4Y2.AX        net (fanout=19)       2.174   XLXI_130/XLXI_1/o2
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.019   monitor_2_OBUF
                                                       XLXI_104/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.239ns (0.997ns logic, 3.242ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_15/Q_2 (SLICE_X8Y47.C6), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 5)
  Clock Path Skew:      1.678ns (3.298 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y48.C3       net (fanout=12)       0.432   clkr
    SLICE_X8Y48.C        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       cpu_ctl/XLXI_2
    SLICE_X8Y48.D5       net (fanout=1)        0.067   cc_iar_r
    SLICE_X8Y48.D        Tilo                  0.156   XLXI_130/XLXI_2/XLXI_4/N01
                                                       XLXI_130/XLXI_2/XLXI_4/O_SW0
    SLICE_X8Y47.D4       net (fanout=1)        0.195   XLXI_130/XLXI_2/XLXI_4/N01
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.175   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.997ns logic, 0.841ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 5)
  Clock Path Skew:      1.678ns (3.298 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y51.C4       net (fanout=12)       0.259   clkr
    SLICE_X8Y51.C        Tilo                  0.156   cpu_ctl/rb_int
                                                       cpu_ctl/XLXI_141
    SLICE_X8Y52.A4       net (fanout=1)        0.196   cc_r3_r
    SLICE_X8Y52.A        Tilo                  0.156   cc_r1_r
                                                       XLXI_530
    SLICE_X8Y47.D5       net (fanout=4)        0.302   r3_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.175   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.997ns logic, 0.904ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clck_gen/XLXI_4/q_tmp (FF)
  Destination:          XLXI_9/XLXI_15/Q_2 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.065ns (Levels of Logic = 5)
  Clock Path Skew:      1.678ns (3.298 - 1.620)
  Source Clock:         manual_clk_in_IBUF falling at 30.000ns
  Destination Clock:    cc_ram_a_w falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: clck_gen/XLXI_4/q_tmp to XLXI_9/XLXI_15/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y52.CQ       Tcko                  0.198   clkc
                                                       clck_gen/XLXI_4/q_tmp
    SLICE_X9Y52.A4       net (fanout=5)        0.129   clkc
    SLICE_X9Y52.A        Tilo                  0.156   clkc
                                                       clck_gen/XLXI_9
    SLICE_X8Y52.D2       net (fanout=12)       0.414   clkr
    SLICE_X8Y52.D        Tilo                  0.156   cc_r1_r
                                                       cpu_ctl/XLXI_139
    SLICE_X8Y52.C6       net (fanout=1)        0.010   cc_r1_r
    SLICE_X8Y52.C        Tilo                  0.156   cc_r1_r
                                                       XLXI_466
    SLICE_X8Y47.D2       net (fanout=3)        0.497   r1_r
    SLICE_X8Y47.D        Tilo                  0.156   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_2/XLXI_4/O
    SLICE_X8Y47.C6       net (fanout=8)        0.018   XLXI_130/g_DUMMY
    SLICE_X8Y47.CLK      Tah         (-Th)    -0.175   XLXI_9/a_o_DUMMY<2>
                                                       XLXI_130/XLXI_1/XLXI_15/Mmux_O11
                                                       XLXI_9/XLXI_15/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.997ns logic, 1.068ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/A/CLK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/B/CLK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clkw
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ram_o<0>/CLK
  Logical resource: XLXI_9/XLXI_1/C/CLK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clkw
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock manual_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
manual_clk_in  |    4.728|    7.460|    4.429|    7.332|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3841 paths, 0 nets, and 396 connections

Design statistics:
   Minimum period:  14.920ns{1}   (Maximum frequency:  67.024MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 21 01:24:47 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



