Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Apr 18 03:23:50 2024
| Host              : brutus running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.838        0.000                      0               204358        0.010        0.000                      0               204358        3.500        0.000                       0                 35624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.838        0.000                      0               204262        0.010        0.000                      0               204262        3.500        0.000                       0                 35624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.621        0.000                      0                   96        0.204        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.495ns (28.547%)  route 6.245ns (71.453%))
  Logic Levels:           14  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.512ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.156 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[0]
                         net (fo=12, routed)          0.458     6.614    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[6]
    SLICE_X78Y138        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     6.772 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_6__0/O
                         net (fo=22, routed)          4.071    10.843    system_i/conv_w2/U0/filter_V_50_U/address0[6]
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.822    11.990    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X0Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.681    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 2.615ns (30.162%)  route 6.055ns (69.838%))
  Logic Levels:           14  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 11.984 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.512ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.297 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[4]
                         net (fo=12, routed)          0.355     6.652    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[10]
    SLICE_X73Y143        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     6.789 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_2__0/O
                         net (fo=22, routed)          3.983    10.773    system_i/conv_w2/U0/filter_V_50_U/address0[10]
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.816    11.984    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    12.081    
                         clock uncertainty           -0.130    11.951    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.664    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 2.615ns (30.151%)  route 6.058ns (69.849%))
  Logic Levels:           14  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.512ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.297 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[4]
                         net (fo=12, routed)          0.355     6.652    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[10]
    SLICE_X73Y143        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     6.789 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_2__0/O
                         net (fo=22, routed)          3.987    10.776    system_i/conv_w2/U0/filter_V_50_U/address0[10]
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.822    11.990    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X0Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.670    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 2.732ns (31.491%)  route 5.943ns (68.509%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 11.984 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.569ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.512ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.877     2.085    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y157        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.164 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/Q
                         net (fo=5, routed)           0.246     2.410    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/Q[0]
    SLICE_X76Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.534 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry_i_15__16/O
                         net (fo=1, routed)           0.009     2.543    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry_i_15__16_n_5
    SLICE_X76Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     2.606 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry/O[0]
                         net (fo=2, routed)           0.217     2.823    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1__0_0[0]
    SLICE_X73Y158        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     2.946 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_21/O
                         net (fo=1, routed)           0.105     3.051    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/select_ln1027_74_fu_4109_p3[0]
    SLICE_X73Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.176 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_18/O
                         net (fo=1, routed)           0.013     3.189    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_18_n_5
    SLICE_X73Y156        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.285 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2__0/O[1]
                         net (fo=1, routed)           0.332     3.617    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/B[1]
    DSP48E2_X8Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     3.768 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.768    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.841 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.841    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     4.450 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     4.450    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X8Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     4.496 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     4.496    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X8Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     5.067 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.067    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.176 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.198     5.374    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout_n_110
    SLICE_X71Y154        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     5.474 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/currFilterAddr_fu_740[0]_i_1/O
                         net (fo=5, routed)           0.194     5.668    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/currFilterAddr_fu_740_reg[0]
    SLICE_X73Y153        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     5.758 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/ram_reg_bram_0_i_77/O
                         net (fo=1, routed)           0.013     5.771    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/S[0]
    SLICE_X73Y153        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.011 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_43/O[5]
                         net (fo=12, routed)          0.512     6.524    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[3]
    SLICE_X76Y138        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.657 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_9__0/O
                         net (fo=22, routed)          4.104    10.760    system_i/conv_w2/U0/filter_V_50_U/address0[3]
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.816    11.984    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    12.081    
                         clock uncertainty           -0.130    11.951    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267    11.684    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 2.732ns (31.478%)  route 5.947ns (68.522%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.569ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.512ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.877     2.085    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y157        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.164 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/p_mid1_reg_22065_reg[0]/Q
                         net (fo=5, routed)           0.246     2.410    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/Q[0]
    SLICE_X76Y156        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.534 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry_i_15__16/O
                         net (fo=1, routed)           0.009     2.543    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry_i_15__16_n_5
    SLICE_X76Y156        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     2.606 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U130/dout__0_carry/O[0]
                         net (fo=2, routed)           0.217     2.823    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1__0_0[0]
    SLICE_X73Y158        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     2.946 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_21/O
                         net (fo=1, routed)           0.105     3.051    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/select_ln1027_74_fu_4109_p3[0]
    SLICE_X73Y156        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     3.176 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_18/O
                         net (fo=1, routed)           0.013     3.189    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_18_n_5
    SLICE_X73Y156        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.285 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2__0/O[1]
                         net (fo=1, routed)           0.332     3.617    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/B[1]
    DSP48E2_X8Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.151     3.768 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.768    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X8Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     3.841 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.841    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X8Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     4.450 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     4.450    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X8Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     4.496 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     4.496    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X8Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     5.067 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.067    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X8Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.176 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.198     5.374    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout_n_110
    SLICE_X71Y154        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     5.474 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/currFilterAddr_fu_740[0]_i_1/O
                         net (fo=5, routed)           0.194     5.668    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/currFilterAddr_fu_740_reg[0]
    SLICE_X73Y153        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     5.758 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/ram_reg_bram_0_i_77/O
                         net (fo=1, routed)           0.013     5.771    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/S[0]
    SLICE_X73Y153        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.011 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_43/O[5]
                         net (fo=12, routed)          0.512     6.524    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[3]
    SLICE_X76Y138        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     6.657 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_9__0/O
                         net (fo=22, routed)          4.107    10.764    system_i/conv_w2/U0/filter_V_50_U/address0[3]
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.822    11.990    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X0Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267    11.690    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 2.617ns (30.687%)  route 5.911ns (69.313%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.512ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.331 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[5]
                         net (fo=44, routed)          0.413     6.745    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[11]
    SLICE_X71Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.784 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__0/O
                         net (fo=80, routed)          3.453    10.237    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/saveAddr_fu_254_reg[12]_8
    SLICE_X5Y338         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    10.303 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_1_i_2__49/O
                         net (fo=4, routed)           0.328    10.631    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1_2[0]
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.822    11.990    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X0Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.563    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 2.495ns (28.881%)  route 6.144ns (71.119%))
  Logic Levels:           14  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 11.984 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.512ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     6.156 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[0]
                         net (fo=12, routed)          0.458     6.614    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[6]
    SLICE_X78Y138        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     6.772 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_6__0/O
                         net (fo=22, routed)          3.970    10.742    system_i/conv_w2/U0/filter_V_50_U/address0[6]
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.816    11.984    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    12.081    
                         clock uncertainty           -0.130    11.951    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276    11.675    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.617ns (30.828%)  route 5.872ns (69.172%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 11.990 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.512ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.331 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[5]
                         net (fo=44, routed)          0.413     6.745    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[11]
    SLICE_X71Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.784 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__0/O
                         net (fo=80, routed)          3.453    10.237    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/saveAddr_fu_254_reg[12]_8
    SLICE_X5Y338         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    10.303 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_1_i_2__49/O
                         net (fo=4, routed)           0.289    10.592    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1_2[0]
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.822    11.990    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y68         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    12.087    
                         clock uncertainty           -0.130    11.957    
    RAMB36_X0Y68         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.563    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 2.601ns (30.825%)  route 5.837ns (69.175%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 11.984 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.512ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.331 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[5]
                         net (fo=44, routed)          0.413     6.745    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[11]
    SLICE_X71Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.784 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__0/O
                         net (fo=80, routed)          3.453    10.237    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/saveAddr_fu_254_reg[12]_8
    SLICE_X5Y338         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    10.287 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_2__44/O
                         net (fo=4, routed)           0.254    10.541    system_i/conv_w2/U0/filter_V_50_U/WEA[0]
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.816    11.984    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    12.081    
                         clock uncertainty           -0.130    11.951    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.557    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 2.601ns (30.829%)  route 5.836ns (69.171%))
  Logic Levels:           15  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 11.984 - 10.000 ) 
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.895ns (routing 0.569ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.512ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.895     2.103    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/ap_clk
    SLICE_X72Y154        FDRE                                         r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y154        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.182 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/conv3_i12_i43_reg_21844_reg[1]/Q
                         net (fo=7, routed)           0.293     2.475    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_0[1]
    SLICE_X75Y154        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.525 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15/O
                         net (fo=1, routed)           0.183     2.708    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_i_5__15_n_5
    SLICE_X74Y155        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.182     2.890 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry/O[5]
                         net (fo=2, routed)           0.451     3.341    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout__0_carry_n_15
    SLICE_X71Y158        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.500 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.526    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_2_n_5
    SLICE_X71Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.582 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_13ns_3ns_16_1_1_U128/dout_i_1/O[0]
                         net (fo=1, routed)           0.257     3.839    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/B[8]
    DSP48E2_X7Y63        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[8]_B2_DATA[8])
                                                      0.151     3.990 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA_INST/B2_DATA[8]
                         net (fo=1, routed)           0.000     3.990    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y63        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[8]_B2B1[8])
                                                      0.073     4.063 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA_INST/B2B1[8]
                         net (fo=1, routed)           0.000     4.063    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y63        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[8]_V[8])
                                                      0.609     4.672 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.672    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y63        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.718 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.718    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     5.289 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     5.289    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     5.398 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.335     5.733    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout_n_102
    SLICE_X73Y158        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     5.770 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/currFilterAddr_fu_740[8]_i_2/O
                         net (fo=2, routed)           0.158     5.928    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/select_ln1027_79_fu_4125_p3[8]
    SLICE_X73Y154        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     6.078 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69/O
                         net (fo=1, routed)           0.013     6.091    system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_69_n_5
    SLICE_X73Y154        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     6.331 f  system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/ram_reg_bram_0_i_38/O[5]
                         net (fo=44, routed)          0.413     6.745    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0[11]
    SLICE_X71Y144        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.784 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__0/O
                         net (fo=80, routed)          3.453    10.237    system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/saveAddr_fu_254_reg[12]_8
    SLICE_X5Y338         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    10.287 r  system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_2__44/O
                         net (fo=4, routed)           0.253    10.540    system_i/conv_w2/U0/filter_V_50_U/WEA[0]
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.816    11.984    system_i/conv_w2/U0/filter_V_50_U/ap_clk
    RAMB36_X0Y67         RAMB36E2                                     r  system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    12.081    
                         clock uncertainty           -0.130    11.951    
    RAMB36_X0Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.557    system_i/conv_w2/U0/filter_V_50_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.180%)  route 0.109ns (64.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.596ns (routing 0.512ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.569ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.596     1.764    system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X59Y59         FDRE                                         r  system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.823 r  system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]/Q
                         net (fo=4, routed)           0.109     1.932    system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/D[2]
    SLICE_X58Y58         FDRE                                         r  system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.820     2.028    system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X58Y58         FDRE                                         r  system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[138]/C
                         clock pessimism             -0.168     1.860    
    SLICE_X58Y58         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.922    system_i/smartconnect_w4/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wvalid_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.061ns (35.260%)  route 0.112ns (64.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.571ns (routing 0.512ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.569ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.571     1.739    system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X61Y105        FDRE                                         r  system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.800 r  system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_reg/Q
                         net (fo=2, routed)           0.112     1.912    system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid
    SLICE_X60Y106        FDRE                                         r  system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wvalid_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.796     2.004    system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X60Y106        FDRE                                         r  system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wvalid_d1_reg/C
                         clock pessimism             -0.164     1.840    
    SLICE_X60Y106        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.902    system_i/axi_dma_w2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wvalid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter18_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter19_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.274%)  route 0.102ns (63.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.608ns (routing 0.512ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.569ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.608     1.776    system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/ap_clk
    SLICE_X56Y279        FDRE                                         r  system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter18_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y279        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.834 r  system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter18_reg_reg[5]/Q
                         net (fo=3, routed)           0.102     1.936    system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter18_reg[5]
    SLICE_X54Y279        FDRE                                         r  system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter19_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.826     2.034    system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/ap_clk
    SLICE_X54Y279        FDRE                                         r  system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter19_reg_reg[5]_rep__0/C
                         clock pessimism             -0.168     1.866    
    SLICE_X54Y279        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.926    system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/inputMapValue_V_49_reg_23216_pp0_iter19_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][100]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.530ns (routing 0.512ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.569ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.530     1.698    system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X53Y149        FDRE                                         r  system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.758 r  system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[100]/Q
                         net (fo=1, routed)           0.080     1.838    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[43]
    SLICE_X52Y149        FDRE                                         r  system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.718     1.926    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y149        FDRE                                         r  system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][100]/C
                         clock pessimism             -0.159     1.768    
    SLICE_X52Y149        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.828    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][100]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.580ns (routing 0.512ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.569ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.580     1.748    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X56Y50         FDRE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.808 r  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[80]/Q
                         net (fo=1, routed)           0.117     1.925    system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[68]
    SLICE_X58Y50         FDRE                                         r  system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.813     2.021    system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X58Y50         FDRE                                         r  system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]/C
                         clock pessimism             -0.168     1.853    
    SLICE_X58Y50         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.915    system_i/smartconnect_w4/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w4/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.060ns (30.151%)  route 0.139ns (69.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.576ns (routing 0.512ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.569ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.576     1.744    system_i/smartconnect_w4/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X54Y60         FDRE                                         r  system_i/smartconnect_w4/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.804 r  system_i/smartconnect_w4/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/Q
                         net (fo=1, routed)           0.139     1.943    system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/DID0
    SLICE_X53Y60         RAMD32                                       r  system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.814     2.022    system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/WCLK
    SLICE_X53Y60         RAMD32                                       r  system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD/CLK
                         clock pessimism             -0.164     1.857    
    SLICE_X53Y60         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     1.933    system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMD
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.585%)  route 0.104ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.693ns (routing 0.512ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.569ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.693     1.861    system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X72Y88         FDRE                                         r  system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.921 r  system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[13]/Q
                         net (fo=1, routed)           0.104     2.025    system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/DIG1
    SLICE_X71Y87         RAMD32                                       r  system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.973     2.181    system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X71Y87         RAMD32                                       r  system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.226     1.955    
    SLICE_X71Y87         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     2.015    system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.552ns (routing 0.512ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.779ns (routing 0.569ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.552     1.720    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X56Y97         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.778 r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.117     1.895    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X58Y97         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.779     1.987    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X58Y97         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.164     1.823    
    SLICE_X58Y97         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.885    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.086%)  route 0.107ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.560ns (routing 0.512ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.569ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.560     1.728    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X59Y89         FDRE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.786 r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/Q
                         net (fo=2, routed)           0.107     1.894    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1144]_0[24]
    SLICE_X58Y89         FDRE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.780     1.988    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X58Y89         FDRE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/C
                         clock pessimism             -0.164     1.824    
    SLICE_X58Y89         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.884    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.530ns (routing 0.512ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.569ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.530     1.698    system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X53Y160        FDRE                                         r  system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.758 r  system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[78]/Q
                         net (fo=1, routed)           0.108     1.866    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[21]
    SLICE_X54Y160        FDRE                                         r  system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.746     1.954    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X54Y160        FDRE                                         r  system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                         clock pessimism             -0.159     1.795    
    SLICE_X54Y160        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.855    system_i/smartconnect_w2/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
Min Period        n/a     URAM288/CLK         n/a            2.000         10.000      8.000      URAM288_X0Y72  system_i/conv_0/U0/inputMap_V_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         10.000      8.000      URAM288_X0Y73  system_i/conv_0/U0/inputMap_V_U/ram_reg_uram_1/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         10.000      8.000      URAM288_X0Y52  system_i/conv_w2/U0/inputMap_V_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288/CLK         n/a            2.000         10.000      8.000      URAM288_X0Y53  system_i/conv_w2/U0/inputMap_V_U/ram_reg_uram_1/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y56   system_i/conv_0/U0/filter_V_10_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP3WCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.170ns (15.505%)  route 0.926ns (84.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.512ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.702     3.079    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDPE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.564    11.732    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.164    11.897    
                         clock uncertainty           -0.130    11.767    
    SLICE_X54Y112        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    11.701    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.170ns (15.505%)  route 0.926ns (84.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.512ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.702     3.079    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.564    11.732    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.164    11.897    
                         clock uncertainty           -0.130    11.767    
    SLICE_X54Y112        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.701    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.170ns (15.505%)  route 0.926ns (84.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.512ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.702     3.079    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.564    11.732    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.164    11.897    
                         clock uncertainty           -0.130    11.767    
    SLICE_X54Y112        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.701    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.170ns (15.505%)  route 0.926ns (84.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.732ns = ( 11.732 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.512ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.702     3.079    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.564    11.732    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.164    11.897    
                         clock uncertainty           -0.130    11.767    
    SLICE_X54Y112        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.701    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.170ns (15.548%)  route 0.923ns (84.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.569ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.512ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.775     1.983    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y102        FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.064 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     2.288    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X51Y102        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.377 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.699     3.076    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X54Y112        FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.563    11.731    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X54Y112        FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.164    11.896    
                         clock uncertainty           -0.130    11.766    
    SLICE_X54Y112        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    11.700    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.054ns (25.665%)  route 0.156ns (74.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.352ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.322    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDPE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.114     1.286    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.147     1.139    
    SLICE_X57Y97         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.119    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.054ns (25.665%)  route 0.156ns (74.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.352ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.322    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.114     1.286    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.147     1.139    
    SLICE_X57Y97         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.119    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.054ns (25.665%)  route 0.156ns (74.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.352ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.322    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.114     1.286    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.147     1.139    
    SLICE_X57Y97         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.119    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.054ns (25.665%)  route 0.156ns (74.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.352ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.107     1.322    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.114     1.286    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.147     1.139    
    SLICE_X57Y97         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.119    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.054ns (25.788%)  route 0.155ns (74.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.112ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.973ns (routing 0.311ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.352ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.973     1.112    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X58Y98         FDPE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.152 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.050     1.202    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X57Y98         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.014     1.216 f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.106     1.321    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X57Y97         FDCE                                         f  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.112     1.284    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X57Y97         FDCE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.147     1.137    
    SLICE_X57Y97         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.117    system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.205    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.224ns  (logic 0.152ns (12.418%)  route 1.072ns (87.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.596ns (routing 0.512ns, distribution 1.084ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.302     0.302    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y241        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     0.454 r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.770     1.224    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y198        FDRE                                         r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.596     1.764    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y198        FDRE                                         r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.061ns (10.339%)  route 0.529ns (89.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.127ns (routing 0.352ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  system_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.157     0.157    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y241        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.218 r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.372     0.590    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y198        FDRE                                         r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.127     1.299    system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y198        FDRE                                         r  system_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 0.079ns (2.921%)  route 2.626ns (97.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.512ns, distribution 1.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.626     4.710    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y86         FDCE                                         f  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.595     1.763    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y86         FDCE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 0.079ns (2.921%)  route 2.626ns (97.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.512ns, distribution 1.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.626     4.710    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y86         FDCE                                         f  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.595     1.763    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y86         FDCE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.705ns  (logic 0.079ns (2.921%)  route 2.626ns (97.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.512ns, distribution 1.083ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.626     4.710    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y86         FDCE                                         f  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.595     1.763    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y86         FDCE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.079ns (3.004%)  route 2.551ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.512ns, distribution 1.065ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.551     4.635    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.577     1.745    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.079ns (3.004%)  route 2.551ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.512ns, distribution 1.065ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.551     4.635    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.577     1.745    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.079ns (3.004%)  route 2.551ns (96.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.512ns, distribution 1.065ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.551     4.635    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y75         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.577     1.745    system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y75         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.079ns (3.102%)  route 2.468ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.512ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.468     4.552    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y77         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.575     1.743    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y77         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.079ns (3.102%)  route 2.468ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.512ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.468     4.552    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y77         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.575     1.743    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y77         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.079ns (3.102%)  route 2.468ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.512ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.468     4.552    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X60Y77         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.575     1.743    system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X60Y77         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.441ns  (logic 0.079ns (3.237%)  route 2.362ns (96.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.569ns, distribution 1.228ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.797     2.005    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.084 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.362     4.446    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y78         FDCE                                         f  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.567     1.735    system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y78         FDCE                                         r  system_i/smartconnect_w4/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.865%)  route 0.139ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.139     1.301    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y67         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.125     1.297    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y67         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.865%)  route 0.139ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.139     1.301    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y67         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.125     1.297    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y67         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.865%)  route 0.139ns (78.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.139     1.301    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y67         FDCE                                         f  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.125     1.297    system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y67         FDCE                                         r  system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.133%)  route 0.176ns (81.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.352ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.176     1.338    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y68         FDCE                                         f  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.129     1.301    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y68         FDCE                                         r  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.133%)  route 0.176ns (81.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.352ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.176     1.338    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y68         FDCE                                         f  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.129     1.301    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y68         FDCE                                         r  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.133%)  route 0.176ns (81.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.352ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.176     1.338    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y68         FDCE                                         f  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.129     1.301    system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y68         FDCE                                         r  system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.045%)  route 0.190ns (82.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.352ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.190     1.351    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y50         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.141     1.313    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y50         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.045%)  route 0.190ns (82.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.352ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.190     1.351    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y50         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.141     1.313    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y50         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.045%)  route 0.190ns (82.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.311ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.141ns (routing 0.352ns, distribution 0.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.984     1.123    system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X58Y67         FDRE                                         r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.162 r  system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.190     1.351    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X57Y50         FDCE                                         f  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.141     1.313    system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X57Y50         FDCE                                         r  system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.039ns (17.015%)  route 0.190ns (82.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.986ns (routing 0.311ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.352ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       0.986     1.125    system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y199        FDRE                                         r  system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.164 r  system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.190     1.354    system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X55Y196        FDCE                                         f  system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.106     1.278    system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X55Y196        FDCE                                         r  system_i/smartconnect_w2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 2.922ns (68.955%)  route 1.316ns (31.045%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.692ns (routing 0.512ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     2.944 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     2.944    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     2.991 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     2.991    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     3.576 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     3.576    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     3.685 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.553     4.238    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_8
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.692     1.860    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[13]/C

Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 2.922ns (71.154%)  route 1.185ns (28.846%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.512ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[14])
                                                      0.505     2.944 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     2.944    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047     2.991 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     2.991    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     3.576 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     3.576    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.109     3.685 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.422     4.107    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_7
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.691     1.859    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[14]/C

Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 2.922ns (71.907%)  route 1.142ns (28.093%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.692ns (routing 0.512ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[16])
                                                      0.505     2.944 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     2.944    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     2.991 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     2.991    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     3.576 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     3.576    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     3.685 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.379     4.064    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_5
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.692     1.860    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[16]/C

Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 2.922ns (72.676%)  route 1.099ns (27.324%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.512ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     2.944 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     2.944    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     2.991 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     2.991    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     3.576 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     3.576    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     3.685 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.336     4.021    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_6
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.691     1.859    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[15]/C

Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 2.922ns (72.967%)  route 1.083ns (27.033%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.512ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.505     2.944 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     2.944    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.047     2.991 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     2.991    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.585     3.576 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.576    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.685 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.320     4.005    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_9
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.691     1.859    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[12]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 2.922ns (73.726%)  route 1.041ns (26.274%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.619ns (routing 0.512ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[2])
                                                      0.571     1.299 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<2>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.408 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[2]
                         net (fo=3, routed)           0.511     1.919    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/A[2]
    DSP48E2_X5Y97        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.111 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.111    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X5Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.187 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.187    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X5Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[8])
                                                      0.505     2.692 f  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     2.692    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_MULTIPLIER.U<8>
    DSP48E2_X5Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.047     2.739 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     2.739    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_M_DATA.U_DATA<8>
    DSP48E2_X5Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.585     3.324 f  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     3.324    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     3.433 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.530     3.963    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747_n_13
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.619     1.787    system_i/conv_0/U0/ap_clk
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[8]__0/C

Slack:                    inf
  Source:                 system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 2.909ns (73.486%)  route 1.050ns (26.514%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.691ns (routing 0.512ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y58        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X8Y58        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X8Y58        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_MULTIPLIER.V<11>
    DSP48E2_X8Y58        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X8Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 r  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 f  system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.763     2.171    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/A[11]
    DSP48E2_X9Y57        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     2.363 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     2.363    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X9Y57        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     2.439 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     2.439    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X9Y57        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_V[11])
                                                      0.507     2.946 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     2.946    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_MULTIPLIER.V<11>
    DSP48E2_X9Y57        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     2.992 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     2.992    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_M_DATA.V_DATA<11>
    DSP48E2_X9Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     3.563 f  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.563    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X9Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     3.672 r  system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.287     3.959    system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867_n_10
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.691     1.859    system_i/conv_w2/U0/ap_clk
    SLICE_X78Y141        FDRE                                         r  system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg[11]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 2.922ns (74.159%)  route 1.018ns (25.841%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.756ns (routing 0.512ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y106       DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X7Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X7Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.682 f  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_MULTIPLIER.V<10>
    DSP48E2_X7Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     0.728 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_M_DATA.V_DATA<10>
    DSP48E2_X7Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.299 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.408 f  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.617     2.025    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/A[10]
    DSP48E2_X8Y104       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.217 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.217    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.293 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.293    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[16])
                                                      0.505     2.798 f  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     2.798    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X8Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     2.845 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     2.845    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X8Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     3.430 f  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     3.430    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     3.539 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.401     3.940    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755_n_5
    SLICE_X72Y259        FDRE                                         r  system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.756     1.924    system_i/conv_0/U0/ap_clk
    SLICE_X72Y259        FDRE                                         r  system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[16]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 2.922ns (74.329%)  route 1.009ns (25.671%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.754ns (routing 0.512ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y106       DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X7Y106       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X7Y106       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.682 f  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_MULTIPLIER.V<10>
    DSP48E2_X7Y106       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     0.728 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_M_DATA.V_DATA<10>
    DSP48E2_X7Y106       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.299 r  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y106       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.408 f  system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.617     2.025    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/A[10]
    DSP48E2_X8Y104       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     2.217 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     2.217    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X8Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     2.293 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     2.293    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X8Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[12])
                                                      0.505     2.798 f  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     2.798    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_MULTIPLIER.U<12>
    DSP48E2_X8Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.047     2.845 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     2.845    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_M_DATA.U_DATA<12>
    DSP48E2_X8Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.585     3.430 f  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.430    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.539 r  system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.392     3.931    system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755_n_9
    SLICE_X73Y259        FDRE                                         r  system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.754     1.922    system_i/conv_0/U0/ap_clk
    SLICE_X73Y259        FDRE                                         r  system_i/conv_0/U0/mul_ln329_4_reg_2112_reg[12]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 2.909ns (74.522%)  route 0.995ns (25.478%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.631ns (routing 0.512ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.V<12>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.V_DATA<12>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[12]
                         net (fo=3, routed)           0.565     1.973    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/A[12]
    DSP48E2_X5Y97        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     2.165 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     2.165    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X5Y97        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     2.241 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     2.241    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X5Y97        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_V[12])
                                                      0.507     2.748 f  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     2.748    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_MULTIPLIER.V<12>
    DSP48E2_X5Y97        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     2.794 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     2.794    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X5Y97        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     3.365 f  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.365    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X5Y97        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     3.474 r  system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.430     3.904    system_i/conv_0/U0/mul_32s_32s_32_1_1_U747_n_9
    SLICE_X57Y242        FDRE                                         r  system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.631     1.799    system_i/conv_0/U0/ap_clk
    SLICE_X57Y242        FDRE                                         r  system_i/conv_0/U0/totalWeightStreams_reg_2001_reg[12]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.250ns (77.670%)  route 0.072ns (22.330%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.352ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[23])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<23>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<23>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<23>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.072     0.322    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_13
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.140     1.312    system_i/conv_0/U0/ap_clk
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[23]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.250ns (75.529%)  route 0.081ns (24.471%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.352ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<22>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<22>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<22>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[22]
                         net (fo=2, routed)           0.081     0.331    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_14
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.140     1.312    system_i/conv_0/U0/ap_clk
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[22]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.129%)  route 0.087ns (25.871%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.140ns (routing 0.352ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[19])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<19>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<19>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<19>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.087     0.337    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_17
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.140     1.312    system_i/conv_0/U0/ap_clk
    SLICE_X55Y247        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[19]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.129%)  route 0.087ns (25.871%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.352ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[4])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=3, routed)           0.087     0.337    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_32
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.142     1.314    system_i/conv_0/U0/ap_clk
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[4]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.250ns (73.855%)  route 0.089ns (26.145%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.352ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           0.089     0.339    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_21
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.150     1.322    system_i/conv_0/U0/ap_clk
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[15]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.111%)  route 0.092ns (26.889%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.151ns (routing 0.352ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=3, routed)           0.092     0.342    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_27
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.151     1.323    system_i/conv_0/U0/ap_clk
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[9]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.250ns (71.056%)  route 0.102ns (28.944%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.151ns (routing 0.352ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=3, routed)           0.102     0.352    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_28
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.151     1.323    system_i/conv_0/U0/ap_clk
    SLICE_X56Y246        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[8]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.250ns (70.972%)  route 0.102ns (29.028%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.352ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[3])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=3, routed)           0.102     0.352    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_33
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.142     1.314    system_i/conv_0/U0/ap_clk
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[3]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.250ns (69.531%)  route 0.110ns (30.469%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.352ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[5])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=3, routed)           0.110     0.360    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_31
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.142     1.314    system_i/conv_0/U0/ap_clk
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[5]/C

Slack:                    inf
  Source:                 system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.250ns (69.054%)  route 0.112ns (30.946%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.352ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y99        DSP_A_B_DATA                 0.000     0.000 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X5Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X5Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.075     0.095 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     0.095    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_MULTIPLIER.U<0>
    DSP48E2_X5Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.012     0.107 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     0.107    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_M_DATA.U_DATA<0>
    DSP48E2_X5Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.113     0.220 f  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.220    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.030     0.250 r  system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=3, routed)           0.112     0.362    system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746_n_36
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    system_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  system_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=38099, routed)       1.142     1.314    system_i/conv_0/U0/ap_clk
    SLICE_X56Y245        FDRE                                         r  system_i/conv_0/U0/streamsPerFilter_reg_1990_reg[0]/C





