<map id="ParallelCLBPacker::PackingCLBSite" name="ParallelCLBPacker::PackingCLBSite">
<area shape="rect" id="node7" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site_1_1_packing_c_l_b_cluster.html" title="PackingCLBCluster is a container of cells/PlacementUnits which can be packed in the corresponding CLB..." alt="" coords="1884,326,2123,367"/>
<area shape="rect" id="node2" href="$class_parallel_c_l_b_packer_1_1_packing_c_l_b_site_1_1_site_b_e_l_mapping.html" title="SiteBELMapping is a contain recording the mapping between cells and BELs. " alt="" coords="1180,634,1401,675"/>
<area shape="rect" id="node3" href="$class_design_info_1_1_design_cell.html" title="a DesignCell in design netlist, DesignPin objects of which might connect to DesignNet objects ..." alt="" coords="791,612,943,639"/>
<area shape="rect" id="node4" href="$class_design_info_1_1_design_element.html" title="basic class of element in a design. " alt="" coords="5,621,183,648"/>
<area shape="rect" id="node6" href="$class_design_info_1_1_design_net.html" title="a design net (hyperedge) defined in the design, connecting to pins of cells " alt="" coords="232,587,383,613"/>
<area shape="rect" id="node5" href="$class_design_info_1_1_control_set_info.html" title="A control set is a combination of CLK, CE and SR signal. It could be nullptr (not related to control ..." alt="" coords="459,587,633,613"/>
<area shape="rect" id="node8" href="$class_placement_info.html" title="Information related to FPGA placement (wirelength optimization, cell spreading, legalization, packing) " alt="" coords="1237,152,1344,179"/>
<area shape="rect" id="node9" href="$class_device_info.html" title="Information class related to FPGA device, including the details of BEL/Site/Tile/ClockRegion. " alt="" coords="504,172,588,199"/>
<area shape="rect" id="node11" href="$class_placement_info_1_1_compatible_placement_table.html" title="describes the type mapping from design to device, where a cell can be placed (which BEL in which site..." alt="" coords="779,74,956,115"/>
<area shape="rect" id="node12" href="$class_placement_timing_info.html" title="PlacementTimingInfo is the container which record the timing information related to placement..." alt="" coords="795,203,940,229"/>
<area shape="rect" id="node19" href="$class_device_info_1_1_device_tile.html" title="A tile is a combination of sites. " alt="" coords="792,311,943,337"/>
<area shape="rect" id="node10" href="$class_design_info.html" title="Information related to FPGA designs, including design cells and their interconnections. " alt="" coords="504,13,588,40"/>
<area shape="rect" id="node13" href="$class_placement_timing_info_1_1_timing_graph.html" title="PlacementTimingInfo\l::TimingGraph\&lt; DesignInfo\l::DesignCell \&gt;" alt="" coords="1203,212,1378,268"/>
<area shape="rect" id="node14" href="$class_device_info_1_1_device_site.html" title="Site class for site on device. " alt="" coords="1214,415,1367,441"/>
<area shape="rect" id="node15" href="$class_device_info_1_1_device_element.html" title="basic class of device element " alt="" coords="457,369,635,396"/>
<area shape="rect" id="node16" href="$class_device_info_1_1_device_site_1_1_device_site_pin_infos.html" title="a class record the pin on the site boundary " alt="" coords="791,362,944,403"/>
<area shape="rect" id="node17" href="$class_device_info_1_1_clock_column.html" title="a column of site in clock region " alt="" coords="784,479,951,505"/>
<area shape="rect" id="node18" href="$class_device_info_1_1_clock_region.html" title="class for clock regions on FPGA " alt="" coords="786,529,949,556"/>
<area shape="rect" id="node20" href="$class_placement_info_1_1_placement_macro.html" title="a fixed group of multiple standard cells with constraints of their relative locations ..." alt="" coords="1203,303,1378,345"/>
<area shape="rect" id="node21" href="$class_placement_info_1_1_placement_unit.html" title="a movement unit in placement with information of location and resource demand " alt="" coords="768,260,967,287"/>
</map>
