15:05:45
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 15:51:16 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":59:12:59:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":60:12:60:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":94:20:94:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":98:20:98:20|Index 5 is out of range for memory ARR_BIT
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":63:0:63:5|Pruning unused register BUT2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":63:0:63:5|Pruning unused register cntr[14:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":52:0:52:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":63:0:63:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:18:16:21|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 15:51:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 15:51:17 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 15:51:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 15:51:18 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 15:51:18 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     22   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":52:0:52:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 15:51:19 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 15:51:19 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":63:0:63:5|User-specified initial value defined for instance num[2:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":63:0:63:5|User-specified initial value defined for instance rst_cnt[14:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":63:0:63:5|Found counter in view:work.top(verilog) instance rst_cnt[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.91ns		  47 /        34
   2		0h:00m:00s		    -1.91ns		  47 /        34

   3		0h:00m:00s		    -1.91ns		  47 /        34
   4		0h:00m:00s		    -1.16ns		  48 /        34


   5		0h:00m:00s		    -1.16ns		  48 /        34
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               34         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 15:51:19 2021
#


Top view:               top
Requested Frequency:    169.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.044

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            169.1 MHz     143.7 MHz     5.913         6.957         -1.044     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.913       -1.044  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.044
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -0.912
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -0.903
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -0.763
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -0.623
clk_div[5]     top|CLK       SB_DFF      Q       clk_div[5]     0.540       -0.483
clk_div[6]     top|CLK       SB_DFF      Q       clk_div[6]     0.540       -0.343
clk_div[7]     top|CLK       SB_DFF      Q       clk_div[7]     0.540       -0.202
BIT[0]         top|CLK       SB_DFF      Q       LED0_c         0.540       -0.107
BUT1_r         top|CLK       SB_DFFE     Q       BUT1_r         0.540       -0.107
==================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                   Required           
Instance       Reference     Type        Pin     Net                      Time         Slack 
               Clock                                                                         
---------------------------------------------------------------------------------------------
BIT[0]         top|CLK       SB_DFF      D       BIT                      5.808        -1.044
BIT[1]         top|CLK       SB_DFF      D       BIT_0                    5.808        -1.044
BIT[2]         top|CLK       SB_DFFE     E       BIT_RNO_0[2]             5.913        -1.009
BUT1_r         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[0]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[1]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[2]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
rst_cnt[0]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[1]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[2]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.379     5.345       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[1]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[1]               SB_LUT4      O        Out     0.379     5.345       -         
BIT_0                    Net          -        -       1.507     -           1         
BIT[1]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BUT1_r / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
BUT1_r                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
rst_cnt_RNIG9E12[14]     SB_LUT4      I0       In      -         4.966       -         
rst_cnt_RNIG9E12[14]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_RNIG9E12[14]     Net          -        -       1.507     -           15        
rst_cnt[0]               SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO_0[2]             SB_LUT4      I0       In      -         4.966       -         
BIT_RNO_0[2]             SB_LUT4      O        Out     0.449     5.415       -         
BIT_RNO_0[2]             Net          -        -       1.507     -           1         
BIT[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          14 uses
SB_DFFE         20 uses
SB_LUT4         39 uses

I/O ports: 11
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 39 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 15:51:19 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 10 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	52/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.0 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	52/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 153.84 MHz | Target: 169.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 106
used logic cells: 52
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 106
used logic cells: 52
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 69 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:10:04 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CG557 :"D:\projects\FPGA\Blinker\reg_project.v":51:14:51:14|Illegal array size of 0 specified for C-style array
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":103:0:103:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:04 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:04 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:10:11 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CG557 :"D:\projects\FPGA\Blinker\reg_project.v":51:14:51:14|Illegal array size of 0 specified for C-style array
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":103:0:103:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:11 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:11 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:10:32 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":60:12:60:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":61:12:61:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":95:20:95:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":99:20:99:20|Index 5 is out of range for memory ARR_BIT
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning unused register BUT2_r. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:18:16:21|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:10:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:10:32 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:10:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:10:33 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 16:10:33 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     22   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":53:0:53:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:33 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 16:10:33 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance num[2:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance rst_cnt[14:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|Found counter in view:work.top(verilog) instance rst_cnt[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.91ns		  47 /        34
   2		0h:00m:00s		    -1.91ns		  47 /        34

   3		0h:00m:00s		    -1.91ns		  47 /        34
   4		0h:00m:00s		    -1.16ns		  48 /        34


   5		0h:00m:00s		    -1.16ns		  48 /        34
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               34         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 16:10:34 2021
#


Top view:               top
Requested Frequency:    169.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.044

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            169.1 MHz     143.7 MHz     5.913         6.957         -1.044     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.913       -1.044  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.044
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -0.912
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -0.903
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -0.763
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -0.623
clk_div[5]     top|CLK       SB_DFF      Q       clk_div[5]     0.540       -0.483
clk_div[6]     top|CLK       SB_DFF      Q       clk_div[6]     0.540       -0.343
clk_div[7]     top|CLK       SB_DFF      Q       clk_div[7]     0.540       -0.202
BIT[0]         top|CLK       SB_DFF      Q       LED0_c         0.540       -0.107
BUT1_r         top|CLK       SB_DFFE     Q       BUT1_r         0.540       -0.107
==================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                   Required           
Instance       Reference     Type        Pin     Net                      Time         Slack 
               Clock                                                                         
---------------------------------------------------------------------------------------------
BIT[0]         top|CLK       SB_DFF      D       BIT                      5.808        -1.044
BIT[1]         top|CLK       SB_DFF      D       BIT_0                    5.808        -1.044
BIT[2]         top|CLK       SB_DFFE     E       BIT_RNO_0[2]             5.913        -1.009
BUT1_r         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[0]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[1]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[2]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
rst_cnt[0]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[1]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[2]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.379     5.345       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[1]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[1]               SB_LUT4      O        Out     0.379     5.345       -         
BIT_0                    Net          -        -       1.507     -           1         
BIT[1]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BUT1_r / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
BUT1_r                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
rst_cnt_RNIG9E12[14]     SB_LUT4      I0       In      -         4.966       -         
rst_cnt_RNIG9E12[14]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_RNIG9E12[14]     Net          -        -       1.507     -           15        
rst_cnt[0]               SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO_0[2]             SB_LUT4      I0       In      -         4.966       -         
BIT_RNO_0[2]             SB_LUT4      O        Out     0.449     5.415       -         
BIT_RNO_0[2]             Net          -        -       1.507     -           1         
BIT[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          14 uses
SB_DFFE         20 uses
SB_LUT4         39 uses

I/O ports: 11
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 39 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:10:34 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:11:59 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":60:12:60:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":61:12:61:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":95:20:95:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":99:20:99:20|Index 5 is out of range for memory ARR_BIT
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning unused register BUT1_r. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:30:15:33|Input BUT1 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:12:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:12:00 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:12:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:12:01 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 16:12:01 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     22   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":53:0:53:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:12:01 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 16:12:01 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance num[2:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance rst_cnt[14:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|Found counter in view:work.top(verilog) instance rst_cnt[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.91ns		  47 /        34
   2		0h:00m:00s		    -1.91ns		  47 /        34

   3		0h:00m:00s		    -1.91ns		  47 /        34
   4		0h:00m:00s		    -1.16ns		  48 /        34


   5		0h:00m:00s		    -1.16ns		  48 /        34
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
22 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               34         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 16:12:02 2021
#


Top view:               top
Requested Frequency:    169.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.044

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            169.1 MHz     143.7 MHz     5.913         6.957         -1.044     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.913       -1.044  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.044
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -0.912
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -0.903
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -0.763
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -0.623
clk_div[5]     top|CLK       SB_DFF      Q       clk_div[5]     0.540       -0.483
clk_div[6]     top|CLK       SB_DFF      Q       clk_div[6]     0.540       -0.343
clk_div[7]     top|CLK       SB_DFF      Q       clk_div[7]     0.540       -0.202
BIT[0]         top|CLK       SB_DFF      Q       LED0_c         0.540       -0.107
BUT2_r         top|CLK       SB_DFFE     Q       BUT2_r         0.540       -0.107
==================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                   Required           
Instance       Reference     Type        Pin     Net                      Time         Slack 
               Clock                                                                         
---------------------------------------------------------------------------------------------
BIT[0]         top|CLK       SB_DFF      D       BIT                      5.808        -1.044
BIT[1]         top|CLK       SB_DFF      D       BIT_0                    5.808        -1.044
BIT[2]         top|CLK       SB_DFFE     E       BIT_RNO_0[2]             5.913        -1.009
BUT2_r         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[0]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[1]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[2]         top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
rst_cnt[0]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[1]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
rst_cnt[2]     top|CLK       SB_DFFE     E       rst_cnt_RNIG9E12[14]     5.913        -1.009
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.379     5.345       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[1]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[1]               SB_LUT4      O        Out     0.379     5.345       -         
BIT_0                    Net          -        -       1.507     -           1         
BIT[1]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BUT2_r / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
BUT2_r                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
rst_cnt_RNIG9E12[14]     SB_LUT4      I0       In      -         4.966       -         
rst_cnt_RNIG9E12[14]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_RNIG9E12[14]     Net          -        -       1.507     -           15        
rst_cnt[0]               SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO_0[2]             SB_LUT4      I0       In      -         4.966       -         
BIT_RNO_0[2]             SB_LUT4      O        Out     0.449     5.415       -         
BIT_RNO_0[2]             Net          -        -       1.507     -           1         
BIT[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          14 uses
SB_DFFE         20 uses
SB_LUT4         39 uses

I/O ports: 11
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 39 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 39 = 39 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:12:02 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 10 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	52/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	52/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 149.34 MHz | Target: 169.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 101
used logic cells: 52
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 101
used logic cells: 52
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 69 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:14:56 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":60:12:60:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":61:12:61:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":95:20:95:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":99:20:99:20|Index 5 is out of range for memory ARR_BIT
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning unused register BUT1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Register bit BIT[7] is always 0.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":64:0:64:5|Pruning register bits 7 to 2 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:30:15:33|Input BUT1 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:14:56 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:14:56 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:14:56 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:14:58 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 16:14:58 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     21   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":53:0:53:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:14:58 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 16:14:58 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance num[2:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|User-specified initial value defined for instance rst_cnt[14:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|Found counter in view:work.top(verilog) instance rst_cnt[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  46 /        33
   2		0h:00m:00s		    -1.64ns		  46 /        33

   3		0h:00m:00s		    -1.64ns		  46 /        33


   4		0h:00m:00s		    -1.64ns		  46 /        33
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":64:0:64:5|Boundary register BIT[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
21 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               33         BIT_ess[1]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 7.41ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 16:14:59 2021
#


Top view:               top
Requested Frequency:    135.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.0 MHz     114.8 MHz     7.407         8.713         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.407       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.307
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -1.176
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -1.167
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -1.027
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.886
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.746
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.606
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.466
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.326
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.300
=====================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                     Required           
Instance       Reference     Type          Pin     Net                      Time         Slack 
               Clock                                                                           
-----------------------------------------------------------------------------------------------
BIT[0]         top|CLK       SB_DFFSS      D       BIT_en[0]                7.301        -1.307
BIT_ess[1]     top|CLK       SB_DFFESS     E       N_30_0                   7.407        -1.286
BIT[0]         top|CLK       SB_DFFSS      S       num_RNI1FD52[0]          7.301        0.429 
BIT_ess[1]     top|CLK       SB_DFFESS     S       num_RNI1FD52[0]          7.301        0.429 
BUT2_r         top|CLK       SB_DFFE       E       clk_div_RNIM1KP1[11]     7.407        0.485 
num[0]         top|CLK       SB_DFFE       E       clk_div_RNIM1KP1[11]     7.407        0.485 
num[1]         top|CLK       SB_DFFE       E       clk_div_RNIM1KP1[11]     7.407        0.485 
num[2]         top|CLK       SB_DFFE       E       clk_div_RNIM1KP1[11]     7.407        0.485 
rst_cnt[0]     top|CLK       SB_DFFE       E       rst_cnt_RNIG9E12[14]     7.407        0.485 
rst_cnt[1]     top|CLK       SB_DFFE       E       rst_cnt_RNIG9E12[14]     7.407        0.485 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.608
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           5         
num_RNI9MF12[2]          SB_LUT4      I0       In      -         4.966       -         
num_RNI9MF12[2]          SB_LUT4      O        Out     0.449     5.415       -         
num_RNI9MF12[2]          Net          -        -       1.371     -           2         
BIT_RNO[0]               SB_LUT4      I3       In      -         6.786       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.316     7.101       -         
BIT_en[0]                Net          -        -       1.507     -           1         
BIT[0]                   SB_DFFSS     D        In      -         8.608       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.713 is 3.119(35.8%) logic and 5.595(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.407
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.407

    - Propagation time:                      8.692
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.286

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT_ess[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
clk_div[1]               SB_DFF        Q        Out     0.540     0.540       -         
clk_div[1]               Net           -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY      I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY      CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net           -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY      CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY      CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net           -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY      CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY      CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net           -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY      CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY      CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net           -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY      CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY      CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net           -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY      CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY      CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net           -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY      CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY      CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net           -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY      CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY      CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net           -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY      CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY      CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net           -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY      CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY      CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net           -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4       I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4       O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net           -        -       1.371     -           5         
num_RNI9MF12[2]          SB_LUT4       I0       In      -         4.966       -         
num_RNI9MF12[2]          SB_LUT4       O        Out     0.449     5.415       -         
num_RNI9MF12[2]          Net           -        -       1.371     -           2         
BIT_ess_RNO[1]           SB_LUT4       I1       In      -         6.786       -         
BIT_ess_RNO[1]           SB_LUT4       O        Out     0.400     7.185       -         
N_30_0                   Net           -        -       1.507     -           1         
BIT_ess[1]               SB_DFFESS     E        In      -         8.692       -         
========================================================================================
Total path delay (propagation time + setup) of 8.692 is 3.097(35.6%) logic and 5.595(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.407
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.407

    - Propagation time:                      8.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.216

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT_ess[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
clk_div[1]               SB_DFF        Q        Out     0.540     0.540       -         
clk_div[1]               Net           -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY      I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY      CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net           -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY      CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY      CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net           -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY      CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY      CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net           -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY      CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY      CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net           -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY      CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY      CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net           -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY      CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY      CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net           -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY      CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY      CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net           -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY      CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY      CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net           -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY      CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY      CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net           -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY      CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY      CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net           -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4       I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4       O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net           -        -       1.371     -           5         
num_RNI1FD52[0]          SB_LUT4       I1       In      -         4.966       -         
num_RNI1FD52[0]          SB_LUT4       O        Out     0.400     5.366       -         
num_RNI1FD52[0]          Net           -        -       1.371     -           3         
BIT_ess_RNO[1]           SB_LUT4       I2       In      -         6.737       -         
BIT_ess_RNO[1]           SB_LUT4       O        Out     0.379     7.115       -         
N_30_0                   Net           -        -       1.507     -           1         
BIT_ess[1]               SB_DFFESS     E        In      -         8.622       -         
========================================================================================
Total path delay (propagation time + setup) of 8.622 is 3.027(35.1%) logic and 5.595(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.477
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.176

    Number of logic level(s):                13
    Starting point:                          clk_div[0] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           5         
num_RNI9MF12[2]          SB_LUT4      I0       In      -         4.835       -         
num_RNI9MF12[2]          SB_LUT4      O        Out     0.449     5.283       -         
num_RNI9MF12[2]          Net          -        -       1.371     -           2         
BIT_RNO[0]               SB_LUT4      I3       In      -         6.654       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.316     6.970       -         
BIT_en[0]                Net          -        -       1.507     -           1         
BIT[0]                   SB_DFFSS     D        In      -         8.477       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.582 is 2.987(34.8%) logic and 5.595(65.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.468
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.167

    Number of logic level(s):                12
    Starting point:                          clk_div[2] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[2]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[2]               Net          -        -       0.834     -           3         
clk_div_RNIF3T2[2]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.627       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.139       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.455       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           5         
num_RNI9MF12[2]          SB_LUT4      I0       In      -         4.826       -         
num_RNI9MF12[2]          SB_LUT4      O        Out     0.449     5.274       -         
num_RNI9MF12[2]          Net          -        -       1.371     -           2         
BIT_RNO[0]               SB_LUT4      I3       In      -         6.646       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.316     6.961       -         
BIT_en[0]                Net          -        -       1.507     -           1         
BIT[0]                   SB_DFFSS     D        In      -         8.468       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.573 is 2.992(34.9%) logic and 5.581(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          12 uses
SB_DFFE         19 uses
SB_DFFESS       1 use
SB_DFFSS        1 use
SB_LUT4         38 uses

I/O ports: 11
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   33 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:14:59 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 10 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	52/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	52/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 163.23 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 68
used logic cells: 52
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 68
used logic cells: 52
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 70 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 16:23:00 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":60:12:60:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":61:12:61:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":62:12:62:12|Index 6 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":63:12:63:12|Index 7 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":104:20:104:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":108:20:108:20|Index 5 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":111:20:111:20|Index 6 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":115:20:115:20|Index 7 is out of range for memory ARR_BIT
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":53:0:53:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":66:0:66:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:23:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:23:00 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:23:00 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 16:23:01 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 16:23:01 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     23   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":53:0:53:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:23:01 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 16:23:02 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":66:0:66:5|User-specified initial value defined for instance rst_cnt[14:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":66:0:66:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  49 /        35
   2		0h:00m:00s		    -1.65ns		  49 /        35

   3		0h:00m:00s		    -1.65ns		  49 /        35


   4		0h:00m:00s		    -1.65ns		  49 /        35
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
23 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               35         rst_cnt_esr[14]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 7.52ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 16:23:02 2021
#


Top view:               top
Requested Frequency:    133.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.327

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            133.0 MHz     113.0 MHz     7.520         8.847         -1.327     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.520       -1.327  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.327
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -1.196
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -1.187
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -1.047
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.906
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.766
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.626
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.486
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.346
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.320
=====================================================================================


Ending Points with Worst Slack
******************************

               Starting                                             Required           
Instance       Reference     Type         Pin     Net               Time         Slack 
               Clock                                                                   
---------------------------------------------------------------------------------------
rst_cnt[0]     top|CLK       SB_DFFSR     D       rst_cnt_en[0]     7.415        -1.327
rst_cnt[1]     top|CLK       SB_DFFSR     D       rst_cnt_en[1]     7.415        -1.327
rst_cnt[2]     top|CLK       SB_DFFSR     D       rst_cnt_en[2]     7.415        -1.327
rst_cnt[3]     top|CLK       SB_DFFSR     D       rst_cnt_en[3]     7.415        -1.327
rst_cnt[4]     top|CLK       SB_DFFSR     D       rst_cnt_en[4]     7.415        -1.327
rst_cnt[5]     top|CLK       SB_DFFSR     D       rst_cnt_en[5]     7.415        -1.327
rst_cnt[6]     top|CLK       SB_DFFSR     D       rst_cnt_en[6]     7.415        -1.327
rst_cnt[7]     top|CLK       SB_DFFSR     D       rst_cnt_en[7]     7.415        -1.327
rst_cnt[8]     top|CLK       SB_DFFSR     D       rst_cnt_en[8]     7.415        -1.327
rst_cnt[9]     top|CLK       SB_DFFSR     D       rst_cnt_en[9]     7.415        -1.327
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.520
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.415

    - Propagation time:                      8.742
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.371     -           23        
rst_cnt_RNO[0]           SB_LUT4      I0       In      -         6.786       -         
rst_cnt_RNO[0]           SB_LUT4      O        Out     0.449     7.234       -         
rst_cnt_en[0]            Net          -        -       1.507     -           1         
rst_cnt[0]               SB_DFFSR     D        In      -         8.742       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.847 is 3.252(36.8%) logic and 5.595(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.520
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.415

    - Propagation time:                      8.742
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.371     -           23        
rst_cnt_RNO[1]           SB_LUT4      I0       In      -         6.786       -         
rst_cnt_RNO[1]           SB_LUT4      O        Out     0.449     7.234       -         
rst_cnt_en[1]            Net          -        -       1.507     -           1         
rst_cnt[1]               SB_DFFSR     D        In      -         8.742       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.847 is 3.252(36.8%) logic and 5.595(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.520
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.415

    - Propagation time:                      8.742
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.371     -           23        
rst_cnt_RNO[2]           SB_LUT4      I0       In      -         6.786       -         
rst_cnt_RNO[2]           SB_LUT4      O        Out     0.449     7.234       -         
rst_cnt_en[2]            Net          -        -       1.507     -           1         
rst_cnt[2]               SB_DFFSR     D        In      -         8.742       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.847 is 3.252(36.8%) logic and 5.595(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.520
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.415

    - Propagation time:                      8.742
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.371     -           23        
rst_cnt_RNO[3]           SB_LUT4      I0       In      -         6.786       -         
rst_cnt_RNO[3]           SB_LUT4      O        Out     0.449     7.234       -         
rst_cnt_en[3]            Net          -        -       1.507     -           1         
rst_cnt[3]               SB_DFFSR     D        In      -         8.742       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.847 is 3.252(36.8%) logic and 5.595(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.520
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.415

    - Propagation time:                      8.742
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.327

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.371     -           23        
rst_cnt_RNO[4]           SB_LUT4      I0       In      -         6.786       -         
rst_cnt_RNO[4]           SB_LUT4      O        Out     0.449     7.234       -         
rst_cnt_en[4]            Net          -        -       1.507     -           1         
rst_cnt[4]               SB_DFFSR     D        In      -         8.742       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.847 is 3.252(36.8%) logic and 5.595(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          12 uses
SB_DFFE         8 uses
SB_DFFESR       1 use
SB_DFFSR        14 uses
SB_LUT4         40 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   35 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 40 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 40 = 40 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 16:23:02 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 10 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	44
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	9
        CARRY Only       	:	13
        LUT with CARRY   	:	0
    LogicCells                  :	57/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.6 (sec)

Final Design Statistics
    Number of LUTs      	:	44
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	57/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 135.86 MHz | Target: 132.98 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 114
used logic cells: 57
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 73 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:10:02 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CG426 :"D:\projects\FPGA\Blinker\reg_project.v":77:4:77:7|Assignment target LAMP must be of type reg or genvar
@E: CG426 :"D:\projects\FPGA\Blinker\reg_project.v":86:15:86:18|Assignment target LAMP must be of type reg or genvar
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:10:02 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:10:02 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:10:32 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@E: CS160 :"D:\projects\FPGA\Blinker\reg_project.v":5:4:5:7|Bad or missing port direction for 'LAMP'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:10:32 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:10:32 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:11:23 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@E: CS160 :"D:\projects\FPGA\Blinker\reg_project.v":5:4:5:7|Bad or missing port direction for 'LAMP'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:11:23 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:11:23 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:12:31 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":64:12:64:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":65:12:65:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":66:12:66:12|Index 6 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":67:12:67:12|Index 7 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":120:20:120:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":124:20:124:20|Index 5 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":127:20:127:20|Index 6 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":131:20:131:20|Index 7 is out of range for memory ARR_BIT
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":72:0:72:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:12:31 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:12:31 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:12:31 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:12:32 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:12:32 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     16   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":56:0:56:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:12:32 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:12:32 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":72:0:72:5|User-specified initial value defined for instance rst_cnt[7:0] is being ignored. 
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":72:0:72:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  44 /        28
   2		0h:00m:00s		    -1.64ns		  44 /        28
   3		0h:00m:00s		    -1.64ns		  44 /        28

   4		0h:00m:00s		    -1.64ns		  44 /        28


   5		0h:00m:00s		    -1.64ns		  44 /        28
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
16 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               28         rst_cnt_esr[1] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 7.41ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:12:33 2021
#


Top view:               top
Requested Frequency:    135.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.0 MHz     114.8 MHz     7.407         8.713         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.407       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.307
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -1.176
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -1.167
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -1.027
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.886
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.746
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.606
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.466
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.326
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.300
=====================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                     Required           
Instance           Reference     Type          Pin     Net                      Time         Slack 
                   Clock                                                                           
---------------------------------------------------------------------------------------------------
rst_cnt[0]         top|CLK       SB_DFFSR      D       rst_cnt_en[0]            7.301        -1.307
rst_cnt[3]         top|CLK       SB_DFFSR      D       rst_cnt_en[3]            7.301        -1.307
rst_cnt[6]         top|CLK       SB_DFFSR      D       rst_cnt_en[6]            7.301        -1.307
rst_cnt_esr[1]     top|CLK       SB_DFFESR     E       rst_cnt_23_0_0           7.407        -1.286
rst_cnt_esr[2]     top|CLK       SB_DFFESR     E       rst_cnt_23_0_0           7.407        -1.286
rst_cnt_esr[4]     top|CLK       SB_DFFESR     E       rst_cnt_23_0_0           7.407        -1.286
rst_cnt_esr[5]     top|CLK       SB_DFFESR     E       rst_cnt_23_0_0           7.407        -1.286
rst_cnt_esr[7]     top|CLK       SB_DFFESR     E       rst_cnt_23_0_0           7.407        -1.286
rst_cnt[0]         top|CLK       SB_DFFSR      R       clk_div_RNIB76U1[11]     7.301        0.380 
rst_cnt[3]         top|CLK       SB_DFFSR      R       clk_div_RNIB76U1[11]     7.301        0.380 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.608
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_23_0             Net          -        -       1.371     -           12        
rst_cnt_RNO[0]           SB_LUT4      I3       In      -         6.786       -         
rst_cnt_RNO[0]           SB_LUT4      O        Out     0.316     7.101       -         
rst_cnt_en[0]            Net          -        -       1.507     -           1         
rst_cnt[0]               SB_DFFSR     D        In      -         8.608       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.713 is 3.119(35.8%) logic and 5.595(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.608
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_23_0             Net          -        -       1.371     -           12        
rst_cnt_RNO[3]           SB_LUT4      I3       In      -         6.786       -         
rst_cnt_RNO[3]           SB_LUT4      O        Out     0.316     7.101       -         
rst_cnt_en[3]            Net          -        -       1.507     -           1         
rst_cnt[3]               SB_DFFSR     D        In      -         8.608       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.713 is 3.119(35.8%) logic and 5.595(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.407
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.301

    - Propagation time:                      8.608
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
rst_cnt_23_0             Net          -        -       1.371     -           12        
rst_cnt_RNO[6]           SB_LUT4      I3       In      -         6.786       -         
rst_cnt_RNO[6]           SB_LUT4      O        Out     0.316     7.101       -         
rst_cnt_en[6]            Net          -        -       1.507     -           1         
rst_cnt[6]               SB_DFFSR     D        In      -         8.608       -         
=======================================================================================
Total path delay (propagation time + setup) of 8.713 is 3.119(35.8%) logic and 5.595(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.407
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.407

    - Propagation time:                      8.692
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.286

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt_esr[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
clk_div[1]               SB_DFF        Q        Out     0.540     0.540       -         
clk_div[1]               Net           -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY      I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY      CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net           -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY      CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY      CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net           -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY      CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY      CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net           -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY      CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY      CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net           -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY      CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY      CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net           -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY      CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY      CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net           -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY      CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY      CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net           -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY      CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY      CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net           -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY      CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY      CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net           -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY      CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY      CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net           -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4       I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4       O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net           -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4       I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4       O        Out     0.449     5.415       -         
rst_cnt_23_0             Net           -        -       1.371     -           12        
clk_div_RNI19QN3[11]     SB_LUT4       I1       In      -         6.786       -         
clk_div_RNI19QN3[11]     SB_LUT4       O        Out     0.400     7.185       -         
rst_cnt_23_0_0           Net           -        -       1.507     -           5         
rst_cnt_esr[1]           SB_DFFESR     E        In      -         8.692       -         
========================================================================================
Total path delay (propagation time + setup) of 8.692 is 3.097(35.6%) logic and 5.595(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.407
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.407

    - Propagation time:                      8.692
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.286

    Number of logic level(s):                13
    Starting point:                          clk_div[1] / Q
    Ending point:                            rst_cnt_esr[7] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
clk_div[1]               SB_DFF        Q        Out     0.540     0.540       -         
clk_div[1]               Net           -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY      I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY      CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net           -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY      CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY      CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net           -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY      CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY      CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net           -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY      CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY      CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net           -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY      CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY      CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net           -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY      CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY      CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net           -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY      CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY      CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net           -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY      CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY      CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net           -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY      CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY      CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net           -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY      CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY      CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net           -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4       I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4       O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net           -        -       1.371     -           3         
clk_div_RNIM1KP1[11]     SB_LUT4       I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4       O        Out     0.449     5.415       -         
rst_cnt_23_0             Net           -        -       1.371     -           12        
clk_div_RNI19QN3[11]     SB_LUT4       I1       In      -         6.786       -         
clk_div_RNI19QN3[11]     SB_LUT4       O        Out     0.400     7.185       -         
rst_cnt_23_0_0           Net           -        -       1.507     -           5         
rst_cnt_esr[7]           SB_DFFESR     E        In      -         8.692       -         
========================================================================================
Total path delay (propagation time + setup) of 8.692 is 3.097(35.6%) logic and 5.595(64.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          12 uses
SB_DFFE         8 uses
SB_DFFESR       5 uses
SB_DFFSR        3 uses
SB_LUT4         35 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 35 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:12:33 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	10
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	49/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.8 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	28
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	49/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 131.94 MHz | Target: 134.95 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 99
used logic cells: 49
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 99
used logic cells: 49
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 54 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:15:33 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CS109 :"D:\projects\FPGA\Blinker\reg_project.v":90:10:90:10|Expecting module level statement
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":130:0:130:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:15:33 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:15:33 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:15:54 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":63:12:63:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":64:12:64:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":65:12:65:12|Index 6 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":66:12:66:12|Index 7 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":115:20:115:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":119:20:119:20|Index 5 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":122:20:122:20|Index 6 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":126:20:126:20|Index 7 is out of range for memory ARR_BIT
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:15:54 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:15:54 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:15:54 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:15:55 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:15:55 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     8    
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":55:0:55:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:15:55 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:15:55 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  34 /        20
   2		0h:00m:00s		    -1.64ns		  34 /        20

   3		0h:00m:00s		    -1.64ns		  34 /        20


   4		0h:00m:00s		    -1.64ns		  34 /        20
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               20         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.91ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:15:56 2021
#


Top view:               top
Requested Frequency:    169.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.044

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            169.1 MHz     143.7 MHz     5.913         6.957         -1.044     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.913       -1.044  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.044
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -0.912
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -0.903
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -0.763
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -0.623
clk_div[5]     top|CLK       SB_DFF      Q       clk_div[5]     0.540       -0.483
clk_div[6]     top|CLK       SB_DFF      Q       clk_div[6]     0.540       -0.343
clk_div[7]     top|CLK       SB_DFF      Q       clk_div[7]     0.540       -0.202
clk_div[8]     top|CLK       SB_DFF      Q       clk_div[8]     0.540       -0.062
num[0]         top|CLK       SB_DFFE     Q       num[0]         0.540       -0.043
==================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
BIT[0]          top|CLK       SB_DFF      D       BIT                      5.808        -1.044
BIT[1]          top|CLK       SB_DFF      D       BIT_0                    5.808        -1.044
BIT[2]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[0]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[1]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[2]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.913        -1.009
num[2]          top|CLK       SB_DFFE     D       num_RNO[2]               5.808        0.027 
clk_div[11]     top|CLK       SB_DFF      D       clk_div_RNI06L91[11]     5.808        0.706 
BUT1_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.913        0.811 
BUT2_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.913        0.811 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.379     5.345       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.913
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.808

    - Propagation time:                      6.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.044

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[1]               SB_LUT4      I2       In      -         4.966       -         
BIT_RNO[1]               SB_LUT4      O        Out     0.379     5.345       -         
BIT_0                    Net          -        -       1.507     -           1         
BIT[1]                   SB_DFF       D        In      -         6.852       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.957 is 2.733(39.3%) logic and 4.224(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
BIT[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
num[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.913
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.913

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.009

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           4         
num[1]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          14 uses
SB_DFFE         6 uses
SB_LUT4         24 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 24 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:15:56 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	25
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	36/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.8 (sec)

Final Design Statistics
    Number of LUTs      	:	25
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	36/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 191.49 MHz | Target: 169.20 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 107
used logic cells: 36
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 107
used logic cells: 36
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 39 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:19:32 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":63:12:63:12|Index 4 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":64:12:64:12|Index 5 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":65:12:65:12|Index 6 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CG875 :"D:\projects\FPGA\Blinker\reg_project.v":66:12:66:12|Index 7 is out of range for memory ARR_BIT -- bypassing assign ...
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":99:20:99:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":115:20:115:20|Index 4 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":119:20:119:20|Index 5 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":122:20:122:20|Index 6 is out of range for memory ARR_BIT
@W: CS151 :"D:\projects\FPGA\Blinker\reg_project.v":126:20:126:20|Index 7 is out of range for memory ARR_BIT
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 7 to 3 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[2] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bit 2 of BIT[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:19:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:19:32 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:19:32 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:19:34 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:19:34 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     7    
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":55:0:55:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:19:34 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:19:34 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.91ns		  32 /        19
   2		0h:00m:00s		    -1.91ns		  32 /        19

   3		0h:00m:00s		    -1.16ns		  32 /        19


   4		0h:00m:00s		    -1.16ns		  32 /        19
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
7 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               19         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.93ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:19:35 2021
#


Top view:               top
Requested Frequency:    168.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.047

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            168.6 MHz     143.3 MHz     5.931         6.978         -1.047     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.931       -1.047  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.047
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -0.915
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -0.906
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -0.766
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.626
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.486
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.346
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.205
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.065
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.040
=====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
BIT[0]          top|CLK       SB_DFF      D       BIT                      5.826        -1.047
num[0]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.931        -0.991
num[1]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.931        -0.991
num[2]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.931        -0.991
num[2]          top|CLK       SB_DFFE     D       num_RNO[2]               5.826        0.044 
clk_div[11]     top|CLK       SB_DFF      D       clk_div_RNI06L91[11]     5.826        0.724 
BIT[1]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.931        0.829 
BUT1_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.931        0.829 
BUT2_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.931        0.829 
clk_div[10]     top|CLK       SB_DFF      D       clk_div_1[10]            5.826        0.864 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.931
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.826

    - Propagation time:                      6.873
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.047

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I1       In      -         4.966       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.400     5.366       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.873       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.978 is 2.754(39.5%) logic and 4.224(60.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.931
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.931

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.991

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[0]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.931
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.931

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.991

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.931
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.931

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.991

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[1]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.931
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.826

    - Propagation time:                      6.741
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.915

    Number of logic level(s):                12
    Starting point:                          clk_div[0] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           6         
BIT_RNO[0]               SB_LUT4      I1       In      -         4.835       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.400     5.234       -         
BIT                      Net          -        -       1.507     -           1         
BIT[0]                   SB_DFF       D        In      -         6.741       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.846 is 2.623(38.3%) logic and 4.224(61.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          13 uses
SB_DFFE         6 uses
SB_LUT4         22 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   19 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 22 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:19:35 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	23
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	34/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.3 (sec)

Final Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 177.73 MHz | Target: 168.63 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 3.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 71
used logic cells: 34
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 36 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:22:20 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 7 to 4 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bit 3 of BIT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:22:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:22:21 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:22:21 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:22:22 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:22:22 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     8    
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":55:0:55:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:22:22 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:22:22 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  33 /        20
   2		0h:00m:00s		    -1.64ns		  33 /        20

   3		0h:00m:00s		    -1.64ns		  33 /        20


   4		0h:00m:00s		    -1.64ns		  33 /        20
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               20         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.88ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:22:23 2021
#


Top view:               top
Requested Frequency:    170.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.038

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            170.0 MHz     144.5 MHz     5.883         6.922         -1.038     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.883       -1.038  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.038
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -0.907
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -0.898
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -0.758
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -0.618
clk_div[5]     top|CLK       SB_DFF      Q       clk_div[5]     0.540       -0.477
clk_div[6]     top|CLK       SB_DFF      Q       clk_div[6]     0.540       -0.337
clk_div[7]     top|CLK       SB_DFF      Q       clk_div[7]     0.540       -0.197
num[0]         top|CLK       SB_DFFE     Q       num[0]         0.540       -0.087
clk_div[8]     top|CLK       SB_DFF      Q       clk_div[8]     0.540       -0.057
==================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
num[0]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[1]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[2]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[2]          top|CLK       SB_DFFE     D       BIT_RNO[2]               5.778        -0.087
num[2]          top|CLK       SB_DFFE     D       num_RNO[2]               5.778        -0.003
clk_div[11]     top|CLK       SB_DFF      D       clk_div_RNI06L91[11]     5.778        0.676 
BIT[0]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BIT[1]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BIT[2]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BUT1_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[0]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[1]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.907

    Number of logic level(s):                12
    Starting point:                          clk_div[0] / Q
    Ending point:                            num[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.835       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.283       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[0]                   SB_DFFE      E        In      -         6.790       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.790 is 2.566(37.8%) logic and 4.224(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.907

    Number of logic level(s):                12
    Starting point:                          clk_div[0] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.835       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.283       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[2]                   SB_DFFE      E        In      -         6.790       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.790 is 2.566(37.8%) logic and 4.224(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          12 uses
SB_DFFE         8 uses
SB_LUT4         23 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 23 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 23 = 23 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:22:23 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	35/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.3 (sec)

Final Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	35/1280
    PLBs                        :	6/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 153.84 MHz | Target: 170.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 35
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 77
used logic cells: 35
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 37 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:24:52 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 7 to 4 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[3] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bit 3 of BIT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:24:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:24:52 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:24:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:24:53 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:24:53 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     8    
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":55:0:55:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:24:53 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:24:53 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  32 /        20
   2		0h:00m:00s		    -1.64ns		  32 /        20

   3		0h:00m:00s		    -1.64ns		  32 /        20


   4		0h:00m:00s		    -1.64ns		  32 /        20
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               20         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.88ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:24:54 2021
#


Top view:               top
Requested Frequency:    170.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.038

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            170.0 MHz     144.5 MHz     5.883         6.922         -1.038     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.883       -1.038  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.038
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -0.907
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -0.898
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -0.758
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.618
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.477
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.337
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.197
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.057
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.031
=====================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                   Required           
Instance        Reference     Type        Pin     Net                      Time         Slack 
                Clock                                                                         
----------------------------------------------------------------------------------------------
num[0]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[1]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[2]          top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[2]          top|CLK       SB_DFFE     D       num_RNO[2]               5.778        -0.003
clk_div[11]     top|CLK       SB_DFF      D       clk_div_RNI06L91[11]     5.778        0.676 
BIT[0]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BIT[1]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BIT[2]          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BUT1_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
BUT2_r          top|CLK       SB_DFFE     E       clk_div_RNI06L91[11]     5.883        0.781 
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[0]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[2]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            num[1] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[1]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.907

    Number of logic level(s):                12
    Starting point:                          clk_div[0] / Q
    Ending point:                            num[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.835       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.283       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[0]                   SB_DFFE      E        In      -         6.790       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.790 is 2.566(37.8%) logic and 4.224(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.907

    Number of logic level(s):                12
    Starting point:                          clk_div[0] / Q
    Ending point:                            num[2] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[0]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[0]               Net          -        -       0.834     -           4         
clk_div_RNI91U1[1]       SB_CARRY     CI       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.126     1.500       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.514       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.640       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.654       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.781       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.795       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     1.921       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         1.935       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.061       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.075       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.201       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.215       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.341       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.355       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.482       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.496       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.622       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.636       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.762       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.148       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.464       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           7         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.835       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.283       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           3         
num[2]                   SB_DFFE      E        In      -         6.790       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.790 is 2.566(37.8%) logic and 4.224(62.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          12 uses
SB_DFFE         8 uses
SB_LUT4         22 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   20 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 22 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:24:54 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	23
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	34/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	23
    Number of DFFs      	:	20
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	34/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 160.66 MHz | Target: 170.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 81
used logic cells: 34
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 81
used logic cells: 34
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 36 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:28:54 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning unused register BUT1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning unused register BUT2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_6_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[0] is always 1.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 7 to 4 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 2 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[3] is always 0.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register clk_div[11:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:34:15:37|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:18:16:21|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:28:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:28:55 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:28:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:28:56 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:28:56 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:28:56 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:28:56 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:28:57 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:28:57 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 17
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 17
used logic cells: 1
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:32:54 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CG557 :"D:\projects\FPGA\Blinker\reg_project.v":53:14:53:14|Illegal array size of 0 specified for C-style array
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":131:0:131:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:32:54 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:32:54 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:33:51 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@W: CG921 :"D:\projects\FPGA\Blinker\reg_project.v":53:8:53:14|ARR_BIT is already declared in this scope.
@E: CG557 :"D:\projects\FPGA\Blinker\reg_project.v":53:17:53:17|Illegal array size of 0 specified for C-style array
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":131:0:131:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:33:51 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:33:51 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:35:38 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning unused register BUT1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning unused register BUT2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register ARR_BIT_6_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Pruning register bits 5 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":71:0:71:5|Register bit BIT[6] is always 1.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Pruning unused register clk_div[11:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:34:15:37|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:18:16:21|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:35:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:35:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:35:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:35:39 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:35:39 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:35:39 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:35:39 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:35:40 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:35:40 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:37:45 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":55:0:55:5|Register bit ARR_BIT_7_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:37:45 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:37:45 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:37:45 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:37:46 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:37:46 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     13   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":55:0:55:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:37:47 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:37:47 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|User-specified initial value defined for instance num[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":71:0:71:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.64ns		  36 /        24
   2		0h:00m:00s		    -1.64ns		  36 /        24

   3		0h:00m:00s		    -1.64ns		  36 /        24


   4		0h:00m:00s		    -1.64ns		  36 /        24
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
12 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               24         num[0]         
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.88ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:37:47 2021
#


Top view:               top
Requested Frequency:    170.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.038

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            170.0 MHz     144.5 MHz     5.883         6.922         -1.038     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.883       -1.038  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                           Arrival           
Instance        Reference     Type       Pin     Net               Time        Slack 
                Clock                                                                
-------------------------------------------------------------------------------------
clk_div[1]      top|CLK       SB_DFF     Q       clk_div[1]        0.540       -1.038
clk_div[0]      top|CLK       SB_DFF     Q       clk_div[0]        0.540       -0.907
clk_div[2]      top|CLK       SB_DFF     Q       clk_div[2]        0.540       -0.898
clk_div[3]      top|CLK       SB_DFF     Q       clk_div[3]        0.540       -0.758
clk_div[4]      top|CLK       SB_DFF     Q       clk_div[4]        0.540       -0.618
clk_div[5]      top|CLK       SB_DFF     Q       clk_div[5]        0.540       -0.477
clk_div[6]      top|CLK       SB_DFF     Q       clk_div[6]        0.540       -0.337
clk_div[7]      top|CLK       SB_DFF     Q       clk_div[7]        0.540       -0.197
clk_div[8]      top|CLK       SB_DFF     Q       clk_div[8]        0.540       -0.057
clk_div[11]     top|CLK       SB_DFF     Q       clk_div_i[11]     0.540       -0.031
=====================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                   Required           
Instance     Reference     Type        Pin     Net                      Time         Slack 
             Clock                                                                         
-------------------------------------------------------------------------------------------
BIT[0]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[1]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[2]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[3]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[4]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[5]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
BIT[6]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[0]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[1]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
num[2]       top|CLK       SB_DFFE     E       clk_div_RNIM1KP1[11]     5.883        -1.038
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           4         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           10        
BIT[0]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           4         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           10        
BIT[6]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           4         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           10        
BIT[5]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           4         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           10        
BIT[4]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.883
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.883

    - Propagation time:                      6.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.038

    Number of logic level(s):                12
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[3] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.386     -           1         
clk_div_RNI06L91[11]     SB_LUT4      I3       In      -         3.279       -         
clk_div_RNI06L91[11]     SB_LUT4      O        Out     0.316     3.595       -         
clk_div_RNI06L91[11]     Net          -        -       1.371     -           4         
clk_div_RNIM1KP1[11]     SB_LUT4      I0       In      -         4.966       -         
clk_div_RNIM1KP1[11]     SB_LUT4      O        Out     0.449     5.415       -         
clk_div_RNIM1KP1[11]     Net          -        -       1.507     -           10        
BIT[3]                   SB_DFFE      E        In      -         6.922       -         
=======================================================================================
Total path delay (propagation time + setup) of 6.922 is 2.698(39.0%) logic and 4.224(61.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        19 uses
SB_DFF          12 uses
SB_DFFE         12 uses
SB_LUT4         26 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 26 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 26 = 26 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:37:47 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin assignment on BUT1 is redefined in line 11 of file (D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf )
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	27
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	11
        LUT with CARRY   	:	0
    LogicCells                  :	38/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.7 (sec)

Final Design Statistics
    Number of LUTs      	:	27
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	19
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	38/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 163.23 MHz | Target: 170.07 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 104
used logic cells: 38
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 40 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 17:56:53 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:5|Register bit ARR_BIT_7_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:56:53 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:56:53 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:56:53 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 17:56:54 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 17:56:54 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     12   
top|clk_div_derived_clock[11]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     29   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":56:0:56:5|Found inferred clock top|CLK which controls 12 sequential elements including clk_div[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:56:55 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 17:56:55 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"d:\projects\fpga\blinker\reg_project.v":72:0:72:5|Sequential instance BIT[7] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.13ns		  61 /        40
   2		0h:00m:00s		    -2.13ns		  61 /        40
   3		0h:00m:00s		    -1.16ns		  62 /        40

   4		0h:00m:00s		    -1.16ns		  62 /        40


   5		0h:00m:00s		    -1.16ns		  62 /        40
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[11] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
28 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               40         clk_div2_esr[14]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 7.95ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 17:56:55 2021
#


Top view:               top
Requested Frequency:    125.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.403

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            125.8 MHz     106.9 MHz     7.948         9.351         -1.403     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.948       -1.403  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                             Arrival           
Instance             Reference     Type          Pin     Net              Time        Slack 
                     Clock                                                                  
--------------------------------------------------------------------------------------------
clk_div2[1]          top|CLK       SB_DFFSR      Q       clk_div2[1]      0.540       -1.403
clk_div2[13]         top|CLK       SB_DFFSR      Q       clk_div2[13]     0.540       -1.396
clk_div2_esr[14]     top|CLK       SB_DFFESR     Q       clk_div2[14]     0.540       -1.367
clk_div2[9]          top|CLK       SB_DFFSR      Q       clk_div2[9]      0.540       -1.353
clk_div2[10]         top|CLK       SB_DFFSR      Q       clk_div2[10]     0.540       -1.347
clk_div2[11]         top|CLK       SB_DFFSR      Q       clk_div2[11]     0.540       -1.318
clk_div2[2]          top|CLK       SB_DFFSR      Q       clk_div2[2]      0.540       -1.269
clk_div2[3]          top|CLK       SB_DFFSR      Q       clk_div2[3]      0.540       -1.262
clk_div2[12]         top|CLK       SB_DFFSR      Q       clk_div2[12]     0.540       -1.255
clk_div2[4]          top|CLK       SB_DFFSR      Q       clk_div2[4]      0.540       -1.234
============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                               Required           
Instance             Reference     Type          Pin     Net                Time         Slack 
                     Clock                                                                     
-----------------------------------------------------------------------------------------------
clk_div2_esr[14]     top|CLK       SB_DFFESR     E       N_30_0             7.948        -1.403
clk_div2[0]          top|CLK       SB_DFFSR      D       clk_div2_en[0]     7.843        -0.898
clk_div2[1]          top|CLK       SB_DFFSR      D       clk_div2_en[1]     7.843        -0.898
clk_div2[2]          top|CLK       SB_DFFSR      D       clk_div2_en[2]     7.843        -0.898
clk_div2[3]          top|CLK       SB_DFFSR      D       clk_div2_en[3]     7.843        -0.898
clk_div2[4]          top|CLK       SB_DFFSR      D       clk_div2_en[4]     7.843        -0.898
clk_div2[5]          top|CLK       SB_DFFSR      D       clk_div2_en[5]     7.843        -0.898
clk_div2[6]          top|CLK       SB_DFFSR      D       clk_div2_en[6]     7.843        -0.898
clk_div2[7]          top|CLK       SB_DFFSR      D       clk_div2_en[7]     7.843        -0.898
clk_div2[8]          top|CLK       SB_DFFSR      D       clk_div2_en[8]     7.843        -0.898
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.948
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.948

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.403

    Number of logic level(s):                4
    Starting point:                          clk_div2[1] / Q
    Ending point:                            clk_div2_esr[14] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
clk_div2[1]                SB_DFFSR      Q        Out     0.540     0.540       -         
clk_div2[1]                Net           -        -       1.599     -           3         
clk_div2_RNILVQB[13]       SB_LUT4       I0       In      -         2.139       -         
clk_div2_RNILVQB[13]       SB_LUT4       O        Out     0.386     2.525       -         
clk_div2_RNILVQB[13]       Net           -        -       1.371     -           1         
clk_div2_RNI8H791[0]       SB_LUT4       I0       In      -         3.896       -         
clk_div2_RNI8H791[0]       SB_LUT4       O        Out     0.449     4.345       -         
clk_div2_RNI8H791[0]       Net           -        -       1.371     -           1         
clk_div2_RNIGQ764[0]       SB_LUT4       I2       In      -         5.715       -         
clk_div2_RNIGQ764[0]       SB_LUT4       O        Out     0.379     6.094       -         
clk_div2_RNIGQ764[0]       Net           -        -       1.371     -           16        
clk_div2_esr_RNO_0[14]     SB_LUT4       I2       In      -         7.465       -         
clk_div2_esr_RNO_0[14]     SB_LUT4       O        Out     0.379     7.844       -         
N_30_0                     Net           -        -       1.507     -           1         
clk_div2_esr[14]           SB_DFFESR     E        In      -         9.351       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.948
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.948

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.396

    Number of logic level(s):                4
    Starting point:                          clk_div2[13] / Q
    Ending point:                            clk_div2_esr[14] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
clk_div2[13]               SB_DFFSR      Q        Out     0.540     0.540       -         
clk_div2[13]               Net           -        -       1.599     -           3         
clk_div2_RNILVQB[13]       SB_LUT4       I1       In      -         2.139       -         
clk_div2_RNILVQB[13]       SB_LUT4       O        Out     0.379     2.518       -         
clk_div2_RNILVQB[13]       Net           -        -       1.371     -           1         
clk_div2_RNI8H791[0]       SB_LUT4       I0       In      -         3.889       -         
clk_div2_RNI8H791[0]       SB_LUT4       O        Out     0.449     4.338       -         
clk_div2_RNI8H791[0]       Net           -        -       1.371     -           1         
clk_div2_RNIGQ764[0]       SB_LUT4       I2       In      -         5.708       -         
clk_div2_RNIGQ764[0]       SB_LUT4       O        Out     0.379     6.087       -         
clk_div2_RNIGQ764[0]       Net           -        -       1.371     -           16        
clk_div2_esr_RNO_0[14]     SB_LUT4       I2       In      -         7.458       -         
clk_div2_esr_RNO_0[14]     SB_LUT4       O        Out     0.379     7.837       -         
N_30_0                     Net           -        -       1.507     -           1         
clk_div2_esr[14]           SB_DFFESR     E        In      -         9.344       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.948
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.948

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          clk_div2_esr[14] / Q
    Ending point:                            clk_div2_esr[14] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
clk_div2_esr[14]           SB_DFFESR     Q        Out     0.540     0.540       -         
clk_div2[14]               Net           -        -       1.599     -           6         
clk_div2_RNILVQB[13]       SB_LUT4       I2       In      -         2.139       -         
clk_div2_RNILVQB[13]       SB_LUT4       O        Out     0.351     2.490       -         
clk_div2_RNILVQB[13]       Net           -        -       1.371     -           1         
clk_div2_RNI8H791[0]       SB_LUT4       I0       In      -         3.861       -         
clk_div2_RNI8H791[0]       SB_LUT4       O        Out     0.449     4.309       -         
clk_div2_RNI8H791[0]       Net           -        -       1.371     -           1         
clk_div2_RNIGQ764[0]       SB_LUT4       I2       In      -         5.680       -         
clk_div2_RNIGQ764[0]       SB_LUT4       O        Out     0.379     6.059       -         
clk_div2_RNIGQ764[0]       Net           -        -       1.371     -           16        
clk_div2_esr_RNO_0[14]     SB_LUT4       I2       In      -         7.430       -         
clk_div2_esr_RNO_0[14]     SB_LUT4       O        Out     0.379     7.809       -         
N_30_0                     Net           -        -       1.507     -           1         
clk_div2_esr[14]           SB_DFFESR     E        In      -         9.316       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.948
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.948

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.354

    Number of logic level(s):                4
    Starting point:                          clk_div2[9] / Q
    Ending point:                            clk_div2_esr[14] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
clk_div2[9]                SB_DFFSR      Q        Out     0.540     0.540       -         
clk_div2[9]                Net           -        -       1.599     -           3         
clk_div2_RNIN0D7[10]       SB_LUT4       I0       In      -         2.139       -         
clk_div2_RNIN0D7[10]       SB_LUT4       O        Out     0.386     2.525       -         
clk_div2_RNIN0D7[10]       Net           -        -       1.371     -           1         
clk_div2_RNI8H791[0]       SB_LUT4       I1       In      -         3.896       -         
clk_div2_RNI8H791[0]       SB_LUT4       O        Out     0.400     4.295       -         
clk_div2_RNI8H791[0]       Net           -        -       1.371     -           1         
clk_div2_RNIGQ764[0]       SB_LUT4       I2       In      -         5.666       -         
clk_div2_RNIGQ764[0]       SB_LUT4       O        Out     0.379     6.045       -         
clk_div2_RNIGQ764[0]       Net           -        -       1.371     -           16        
clk_div2_esr_RNO_0[14]     SB_LUT4       I2       In      -         7.416       -         
clk_div2_esr_RNO_0[14]     SB_LUT4       O        Out     0.379     7.795       -         
N_30_0                     Net           -        -       1.507     -           1         
clk_div2_esr[14]           SB_DFFESR     E        In      -         9.302       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.302 is 2.083(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.948
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.948

    - Propagation time:                      9.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.347

    Number of logic level(s):                4
    Starting point:                          clk_div2[10] / Q
    Ending point:                            clk_div2_esr[14] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                       Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
clk_div2[10]               SB_DFFSR      Q        Out     0.540     0.540       -         
clk_div2[10]               Net           -        -       1.599     -           3         
clk_div2_RNIN0D7[10]       SB_LUT4       I1       In      -         2.139       -         
clk_div2_RNIN0D7[10]       SB_LUT4       O        Out     0.379     2.518       -         
clk_div2_RNIN0D7[10]       Net           -        -       1.371     -           1         
clk_div2_RNI8H791[0]       SB_LUT4       I1       In      -         3.889       -         
clk_div2_RNI8H791[0]       SB_LUT4       O        Out     0.400     4.288       -         
clk_div2_RNI8H791[0]       Net           -        -       1.371     -           1         
clk_div2_RNIGQ764[0]       SB_LUT4       I2       In      -         5.659       -         
clk_div2_RNIGQ764[0]       SB_LUT4       O        Out     0.379     6.038       -         
clk_div2_RNIGQ764[0]       Net           -        -       1.371     -           16        
clk_div2_esr_RNO_0[14]     SB_LUT4       I2       In      -         7.409       -         
clk_div2_esr_RNO_0[14]     SB_LUT4       O        Out     0.379     7.788       -         
N_30_0                     Net           -        -       1.507     -           1         
clk_div2_esr[14]           SB_DFFESR     E        In      -         9.295       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        33 uses
SB_DFF          12 uses
SB_DFFE         13 uses
SB_DFFESR       1 use
SB_DFFSR        14 uses
SB_LUT4         53 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   40 (3%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 17:56:55 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	57
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	18
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	13
        LUT with CARRY   	:	0
    LogicCells                  :	70/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	70/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 130.25 MHz | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 154
used logic cells: 70
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 154
used logic cells: 70
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 86 
I1212: Iteration  1 :    36 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 18:40:06 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
@E: CG342 :"D:\projects\FPGA\Blinker\reg_project.v":64:5:64:11|Expecting target variable, found clk_div -- possible misspelling
@E: CS187 :"D:\projects\FPGA\Blinker\reg_project.v":133:0:133:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:40:06 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:40:06 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 18:41:52 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":29:14:29:16|Object num is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":97:0:97:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register ARR_BIT_7_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[0] is always 0.
@W: CL279 :"D:\projects\FPGA\Blinker\reg_project.v":97:0:97:5|Pruning register bits 7 to 1 of BIT[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":97:0:97:5|Register bit BIT[0] is always 0.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":87:0:87:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:41:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:41:52 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:41:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:41:53 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 18:41:53 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:41:53 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 18:41:53 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 18:41:54 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:41:54 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 18:45:57 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CG906 :"D:\projects\FPGA\Blinker\reg_project.v":126:4:126:5|Reference to unknown variable num.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:45:57 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:45:57 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 18:46:38 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":56:0:56:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":62:0:62:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL257 :"D:\projects\FPGA\Blinker\reg_project.v":97:0:97:5|Register bit 7 always 0, optimizing ...
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":97:0:97:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:46:39 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:46:39 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:46:39 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 18:46:40 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 18:46:40 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     15   
top|level_inferred_clock          206.4 MHz      4.845         inferred     Autoconstr_clkgroup_2     15   
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     3    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":62:0:62:5|Found inferred clock top|CLK which controls 15 sequential elements including delay[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 3 sequential elements including shift[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":97:0:97:5|Found inferred clock top|level_inferred_clock which controls 15 sequential elements including BIT[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:46:40 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 18:46:40 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":62:0:62:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Boundary register shift_ret[1] (in view: ScratchLib.cell13(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Boundary register shift_ret[2] (in view: ScratchLib.cell13(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":87:0:87:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  40 /        33
   2		0h:00m:00s		    -2.28ns		  40 /        33



@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.
@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 instances converted, 18 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               15         delay[10]      
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                18         how[0]              No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 4.90ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 18:46:41 2021
#


Top view:               top
Requested Frequency:    204.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.896

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            204.0 MHz     173.4 MHz     4.903         5.768         -0.865     inferred     Autoconstr_clkgroup_0
System             197.0 MHz     167.5 MHz     5.075         5.971         -0.896     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  5.075       -0.896  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.903       -0.865  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.865
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.725
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.585
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.445
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.304
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.164
delay[6]     top|CLK       SB_DFF     Q       delay[6]     0.540       -0.024
delay[7]     top|CLK       SB_DFF     Q       delay[7]     0.540       0.116 
delay[8]     top|CLK       SB_DFF     Q       delay[8]     0.540       0.256 
delay[9]     top|CLK       SB_DFF     Q       delay[9]     0.540       0.397 
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                         Required           
Instance      Reference     Type       Pin     Net             Time         Slack 
              Clock                                                               
----------------------------------------------------------------------------------
delay[14]     top|CLK       SB_DFF     D       delay_s[14]     4.798        -0.865
delay[13]     top|CLK       SB_DFF     D       delay_s[13]     4.798        -0.725
delay[12]     top|CLK       SB_DFF     D       delay_s[12]     4.798        -0.585
delay[11]     top|CLK       SB_DFF     D       delay_s[11]     4.798        -0.445
delay[10]     top|CLK       SB_DFF     D       delay_s[10]     4.798        -0.304
delay[9]      top|CLK       SB_DFF     D       delay_s[9]      4.798        -0.164
delay[8]      top|CLK       SB_DFF     D       delay_s[8]      4.798        -0.024
delay[7]      top|CLK       SB_DFF     D       delay_s[7]      4.798        0.116 
delay[6]      top|CLK       SB_DFF     D       delay_s[6]      4.798        0.256 
delay[5]      top|CLK       SB_DFF     D       delay_s[5]      4.798        0.397 
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.663
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.865

    Number of logic level(s):                15
    Starting point:                          delay[0] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.328       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.454       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.840       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.156       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.663       -         
==================================================================================
Total path delay (propagation time + setup) of 5.768 is 2.859(49.6%) logic and 2.909(50.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[1] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[1]            SB_DFF       Q        Out     0.540     0.540       -         
delay[1]            Net          -        -       0.834     -           3         
delay_cry_c[1]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.523
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.725

    Number of logic level(s):                14
    Starting point:                          delay[0] / Q
    Ending point:                            delay[13] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         3.188       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.314       -         
delay_cry[12]       Net          -        -       0.386     -           2         
delay_RNO[13]       SB_LUT4      I3       In      -         3.700       -         
delay_RNO[13]       SB_LUT4      O        Out     0.316     4.016       -         
delay_s[13]         Net          -        -       1.507     -           1         
delay[13]           SB_DFF       D        In      -         5.523       -         
==================================================================================
Total path delay (propagation time + setup) of 5.628 is 2.733(48.6%) logic and 2.895(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[2] / Q
    Ending point:                            delay[14] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[2]            SB_DFF       Q        Out     0.540     0.540       -         
delay[2]            Net          -        -       0.834     -           3         
delay_cry_c[2]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[11]       Net          -        -       0.014     -           2         
delay_cry_c[12]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[12]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[12]       Net          -        -       0.014     -           2         
delay_cry_c[13]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[13]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[13]       Net          -        -       0.386     -           1         
delay_RNO[14]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[14]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[14]         Net          -        -       1.507     -           1         
delay[14]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.903
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.798

    - Propagation time:                      5.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.585

    Number of logic level(s):                13
    Starting point:                          delay[0] / Q
    Ending point:                            delay[12] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
delay[0]            SB_DFF       Q        Out     0.540     0.540       -         
delay[0]            Net          -        -       0.834     -           3         
delay_cry_c[0]      SB_CARRY     I0       In      -         1.374       -         
delay_cry_c[0]      SB_CARRY     CO       Out     0.258     1.632       -         
delay_cry[0]        Net          -        -       0.014     -           2         
delay_cry_c[1]      SB_CARRY     CI       In      -         1.646       -         
delay_cry_c[1]      SB_CARRY     CO       Out     0.126     1.772       -         
delay_cry[1]        Net          -        -       0.014     -           2         
delay_cry_c[2]      SB_CARRY     CI       In      -         1.786       -         
delay_cry_c[2]      SB_CARRY     CO       Out     0.126     1.912       -         
delay_cry[2]        Net          -        -       0.014     -           2         
delay_cry_c[3]      SB_CARRY     CI       In      -         1.926       -         
delay_cry_c[3]      SB_CARRY     CO       Out     0.126     2.052       -         
delay_cry[3]        Net          -        -       0.014     -           2         
delay_cry_c[4]      SB_CARRY     CI       In      -         2.066       -         
delay_cry_c[4]      SB_CARRY     CO       Out     0.126     2.192       -         
delay_cry[4]        Net          -        -       0.014     -           2         
delay_cry_c[5]      SB_CARRY     CI       In      -         2.206       -         
delay_cry_c[5]      SB_CARRY     CO       Out     0.126     2.333       -         
delay_cry[5]        Net          -        -       0.014     -           2         
delay_cry_c[6]      SB_CARRY     CI       In      -         2.346       -         
delay_cry_c[6]      SB_CARRY     CO       Out     0.126     2.473       -         
delay_cry[6]        Net          -        -       0.014     -           2         
delay_cry_c[7]      SB_CARRY     CI       In      -         2.487       -         
delay_cry_c[7]      SB_CARRY     CO       Out     0.126     2.613       -         
delay_cry[7]        Net          -        -       0.014     -           2         
delay_cry_c[8]      SB_CARRY     CI       In      -         2.627       -         
delay_cry_c[8]      SB_CARRY     CO       Out     0.126     2.753       -         
delay_cry[8]        Net          -        -       0.014     -           2         
delay_cry_c[9]      SB_CARRY     CI       In      -         2.767       -         
delay_cry_c[9]      SB_CARRY     CO       Out     0.126     2.893       -         
delay_cry[9]        Net          -        -       0.014     -           2         
delay_cry_c[10]     SB_CARRY     CI       In      -         2.907       -         
delay_cry_c[10]     SB_CARRY     CO       Out     0.126     3.034       -         
delay_cry[10]       Net          -        -       0.014     -           2         
delay_cry_c[11]     SB_CARRY     CI       In      -         3.047       -         
delay_cry_c[11]     SB_CARRY     CO       Out     0.126     3.174       -         
delay_cry[11]       Net          -        -       0.386     -           2         
delay_RNO[12]       SB_LUT4      I3       In      -         3.560       -         
delay_RNO[12]       SB_LUT4      O        Out     0.316     3.875       -         
delay_s[12]         Net          -        -       1.507     -           1         
delay[12]           SB_DFF       D        In      -         5.382       -         
==================================================================================
Total path delay (propagation time + setup) of 5.487 is 2.607(47.5%) logic and 2.881(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type        Pin     Net            Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[0]          System        SB_DFFE     Q       how[0]         0.540       -0.896
how[4]          System        SB_DFFE     Q       how[4]         0.540       -0.896
how[1]          System        SB_DFFE     Q       how[1]         0.540       -0.847
how[5]          System        SB_DFFE     Q       how[5]         0.540       -0.847
how[2]          System        SB_DFFE     Q       how[2]         0.540       -0.826
how[3]          System        SB_DFFE     Q       how[3]         0.540       -0.769
shift_ret_1     System        SB_DFF      Q       level_0        0.540       -0.741
shift_0[1]      System        SB_DFF      Q       shift_0[1]     0.540       -0.720
how[6]          System        SB_DFFE     Q       how[6]         0.540       -0.699
shift_0[2]      System        SB_DFF      Q       shift_0[2]     0.540       -0.657
===================================================================================


Ending Points with Worst Slack
******************************

             Starting                                       Required           
Instance     Reference     Type        Pin     Net          Time         Slack 
             Clock                                                             
-------------------------------------------------------------------------------
how[4]       System        SB_DFFE     D       how_2[4]     4.970        -0.896
how[6]       System        SB_DFFE     D       how_2[6]     4.970        -0.896
BIT[0]       System        SB_DFFE     D       BIT8         4.970        -0.875
BIT[1]       System        SB_DFFE     D       BIT13        4.970        -0.875
BIT[2]       System        SB_DFFE     D       BIT18        4.970        -0.875
BIT[3]       System        SB_DFFE     D       BIT23        4.970        -0.875
BIT[4]       System        SB_DFFE     D       BIT28        4.970        -0.875
BIT[5]       System        SB_DFFE     D       BIT33        4.970        -0.875
BIT[6]       System        SB_DFFE     D       BIT38        4.970        -0.875
how[5]       System        SB_DFFE     D       how_2[5]     4.970        -0.875
===============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.896

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[4] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFFE     Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           14        
how_RNIU8CV[3]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[3]     SB_LUT4     O        Out     0.449     2.588       -         
how_2_c4           Net         -        -       1.371     -           4         
how_RNO[4]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[4]         SB_LUT4     O        Out     0.400     4.359       -         
how_2[4]           Net         -        -       1.507     -           1         
how[4]             SB_DFFE     D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.896

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[4]             SB_DFFE     Q        Out     0.540     0.540       -         
how[4]             Net         -        -       1.599     -           4         
how_RNILAMF[5]     SB_LUT4     I0       In      -         2.139       -         
how_RNILAMF[5]     SB_LUT4     O        Out     0.449     2.588       -         
how_2_ac0_9_0      Net         -        -       1.371     -           2         
how_RNO[6]         SB_LUT4     I1       In      -         3.959       -         
how_RNO[6]         SB_LUT4     O        Out     0.400     4.359       -         
how_2[6]           Net         -        -       1.507     -           1         
how[6]             SB_DFFE     D        In      -         5.865       -         
================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            BIT[3] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFFE     Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           14        
how_RNI55HN[2]     SB_LUT4     I0       In      -         2.139       -         
how_RNI55HN[2]     SB_LUT4     O        Out     0.449     2.588       -         
how_2[2]           Net         -        -       1.371     -           8         
BIT_RNO[3]         SB_LUT4     I2       In      -         3.959       -         
BIT_RNO[3]         SB_LUT4     O        Out     0.379     4.338       -         
BIT23              Net         -        -       1.507     -           1         
BIT[3]             SB_DFFE     D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFFE     Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           14        
how_RNIU8CV[3]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[3]     SB_LUT4     O        Out     0.449     2.588       -         
how_2_c4           Net         -        -       1.371     -           4         
how_RNO[6]         SB_LUT4     I2       In      -         3.959       -         
how_RNO[6]         SB_LUT4     O        Out     0.379     4.338       -         
how_2[6]           Net         -        -       1.507     -           1         
how[6]             SB_DFFE     D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.970

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.875

    Number of logic level(s):                2
    Starting point:                          how[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
how[0]             SB_DFFE     Q        Out     0.540     0.540       -         
how[0]             Net         -        -       1.599     -           14        
how_RNIU8CV[3]     SB_LUT4     I0       In      -         2.139       -         
how_RNIU8CV[3]     SB_LUT4     O        Out     0.449     2.588       -         
how_2_c4           Net         -        -       1.371     -           4         
how_RNO[5]         SB_LUT4     I2       In      -         3.959       -         
how_RNO[5]         SB_LUT4     O        Out     0.379     4.338       -         
how_2[5]           Net         -        -       1.507     -           1         
how[5]             SB_DFFE     D        In      -         5.845       -         
================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        14 uses
SB_DFF          18 uses
SB_DFFE         15 uses
SB_GB           1 use
SB_LUT4         43 uses

I/O ports: 11
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   33 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 43 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 18:46:41 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUT2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	46
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	13
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	46
    Number of DFFs      	:	33
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	14
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	46/1280
    PLBs                        :	7/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 204.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 107
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 107
used logic cells: 46
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:03:51 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":58:0:58:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[0] is always 0.
@E: CL172 :"D:\projects\FPGA\Blinker\reg_project.v":28:14:28:16|Only one always block can assign a given variable BIT[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:03:51 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:03:51 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:06:05 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":58:0:58:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":28:14:28:16|Object BIT is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":106:0:106:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":90:0:90:5|Pruning unused register shift2[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register delay[14:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning unused register ARR_BIT_7_[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"D:\projects\FPGA\Blinker\reg_project.v":28:14:28:16|*Unassigned bits of BIT[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":14:8:14:10|Input CLK is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":15:16:15:19|Input BUT1 is unused.
@N: CL159 :"D:\projects\FPGA\Blinker\reg_project.v":16:16:16:19|Input BUT2 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:06:05 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:06:05 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:06:05 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:06:06 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 19:06:07 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:06:07 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 19:06:07 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 19:06:07 2021
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 11
I/O primitives: 8
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:06:07 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:09:05 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":58:0:58:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL257 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Register bit 7 always 0, optimizing ...
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":101:0:101:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@E: CL172 :"D:\projects\FPGA\Blinker\reg_project.v":37:16:37:18|Only one always block can assign a given variable how[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:09:05 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:09:05 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:32:16 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":58:0:58:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":139:0:139:5|Pruning unused register how[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\projects\FPGA\Blinker\reg_project.v":128:0:128:5|Pruning unused register shift[2:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL257 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Register bit 7 always 0, optimizing ...
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":65:0:65:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@E: CL172 :"D:\projects\FPGA\Blinker\reg_project.v":37:16:37:18|Only one always block can assign a given variable how[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:32:16 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:32:16 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:37:38 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL257 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit 7 always 0, optimizing ...
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:37:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:37:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:37:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:37:39 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 19:37:39 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     30   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 30 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:37:40 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 19:37:40 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.35ns		  56 /        52



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               30         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.99ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 19:37:40 2021
#


Top view:               top
Requested Frequency:    200.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            200.6 MHz     170.5 MHz     4.986         5.865         -0.880     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.986       -1.920  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.986       -0.880  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.880
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.831
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.810
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.782
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.747
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.642
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.502
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.362
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.222
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.081
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[1]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[2]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[3]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[4]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[5]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[6]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.880        -0.782
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.880        -0.642
delay[12]     top|CLK       SB_DFF      D       delay_s[12]     4.880        -0.502
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[0]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[6]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[5]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[4]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[3] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[3]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.920
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.780
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.639
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.499
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.359
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.219
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.079
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      4.880        -1.920
how[6]       System        SB_DFF      D       how_1[6]      4.880        -1.780
how[5]       System        SB_DFF      D       how_1[5]      4.880        -1.639
how[4]       System        SB_DFF      D       how_1[4]      4.880        -1.499
how[3]       System        SB_DFF      D       how_1[3]      4.880        -1.359
how[2]       System        SB_DFF      D       how_1[2]      4.880        -1.219
how[1]       System        SB_DFF      D       how_1[1]      4.880        -1.079
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.920

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          29 uses
SB_DFFE         23 uses
SB_GB           1 use
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 64 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:37:40 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	8
        LUT with CARRY   	:	1
    LogicCells                  :	77/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	77/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 200.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 77
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 186
used logic cells: 77
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 109 
I1212: Iteration  1 :    41 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:42:37 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@W: CL257 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit 7 always 0, optimizing ...
@W: CL260 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Pruning register bit 7 of BIT[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:42:37 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:42:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:42:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:42:39 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 19:42:39 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           323.9 MHz      3.087         inferred     Autoconstr_clkgroup_0     30   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 30 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:42:39 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 19:42:39 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.35ns		  55 /        52



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               30         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 4.99ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 19:42:40 2021
#


Top view:               top
Requested Frequency:    200.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.920

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            200.6 MHz     170.5 MHz     4.986         5.865         -0.880     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  4.986       -1.920  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  4.986       -0.880  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type       Pin     Net          Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
how[3]       top|CLK       SB_DFF     Q       how[3]       0.540       -0.880
how[4]       top|CLK       SB_DFF     Q       how[4]       0.540       -0.831
how[6]       top|CLK       SB_DFF     Q       how[6]       0.540       -0.810
delay[0]     top|CLK       SB_DFF     Q       delay[0]     0.540       -0.782
how[7]       top|CLK       SB_DFF     Q       how[7]       0.540       -0.747
delay[1]     top|CLK       SB_DFF     Q       delay[1]     0.540       -0.642
delay[2]     top|CLK       SB_DFF     Q       delay[2]     0.540       -0.502
delay[3]     top|CLK       SB_DFF     Q       delay[3]     0.540       -0.362
delay[4]     top|CLK       SB_DFF     Q       delay[4]     0.540       -0.222
delay[5]     top|CLK       SB_DFF     Q       delay[5]     0.540       -0.081
=============================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[1]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[2]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[3]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[4]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[5]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
BIT[6]        top|CLK       SB_DFFE     E       BIT3            4.986        -0.880
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.880        -0.782
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.880        -0.642
delay[12]     top|CLK       SB_DFF      D       delay_s[12]     4.880        -0.502
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[0]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[6]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[5]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[4]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.986
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.986

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.880

    Number of logic level(s):                2
    Starting point:                          how[3] / Q
    Ending point:                            BIT[3] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
how[3]              SB_DFF      Q        Out     0.540     0.540       -         
how[3]              Net         -        -       1.599     -           1         
how_RNICNCV[3]      SB_LUT4     I0       In      -         2.139       -         
how_RNICNCV[3]      SB_LUT4     O        Out     0.449     2.588       -         
how_RNICNCV[3]      Net         -        -       1.371     -           1         
how_RNI7T771[5]     SB_LUT4     I1       In      -         3.959       -         
how_RNI7T771[5]     SB_LUT4     O        Out     0.400     4.359       -         
BIT3                Net         -        -       1.507     -           7         
BIT[3]              SB_DFFE     E        In      -         5.865       -         
=================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.920
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.780
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.639
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.499
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.359
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.219
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.079
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

             Starting                                        Required           
Instance     Reference     Type        Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
how[7]       System        SB_DFF      D       how_1[7]      4.880        -1.920
how[6]       System        SB_DFF      D       how_1[6]      4.880        -1.780
how[5]       System        SB_DFF      D       how_1[5]      4.880        -1.639
how[4]       System        SB_DFF      D       how_1[4]      4.880        -1.499
how[3]       System        SB_DFF      D       how_1[3]      4.880        -1.359
how[2]       System        SB_DFF      D       how_1[2]      4.880        -1.219
how[1]       System        SB_DFF      D       how_1[1]      4.880        -1.079
down[7]      System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]        System        SB_DFFE     D       up_s[7]       3.963        -0.718
down[6]      System        SB_DFFE     D       down_s[6]     3.963        -0.578
================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.920

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.986
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.880

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.639

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          29 uses
SB_DFFE         23 uses
SB_GB           1 use
SB_LUT4         64 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 64 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:42:40 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	18
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	7
        LUT with CARRY   	:	1
    LogicCells                  :	76/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.2 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	76/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 200.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 168
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 168
used logic cells: 76
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :    32 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 19:49:24 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:49:24 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:49:24 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:49:24 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 19:49:25 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 19:49:25 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           266.1 MHz      3.758         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":144:0:144:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":149:0:149:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:49:25 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 19:49:26 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":149:0:149:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":144:0:144:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":133:0:133:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  56 /        53
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               32         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.03ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 19:49:26 2021
#


Top view:               top
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.878

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.027       -1.878  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[4]          top|CLK       SB_DFF     Q       how[4]          0.540       -0.887
how[5]          top|CLK       SB_DFF     Q       how[5]          0.540       -0.838
how[0]          top|CLK       SB_DFF     Q       how[0]          0.540       -0.817
how[6]          top|CLK       SB_DFF     Q       how[6]          0.540       -0.817
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.768
how[7]          top|CLK       SB_DFF     Q       how[7]          0.540       -0.754
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.747
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.741
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.684
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.600
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[1]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[2]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[3]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[4]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[5]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[6]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[7]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.922        -0.741
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.922        -0.600
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[0]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[7] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[7]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[6]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[5]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[4]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.878
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.738
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.597
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.457
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.317
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.177
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.037
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

                Starting                                        Required           
Instance        Reference     Type        Pin     Net           Time         Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[7]          System        SB_DFF      D       how_1[7]      4.922        -1.878
how[6]          System        SB_DFF      D       how_1[6]      4.922        -1.738
how[5]          System        SB_DFF      D       how_1[5]      4.922        -1.597
how[4]          System        SB_DFF      D       how_1[4]      4.922        -1.457
how[3]          System        SB_DFF      D       how_1[3]      4.922        -1.317
how[2]          System        SB_DFF      D       how_1[2]      4.922        -1.177
how[1]          System        SB_DFF      D       how_1[1]      4.922        -1.037
how_fast[1]     System        SB_DFF      D       how_1[1]      4.922        -1.037
down[7]         System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]           System        SB_DFFE     D       up_s[7]       3.963        -0.718
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.878

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          30 uses
SB_DFFE         24 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 19:49:26 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	2
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 20:33:20 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\reg_project.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Synthesizing module top in library work.

@W: CG532 :"D:\projects\FPGA\Blinker\reg_project.v":60:0:60:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":31:8:31:13|Object BUT1_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\projects\FPGA\Blinker\reg_project.v":32:8:32:13|Object BUT2_r is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_0_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_1_[0] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[1] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_2_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[2] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_3_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[3] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_4_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[4] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_5_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[5] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_6_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[7] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[6] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_7_[0] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[7] is always 1.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[6] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[5] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[4] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[3] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[2] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[1] is always 0.
@N: CL189 :"D:\projects\FPGA\Blinker\reg_project.v":69:0:69:5|Register bit ARR_BIT_8_[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:33:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:33:20 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:33:20 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\reg_project.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:33:21 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 20:33:21 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock        Clock                     Clock
Clock                             Frequency      Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
top|CLK                           266.1 MHz      3.758         inferred     Autoconstr_clkgroup_0     31   
top|level2_inferred_clock         396.2 MHz      2.524         inferred     Autoconstr_clkgroup_3     8    
top|level_inferred_clock          396.2 MHz      2.524         inferred     Autoconstr_clkgroup_2     8    
top|un1_ten_ms_inferred_clock     1417.2 MHz     0.706         inferred     Autoconstr_clkgroup_1     6    
===========================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found inferred clock top|CLK which controls 31 sequential elements including how[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Found inferred clock top|un1_ten_ms_inferred_clock which controls 6 sequential elements including shift2[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found inferred clock top|level_inferred_clock which controls 8 sequential elements including up[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found inferred clock top|level2_inferred_clock which controls 8 sequential elements including down[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 20:33:21 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 20:33:22 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":150:0:150:5|Found counter in view:work.top(verilog) instance down[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":145:0:145:5|Found counter in view:work.top(verilog) instance up[7:0] 
@N: MO231 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Found counter in view:work.top(verilog) instance delay[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[1] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift_ret[2] (in view: ScratchLib.cell14(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[1] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2_ret[2] (in view: ScratchLib.cell20(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Removing sequential instance shift2[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"d:\projects\fpga\blinker\reg_project.v":134:0:134:5|Boundary register shift2[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  56 /        53
@N: FX271 :"d:\projects\fpga\blinker\reg_project.v":69:0:69:5|Replicating instance how[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"d:\projects\fpga\blinker\reg_project.v":14:8:14:10|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net un1_ten_ms_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|un1_ten_ms_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level_inferred_clock is not used and is being removed
@N: MT611 :|Automatically generated clock top|level2_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 instances converted, 22 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               32         BIT[0]         
=======================================================================================
================================================ Gated/Generated Clocks ================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       delay_RNI55JF4[10]     SB_LUT4                22         down[0]             No clocks found on inputs
========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|CLK with period 5.03ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 20:33:22 2021
#


Top view:               top
Requested Frequency:    198.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.878

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            198.9 MHz     169.1 MHz     5.027         5.915         -0.887     inferred     Autoconstr_clkgroup_0
System             245.8 MHz     208.9 MHz     4.069         4.787         -0.718     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  4.069       -0.718  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  5.027       -1.878  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  5.027       -0.887  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                Starting                                         Arrival           
Instance        Reference     Type       Pin     Net             Time        Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[4]          top|CLK       SB_DFF     Q       how[4]          0.540       -0.887
how[5]          top|CLK       SB_DFF     Q       how[5]          0.540       -0.838
how[0]          top|CLK       SB_DFF     Q       how[0]          0.540       -0.817
how[6]          top|CLK       SB_DFF     Q       how[6]          0.540       -0.817
how[2]          top|CLK       SB_DFF     Q       how[2]          0.540       -0.768
how[7]          top|CLK       SB_DFF     Q       how[7]          0.540       -0.754
how[3]          top|CLK       SB_DFF     Q       how[3]          0.540       -0.747
delay[0]        top|CLK       SB_DFF     Q       delay[0]        0.540       -0.741
how_fast[1]     top|CLK       SB_DFF     Q       how_fast[1]     0.540       -0.684
delay[1]        top|CLK       SB_DFF     Q       delay[1]        0.540       -0.600
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference     Type        Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
BIT[0]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[1]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[2]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[3]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[4]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[5]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[6]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
BIT[7]        top|CLK       SB_DFFE     E       N_20            5.027        -0.887
delay[14]     top|CLK       SB_DFF      D       delay_s[14]     4.922        -0.741
delay[13]     top|CLK       SB_DFF      D       delay_s[13]     4.922        -0.600
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[0] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[0]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[7] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[7]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[6] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[6]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[5] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[5]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.027

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.887

    Number of logic level(s):                2
    Starting point:                          how[4] / Q
    Ending point:                            BIT[4] / E
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
how[4]                    SB_DFF      Q        Out     0.540     0.540       -         
how[4]                    Net         -        -       1.599     -           1         
how_RNIEPCV[4]            SB_LUT4     I0       In      -         2.139       -         
how_RNIEPCV[4]            SB_LUT4     O        Out     0.449     2.588       -         
BIT_8_sqmuxa_i_o2_0_2     Net         -        -       1.371     -           1         
how_RNIP2K62[4]           SB_LUT4     I0       In      -         3.959       -         
how_RNIP2K62[4]           SB_LUT4     O        Out     0.449     4.408       -         
N_20                      Net         -        -       1.507     -           8         
BIT[4]                    SB_DFFE     E        In      -         5.915       -         
=======================================================================================
Total path delay (propagation time + setup) of 5.915 is 1.438(24.3%) logic and 4.477(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

             Starting                                      Arrival           
Instance     Reference     Type        Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
down[0]      System        SB_DFFE     Q       down[0]     0.540       -1.878
down[1]      System        SB_DFFE     Q       down[1]     0.540       -1.738
down[2]      System        SB_DFFE     Q       down[2]     0.540       -1.597
down[3]      System        SB_DFFE     Q       down[3]     0.540       -1.457
down[4]      System        SB_DFFE     Q       down[4]     0.540       -1.317
down[5]      System        SB_DFFE     Q       down[5]     0.540       -1.177
down[6]      System        SB_DFFE     Q       down[6]     0.540       -1.037
up[0]        System        SB_DFFE     Q       how_1       0.540       -0.718
up[1]        System        SB_DFFE     Q       up[1]       0.540       -0.578
up[2]        System        SB_DFFE     Q       up[2]       0.540       -0.438
=============================================================================


Ending Points with Worst Slack
******************************

                Starting                                        Required           
Instance        Reference     Type        Pin     Net           Time         Slack 
                Clock                                                              
-----------------------------------------------------------------------------------
how[7]          System        SB_DFF      D       how_1[7]      4.922        -1.878
how[6]          System        SB_DFF      D       how_1[6]      4.922        -1.738
how[5]          System        SB_DFF      D       how_1[5]      4.922        -1.597
how[4]          System        SB_DFF      D       how_1[4]      4.922        -1.457
how[3]          System        SB_DFF      D       how_1[3]      4.922        -1.317
how[2]          System        SB_DFF      D       how_1[2]      4.922        -1.177
how[1]          System        SB_DFF      D       how_1[1]      4.922        -1.037
how_fast[1]     System        SB_DFF      D       how_1[1]      4.922        -1.037
down[7]         System        SB_DFFE     D       down_s[7]     3.963        -0.718
up[7]           System        SB_DFFE     D       up_s[7]       3.963        -0.718
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.800
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.878

    Number of logic level(s):                9
    Starting point:                          down[0] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.014     -           2         
how_1_cry_6_c         SB_CARRY     CI       In      -         4.465       -         
how_1_cry_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
how_1_cry_6           Net          -        -       0.386     -           1         
how_RNO[7]            SB_LUT4      I3       In      -         4.978       -         
how_RNO[7]            SB_LUT4      O        Out     0.316     5.293       -         
how_1[7]              Net          -        -       1.507     -           1         
how[7]                SB_DFF       D        In      -         6.800       -         
====================================================================================
Total path delay (propagation time + setup) of 6.905 is 2.424(35.1%) logic and 4.481(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[1] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[1]            SB_DFFE      Q        Out     0.540     0.540       -         
down[1]            Net          -        -       1.599     -           3         
down_sbtinv[1]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[1]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[1]          Net          -        -       0.905     -           2         
how_1_cry_1_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_1_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_1        Net          -        -       0.014     -           2         
how_1_cry_2_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.325       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.837       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.153       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.660       -         
=================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.738

    Number of logic level(s):                8
    Starting point:                          down[0] / Q
    Ending point:                            how[6] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.014     -           2         
how_1_cry_5_c         SB_CARRY     CI       In      -         4.325       -         
how_1_cry_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
how_1_cry_5           Net          -        -       0.386     -           2         
how_RNO[6]            SB_LUT4      I3       In      -         4.837       -         
how_RNO[6]            SB_LUT4      O        Out     0.316     5.153       -         
how_1[6]              Net          -        -       1.507     -           1         
how[6]                SB_DFF       D        In      -         6.660       -         
====================================================================================
Total path delay (propagation time + setup) of 6.765 is 2.298(34.0%) logic and 4.467(66.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[2] / Q
    Ending point:                            how[7] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
down[2]            SB_DFFE      Q        Out     0.540     0.540       -         
down[2]            Net          -        -       1.599     -           3         
down_sbtinv[2]     SB_LUT4      I0       In      -         2.139       -         
down_sbtinv[2]     SB_LUT4      O        Out     0.449     2.588       -         
down_i[2]          Net          -        -       0.905     -           2         
how_1_cry_2_c      SB_CARRY     I0       In      -         3.493       -         
how_1_cry_2_c      SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_2        Net          -        -       0.014     -           2         
how_1_cry_3_c      SB_CARRY     CI       In      -         3.764       -         
how_1_cry_3_c      SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_3        Net          -        -       0.014     -           2         
how_1_cry_4_c      SB_CARRY     CI       In      -         3.905       -         
how_1_cry_4_c      SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_4        Net          -        -       0.014     -           2         
how_1_cry_5_c      SB_CARRY     CI       In      -         4.045       -         
how_1_cry_5_c      SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_5        Net          -        -       0.014     -           2         
how_1_cry_6_c      SB_CARRY     CI       In      -         4.185       -         
how_1_cry_6_c      SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_6        Net          -        -       0.386     -           1         
how_RNO[7]         SB_LUT4      I3       In      -         4.697       -         
how_RNO[7]         SB_LUT4      O        Out     0.316     5.013       -         
how_1[7]           Net          -        -       1.507     -           1         
how[7]             SB_DFF       D        In      -         6.520       -         
=================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.027
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.922

    - Propagation time:                      6.520
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.598

    Number of logic level(s):                7
    Starting point:                          down[0] / Q
    Ending point:                            how[5] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
down[0]               SB_DFFE      Q        Out     0.540     0.540       -         
down[0]               Net          -        -       1.599     -           4         
how_1_cry_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
how_1_cry_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
down_i[0]             Net          -        -       0.905     -           2         
how_1_cry_0_c         SB_CARRY     I0       In      -         3.493       -         
how_1_cry_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
how_1_cry_0           Net          -        -       0.014     -           2         
how_1_cry_1_c         SB_CARRY     CI       In      -         3.764       -         
how_1_cry_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
how_1_cry_1           Net          -        -       0.014     -           2         
how_1_cry_2_c         SB_CARRY     CI       In      -         3.905       -         
how_1_cry_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
how_1_cry_2           Net          -        -       0.014     -           2         
how_1_cry_3_c         SB_CARRY     CI       In      -         4.045       -         
how_1_cry_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
how_1_cry_3           Net          -        -       0.014     -           2         
how_1_cry_4_c         SB_CARRY     CI       In      -         4.185       -         
how_1_cry_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
how_1_cry_4           Net          -        -       0.386     -           2         
how_RNO[5]            SB_LUT4      I3       In      -         4.697       -         
how_RNO[5]            SB_LUT4      O        Out     0.316     5.013       -         
how_1[5]              Net          -        -       1.507     -           1         
how[5]                SB_DFF       D        In      -         6.520       -         
====================================================================================
Total path delay (propagation time + setup) of 6.625 is 2.172(32.8%) logic and 4.453(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        35 uses
SB_DFF          30 uses
SB_DFFE         24 uses
SB_GB           1 use
SB_LUT4         65 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   54 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 65 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 65 = 65 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 20:33:22 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
reg_project_Implmnt: newer file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	17
        CARRY Only       	:	7
        LUT with CARRY   	:	2
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	42
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	11/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 251.73 MHz | Target: 198.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 153
used logic cells: 80
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 114 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "reg_project_syn.prj" -log "reg_project_Implmnt/reg_project.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of reg_project_Implmnt/reg_project.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-MCV12E2

# Tue Jul 06 20:42:09 2021

#Implementation: reg_project_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\projects\FPGA\Blinker\test2_2.v" (library work)
Verilog syntax check successful!
File D:\projects\FPGA\Blinker\reg_project.v changed - recompiling
Selecting top level module top
@N: CG364 :"D:\projects\FPGA\Blinker\test2_2.v":1:7:1:9|Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:42:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\projects\FPGA\Blinker\test2_2.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\test2_2.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:42:09 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:42:09 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_comp.srs changed - recompiling
@N: NF107 :"D:\projects\FPGA\Blinker\test2_2.v":1:7:1:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"D:\projects\FPGA\Blinker\test2_2.v":1:7:1:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jul 06 20:42:10 2021

###########################################################]
Pre-mapping Report

# Tue Jul 06 20:42:10 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt 
Printing clock  summary report in "D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                      Clock                     Clock
Clock                             Frequency     Period        Type                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------
top|CLK                           1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0     20   
top|clk_div_derived_clock[19]     1.0 MHz       1000.000      derived (from top|CLK)     Autoconstr_clkgroup_0     15   
========================================================================================================================

@W: MT529 :"d:\projects\fpga\blinker\test2_2.v":39:0:39:5|Found inferred clock top|CLK which controls 20 sequential elements including clk_div[19:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 20:42:11 2021

###########################################################]
Map & Optimize Report

# Tue Jul 06 20:42:11 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\projects\fpga\blinker\test2_2.v":43:0:43:5|Found counter in view:work.top(verilog) instance cntr[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.11ns		  68 /        35
   2		0h:00m:00s		    -2.11ns		  68 /        35

   3		0h:00m:00s		    -2.11ns		  69 /        35


   4		0h:00m:00s		    -2.11ns		  69 /        35
@N: FX1016 :"d:\projects\fpga\blinker\test2_2.v":12:8:12:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|clk_div_derived_clock[19] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
15 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               35         cntr[0]        
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\projects\FPGA\reg_project\reg_project_Implmnt\synwork\reg_project_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\projects\FPGA\reg_project\reg_project_Implmnt\reg_project.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 8.41ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jul 06 20:42:11 2021
#


Top view:               top
Requested Frequency:    118.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.485

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            118.9 MHz     101.0 MHz     8.414         9.898         -1.485     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  8.414       -1.485  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

               Starting                                         Arrival           
Instance       Reference     Type        Pin     Net            Time        Slack 
               Clock                                                              
----------------------------------------------------------------------------------
clk_div[1]     top|CLK       SB_DFF      Q       clk_div[1]     0.540       -1.485
clk_div[0]     top|CLK       SB_DFF      Q       clk_div[0]     0.540       -1.353
clk_div[2]     top|CLK       SB_DFF      Q       clk_div[2]     0.540       -1.345
clk_div[3]     top|CLK       SB_DFF      Q       clk_div[3]     0.540       -1.204
cntr[0]        top|CLK       SB_DFFE     Q       cntr[0]        0.540       -1.148
cntr[2]        top|CLK       SB_DFFE     Q       cntr[2]        0.540       -1.127
cntr[1]        top|CLK       SB_DFFE     Q       cntr[1]        0.540       -1.099
cntr[3]        top|CLK       SB_DFFE     Q       cntr[3]        0.540       -1.078
clk_div[4]     top|CLK       SB_DFF      Q       clk_div[4]     0.540       -1.064
cntr[4]        top|CLK       SB_DFFE     Q       cntr[4]        0.540       -1.057
==================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                    Required           
Instance     Reference     Type         Pin     Net                      Time         Slack 
             Clock                                                                          
--------------------------------------------------------------------------------------------
BIT[0]       top|CLK       SB_DFFSR     D       BIT_set[0]               8.308        -1.485
BIT[1]       top|CLK       SB_DFFSR     D       BIT_set[1]               8.308        -1.485
BIT[2]       top|CLK       SB_DFFSR     D       BIT_set[2]               8.308        -1.485
BIT[3]       top|CLK       SB_DFFSR     D       BIT_set[3]               8.308        -1.485
BIT[4]       top|CLK       SB_DFFSR     D       BIT_set[4]               8.308        -1.485
BIT[5]       top|CLK       SB_DFFSR     D       BIT_set[5]               8.308        -1.485
BIT[6]       top|CLK       SB_DFFSR     D       BIT_set[6]               8.308        -1.485
BIT[7]       top|CLK       SB_DFFSR     D       BIT_set[7]               8.308        -1.485
BIT[0]       top|CLK       SB_DFFSR     R       clk_div_RNI0HSQ5[19]     8.308        0.314 
BIT[1]       top|CLK       SB_DFFSR     R       clk_div_RNI0HSQ5[19]     8.308        0.314 
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.414
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.485

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         2.907       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.047       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         3.188       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         3.328       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         3.468       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         3.608       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         3.748       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         3.889       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         4.401       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.316     4.716       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         6.088       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.449     6.536       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           15        
BIT_RNO[0]               SB_LUT4      I2       In      -         7.907       -         
BIT_RNO[0]               SB_LUT4      O        Out     0.379     8.286       -         
BIT_set[0]               Net          -        -       1.507     -           1         
BIT[0]                   SB_DFFSR     D        In      -         9.793       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.898 is 4.191(42.3%) logic and 5.707(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.414
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.485

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         2.907       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.047       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         3.188       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         3.328       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         3.468       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         3.608       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         3.748       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         3.889       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         4.401       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.316     4.716       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         6.088       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.449     6.536       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           15        
BIT_RNO[7]               SB_LUT4      I2       In      -         7.907       -         
BIT_RNO[7]               SB_LUT4      O        Out     0.379     8.286       -         
BIT_set[7]               Net          -        -       1.507     -           1         
BIT[7]                   SB_DFFSR     D        In      -         9.793       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.898 is 4.191(42.3%) logic and 5.707(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.414
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.485

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         2.907       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.047       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         3.188       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         3.328       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         3.468       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         3.608       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         3.748       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         3.889       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         4.401       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.316     4.716       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         6.088       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.449     6.536       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           15        
BIT_RNO[6]               SB_LUT4      I2       In      -         7.907       -         
BIT_RNO[6]               SB_LUT4      O        Out     0.379     8.286       -         
BIT_set[6]               Net          -        -       1.507     -           1         
BIT[6]                   SB_DFFSR     D        In      -         9.793       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.898 is 4.191(42.3%) logic and 5.707(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.414
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.485

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         2.907       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.047       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         3.188       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         3.328       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         3.468       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         3.608       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         3.748       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         3.889       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         4.401       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.316     4.716       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         6.088       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.449     6.536       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           15        
BIT_RNO[5]               SB_LUT4      I2       In      -         7.907       -         
BIT_RNO[5]               SB_LUT4      O        Out     0.379     8.286       -         
BIT_set[5]               Net          -        -       1.507     -           1         
BIT[5]                   SB_DFFSR     D        In      -         9.793       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.898 is 4.191(42.3%) logic and 5.707(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.414
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.793
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.485

    Number of logic level(s):                21
    Starting point:                          clk_div[1] / Q
    Ending point:                            BIT[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
clk_div[1]               SB_DFF       Q        Out     0.540     0.540       -         
clk_div[1]               Net          -        -       0.834     -           3         
clk_div_RNI91U1[1]       SB_CARRY     I0       In      -         1.374       -         
clk_div_RNI91U1[1]       SB_CARRY     CO       Out     0.258     1.632       -         
clk_div_2_cry_1          Net          -        -       0.014     -           1         
clk_div_RNIF3T2[2]       SB_CARRY     CI       In      -         1.646       -         
clk_div_RNIF3T2[2]       SB_CARRY     CO       Out     0.126     1.772       -         
clk_div_2_cry_2          Net          -        -       0.014     -           1         
clk_div_RNIM6S3[3]       SB_CARRY     CI       In      -         1.786       -         
clk_div_RNIM6S3[3]       SB_CARRY     CO       Out     0.126     1.912       -         
clk_div_2_cry_3          Net          -        -       0.014     -           1         
clk_div_RNIUAR4[4]       SB_CARRY     CI       In      -         1.926       -         
clk_div_RNIUAR4[4]       SB_CARRY     CO       Out     0.126     2.052       -         
clk_div_2_cry_4          Net          -        -       0.014     -           1         
clk_div_RNI7GQ5[5]       SB_CARRY     CI       In      -         2.066       -         
clk_div_RNI7GQ5[5]       SB_CARRY     CO       Out     0.126     2.192       -         
clk_div_2_cry_5          Net          -        -       0.014     -           1         
clk_div_RNIHMP6[6]       SB_CARRY     CI       In      -         2.206       -         
clk_div_RNIHMP6[6]       SB_CARRY     CO       Out     0.126     2.333       -         
clk_div_2_cry_6          Net          -        -       0.014     -           1         
clk_div_RNISTO7[7]       SB_CARRY     CI       In      -         2.346       -         
clk_div_RNISTO7[7]       SB_CARRY     CO       Out     0.126     2.473       -         
clk_div_2_cry_7          Net          -        -       0.014     -           1         
clk_div_RNI86O8[8]       SB_CARRY     CI       In      -         2.487       -         
clk_div_RNI86O8[8]       SB_CARRY     CO       Out     0.126     2.613       -         
clk_div_2_cry_8          Net          -        -       0.014     -           1         
clk_div_RNILFN9[9]       SB_CARRY     CI       In      -         2.627       -         
clk_div_RNILFN9[9]       SB_CARRY     CO       Out     0.126     2.753       -         
clk_div_2_cry_9          Net          -        -       0.014     -           1         
clk_div_RNIAAMP[10]      SB_CARRY     CI       In      -         2.767       -         
clk_div_RNIAAMP[10]      SB_CARRY     CO       Out     0.126     2.893       -         
clk_div_2_cry_10         Net          -        -       0.014     -           1         
clk_div_RNI06L91[11]     SB_CARRY     CI       In      -         2.907       -         
clk_div_RNI06L91[11]     SB_CARRY     CO       Out     0.126     3.034       -         
clk_div_2_cry_11         Net          -        -       0.014     -           1         
clk_div_RNIN2KP1[12]     SB_CARRY     CI       In      -         3.047       -         
clk_div_RNIN2KP1[12]     SB_CARRY     CO       Out     0.126     3.174       -         
clk_div_2_cry_12         Net          -        -       0.014     -           1         
clk_div_RNIF0J92[13]     SB_CARRY     CI       In      -         3.188       -         
clk_div_RNIF0J92[13]     SB_CARRY     CO       Out     0.126     3.314       -         
clk_div_2_cry_13         Net          -        -       0.014     -           1         
clk_div_RNI8VHP2[14]     SB_CARRY     CI       In      -         3.328       -         
clk_div_RNI8VHP2[14]     SB_CARRY     CO       Out     0.126     3.454       -         
clk_div_2_cry_14         Net          -        -       0.014     -           1         
clk_div_RNI2VG93[15]     SB_CARRY     CI       In      -         3.468       -         
clk_div_RNI2VG93[15]     SB_CARRY     CO       Out     0.126     3.594       -         
clk_div_2_cry_15         Net          -        -       0.014     -           1         
clk_div_RNITVFP3[16]     SB_CARRY     CI       In      -         3.608       -         
clk_div_RNITVFP3[16]     SB_CARRY     CO       Out     0.126     3.735       -         
clk_div_2_cry_16         Net          -        -       0.014     -           1         
clk_div_RNIP1F94[17]     SB_CARRY     CI       In      -         3.748       -         
clk_div_RNIP1F94[17]     SB_CARRY     CO       Out     0.126     3.875       -         
clk_div_2_cry_17         Net          -        -       0.014     -           1         
clk_div_RNIM4EP4[18]     SB_CARRY     CI       In      -         3.889       -         
clk_div_RNIM4EP4[18]     SB_CARRY     CO       Out     0.126     4.015       -         
clk_div_2_cry_18         Net          -        -       0.386     -           1         
clk_div_RNIK8D95[19]     SB_LUT4      I3       In      -         4.401       -         
clk_div_RNIK8D95[19]     SB_LUT4      O        Out     0.316     4.716       -         
clk_div_RNIK8D95[19]     Net          -        -       1.371     -           4         
clk_div_RNIICCP5[19]     SB_LUT4      I0       In      -         6.088       -         
clk_div_RNIICCP5[19]     SB_LUT4      O        Out     0.449     6.536       -         
clk_div_RNIICCP5[19]     Net          -        -       1.371     -           15        
BIT_RNO[4]               SB_LUT4      I2       In      -         7.907       -         
BIT_RNO[4]               SB_LUT4      O        Out     0.379     8.286       -         
BIT_set[4]               Net          -        -       1.507     -           1         
BIT[4]                   SB_DFFSR     D        In      -         9.793       -         
=======================================================================================
Total path delay (propagation time + setup) of 9.898 is 4.191(42.3%) logic and 5.707(57.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        41 uses
SB_DFF          20 uses
SB_DFFE         7 uses
SB_DFFSR        8 uses
SB_LUT4         60 uses

I/O ports: 9
I/O primitives: 9
SB_GB_IO       1 use
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   35 (2%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 60 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 60 = 60 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jul 06 20:42:11 2021

###########################################################]


Synthesis exit by 0.
Current Implementation reg_project_Implmnt its sbt path: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt
reg_project_Implmnt: newer file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf " "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/Blinker/ice40hx1k-evb.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.edf...
Parsing constraint file: D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf ...
Warning: pin BUT1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf 
Warning: pin BUT2 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf 
parse file D:/projects/FPGA/Blinker/ice40hx1k-evb.pcf  error. But they are ignored
start to read sdc/scf file D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
sdc_reader OK D:/projects/FPGA/reg_project/reg_project_Implmnt/reg_project.scf
Stored edif netlist at D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	61
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	19
        LUT with CARRY   	:	0
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 128.34 MHz | Target: 118.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 80
Translating sdc file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 94 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/reg_project/reg_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\reg_project\reg_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/reg_project/reg_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
20:46:41
