
Spixel_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046a4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08004888  08004888  00005888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048b4  080048b4  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  080048b4  080048b4  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048b4  080048b4  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048b4  080048b4  000058b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048b8  080048b8  000058b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080048bc  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  20000010  080048cc  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  080048cc  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6bd  00000000  00000000  00006039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c92  00000000  00000000  000126f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00014388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000096b  00000000  00000000  00014f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d5c  00000000  00000000  000158eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df83  00000000  00000000  0002f647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992df  00000000  00000000  0003d5ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d68a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031dc  00000000  00000000  000d68ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000d9ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000010 	.word	0x20000010
 8000200:	00000000 	.word	0x00000000
 8000204:	08004870 	.word	0x08004870

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000014 	.word	0x20000014
 8000220:	08004870 	.word	0x08004870

08000224 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == CH1_Pin)
 800022e:	88fb      	ldrh	r3, [r7, #6]
 8000230:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000234:	d103      	bne.n	800023e <HAL_GPIO_EXTI_Callback+0x1a>
	{
		read_pwm(1);
 8000236:	2001      	movs	r0, #1
 8000238:	f000 fc90 	bl	8000b5c <read_pwm>
 800023c:	e067      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH2_Pin)
 800023e:	88fb      	ldrh	r3, [r7, #6]
 8000240:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000244:	d103      	bne.n	800024e <HAL_GPIO_EXTI_Callback+0x2a>
	{
		read_pwm(2);
 8000246:	2002      	movs	r0, #2
 8000248:	f000 fc88 	bl	8000b5c <read_pwm>
 800024c:	e05f      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH3_Pin)
 800024e:	88fb      	ldrh	r3, [r7, #6]
 8000250:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000254:	d103      	bne.n	800025e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		read_pwm(3);
 8000256:	2003      	movs	r0, #3
 8000258:	f000 fc80 	bl	8000b5c <read_pwm>
 800025c:	e057      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH4_Pin)
 800025e:	88fb      	ldrh	r3, [r7, #6]
 8000260:	2b01      	cmp	r3, #1
 8000262:	d103      	bne.n	800026c <HAL_GPIO_EXTI_Callback+0x48>
	{
		read_pwm(4);
 8000264:	2004      	movs	r0, #4
 8000266:	f000 fc79 	bl	8000b5c <read_pwm>
 800026a:	e050      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH5_Pin)
 800026c:	88fb      	ldrh	r3, [r7, #6]
 800026e:	2b08      	cmp	r3, #8
 8000270:	d103      	bne.n	800027a <HAL_GPIO_EXTI_Callback+0x56>
	{
		read_pwm(5);
 8000272:	2005      	movs	r0, #5
 8000274:	f000 fc72 	bl	8000b5c <read_pwm>
 8000278:	e049      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH6_Pin)
 800027a:	88fb      	ldrh	r3, [r7, #6]
 800027c:	2b10      	cmp	r3, #16
 800027e:	d103      	bne.n	8000288 <HAL_GPIO_EXTI_Callback+0x64>
	{
		read_pwm(6);
 8000280:	2006      	movs	r0, #6
 8000282:	f000 fc6b 	bl	8000b5c <read_pwm>
 8000286:	e042      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH7_Pin)
 8000288:	88fb      	ldrh	r3, [r7, #6]
 800028a:	2b20      	cmp	r3, #32
 800028c:	d103      	bne.n	8000296 <HAL_GPIO_EXTI_Callback+0x72>
	{
		read_pwm(7);
 800028e:	2007      	movs	r0, #7
 8000290:	f000 fc64 	bl	8000b5c <read_pwm>
 8000294:	e03b      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH8_Pin)
 8000296:	88fb      	ldrh	r3, [r7, #6]
 8000298:	2b40      	cmp	r3, #64	@ 0x40
 800029a:	d103      	bne.n	80002a4 <HAL_GPIO_EXTI_Callback+0x80>
	{
		read_pwm(8);
 800029c:	2008      	movs	r0, #8
 800029e:	f000 fc5d 	bl	8000b5c <read_pwm>
 80002a2:	e034      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH9_Pin)
 80002a4:	88fb      	ldrh	r3, [r7, #6]
 80002a6:	2b80      	cmp	r3, #128	@ 0x80
 80002a8:	d103      	bne.n	80002b2 <HAL_GPIO_EXTI_Callback+0x8e>
	{
		read_pwm(9);
 80002aa:	2009      	movs	r0, #9
 80002ac:	f000 fc56 	bl	8000b5c <read_pwm>
 80002b0:	e02d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH10_Pin)
 80002b2:	88fb      	ldrh	r3, [r7, #6]
 80002b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80002b8:	d103      	bne.n	80002c2 <HAL_GPIO_EXTI_Callback+0x9e>
	{
		read_pwm(10);
 80002ba:	200a      	movs	r0, #10
 80002bc:	f000 fc4e 	bl	8000b5c <read_pwm>
 80002c0:	e025      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == CH11_Pin)
 80002c2:	88fb      	ldrh	r3, [r7, #6]
 80002c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80002c8:	d103      	bne.n	80002d2 <HAL_GPIO_EXTI_Callback+0xae>
	{
		read_pwm(11);
 80002ca:	200b      	movs	r0, #11
 80002cc:	f000 fc46 	bl	8000b5c <read_pwm>
 80002d0:	e01d      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>

	}
	else if(GPIO_Pin == SS1_Pin)
 80002d2:	88fb      	ldrh	r3, [r7, #6]
 80002d4:	2b04      	cmp	r3, #4
 80002d6:	d103      	bne.n	80002e0 <HAL_GPIO_EXTI_Callback+0xbc>
	{
		read_pwm(12);
 80002d8:	200c      	movs	r0, #12
 80002da:	f000 fc3f 	bl	8000b5c <read_pwm>
 80002de:	e016      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS2_Pin)
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80002e6:	d103      	bne.n	80002f0 <HAL_GPIO_EXTI_Callback+0xcc>
	{
		read_pwm(13);
 80002e8:	200d      	movs	r0, #13
 80002ea:	f000 fc37 	bl	8000b5c <read_pwm>
 80002ee:	e00e      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS3_Pin)
 80002f0:	88fb      	ldrh	r3, [r7, #6]
 80002f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80002f6:	d103      	bne.n	8000300 <HAL_GPIO_EXTI_Callback+0xdc>
	{
		read_pwm(14);
 80002f8:	200e      	movs	r0, #14
 80002fa:	f000 fc2f 	bl	8000b5c <read_pwm>
 80002fe:	e006      	b.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	}
	else if(GPIO_Pin == SS4_Pin)
 8000300:	88fb      	ldrh	r3, [r7, #6]
 8000302:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000306:	d102      	bne.n	800030e <HAL_GPIO_EXTI_Callback+0xea>
	{
		read_pwm(15);
 8000308:	200f      	movs	r0, #15
 800030a:	f000 fc27 	bl	8000b5c <read_pwm>
	}
	  convert();
 800030e:	f001 f999 	bl	8001644 <convert>

}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
	...

0800031c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000320:	f002 f9cc 	bl	80026bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000324:	f000 f834 	bl	8000390 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000328:	f000 fa40 	bl	80007ac <MX_GPIO_Init>
  MX_TIM1_Init();
 800032c:	f000 f876 	bl	800041c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000330:	f000 f8c4 	bl	80004bc <MX_TIM2_Init>
  MX_TIM3_Init();
 8000334:	f000 f94e 	bl	80005d4 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000338:	f000 fa0e 	bl	8000758 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800033c:	f000 f9d6 	bl	80006ec <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // TIM2 BROOM
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000340:	2104      	movs	r1, #4
 8000342:	4810      	ldr	r0, [pc, #64]	@ (8000384 <main+0x68>)
 8000344:	f003 fac8 	bl	80038d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000348:	2108      	movs	r1, #8
 800034a:	480e      	ldr	r0, [pc, #56]	@ (8000384 <main+0x68>)
 800034c:	f003 fac4 	bl	80038d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000350:	210c      	movs	r1, #12
 8000352:	480c      	ldr	r0, [pc, #48]	@ (8000384 <main+0x68>)
 8000354:	f003 fac0 	bl	80038d8 <HAL_TIM_PWM_Start>

  //TIM3 WHEEL
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000358:	2100      	movs	r1, #0
 800035a:	480b      	ldr	r0, [pc, #44]	@ (8000388 <main+0x6c>)
 800035c:	f003 fabc 	bl	80038d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000360:	2104      	movs	r1, #4
 8000362:	4809      	ldr	r0, [pc, #36]	@ (8000388 <main+0x6c>)
 8000364:	f003 fab8 	bl	80038d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000368:	2108      	movs	r1, #8
 800036a:	4807      	ldr	r0, [pc, #28]	@ (8000388 <main+0x6c>)
 800036c:	f003 fab4 	bl	80038d8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start(&htim1);
 8000370:	4806      	ldr	r0, [pc, #24]	@ (800038c <main+0x70>)
 8000372:	f003 f973 	bl	800365c <HAL_TIM_Base_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  HAL_TIM_Base_Start_IT(&htim6);
	  control();
 8000376:	f001 fd99 	bl	8001eac <control>
	  Status_SS();
 800037a:	f001 fb59 	bl	8001a30 <Status_SS>
	  control();
 800037e:	bf00      	nop
 8000380:	e7f9      	b.n	8000376 <main+0x5a>
 8000382:	bf00      	nop
 8000384:	20000074 	.word	0x20000074
 8000388:	200000bc 	.word	0x200000bc
 800038c:	2000002c 	.word	0x2000002c

08000390 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b090      	sub	sp, #64	@ 0x40
 8000394:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000396:	f107 0318 	add.w	r3, r7, #24
 800039a:	2228      	movs	r2, #40	@ 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f004 fa3a 	bl	8004818 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
 80003b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003b2:	2301      	movs	r3, #1
 80003b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003c0:	2301      	movs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003c4:	2302      	movs	r3, #2
 80003c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80003d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0318 	add.w	r3, r7, #24
 80003d8:	4618      	mov	r0, r3
 80003da:	f002 fcdf 	bl	8002d9c <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003e4:	f000 fb2e 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	230f      	movs	r3, #15
 80003ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2302      	movs	r3, #2
 80003ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003fa:	2300      	movs	r3, #0
 80003fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2102      	movs	r1, #2
 8000402:	4618      	mov	r0, r3
 8000404:	f002 ff4c 	bl	80032a0 <HAL_RCC_ClockConfig>
 8000408:	4603      	mov	r3, r0
 800040a:	2b00      	cmp	r3, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800040e:	f000 fb19 	bl	8000a44 <Error_Handler>
  }
}
 8000412:	bf00      	nop
 8000414:	3740      	adds	r7, #64	@ 0x40
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
	...

0800041c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000422:	f107 0308 	add.w	r3, r7, #8
 8000426:	2200      	movs	r2, #0
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	605a      	str	r2, [r3, #4]
 800042c:	609a      	str	r2, [r3, #8]
 800042e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000430:	463b      	mov	r3, r7
 8000432:	2200      	movs	r2, #0
 8000434:	601a      	str	r2, [r3, #0]
 8000436:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000438:	4b1e      	ldr	r3, [pc, #120]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800043a:	4a1f      	ldr	r2, [pc, #124]	@ (80004b8 <MX_TIM1_Init+0x9c>)
 800043c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800043e:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000440:	2200      	movs	r2, #0
 8000442:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000444:	4b1b      	ldr	r3, [pc, #108]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800044a:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800044c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000450:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000452:	4b18      	ldr	r3, [pc, #96]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000458:	4b16      	ldr	r3, [pc, #88]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800045a:	2200      	movs	r2, #0
 800045c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800045e:	4b15      	ldr	r3, [pc, #84]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000464:	4813      	ldr	r0, [pc, #76]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000466:	f003 f8a9 	bl	80035bc <HAL_TIM_Base_Init>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000470:	f000 fae8 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000474:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000478:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	4619      	mov	r1, r3
 8000480:	480c      	ldr	r0, [pc, #48]	@ (80004b4 <MX_TIM1_Init+0x98>)
 8000482:	f003 fc95 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800048c:	f000 fada 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000490:	2300      	movs	r3, #0
 8000492:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000494:	2300      	movs	r3, #0
 8000496:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	4619      	mov	r1, r3
 800049c:	4805      	ldr	r0, [pc, #20]	@ (80004b4 <MX_TIM1_Init+0x98>)
 800049e:	f004 f85f 	bl	8004560 <HAL_TIMEx_MasterConfigSynchronization>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80004a8:	f000 facc 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004ac:	bf00      	nop
 80004ae:	3718      	adds	r7, #24
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}
 80004b4:	2000002c 	.word	0x2000002c
 80004b8:	40012c00 	.word	0x40012c00

080004bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08e      	sub	sp, #56	@ 0x38
 80004c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	605a      	str	r2, [r3, #4]
 80004cc:	609a      	str	r2, [r3, #8]
 80004ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004d0:	f107 0320 	add.w	r3, r7, #32
 80004d4:	2200      	movs	r2, #0
 80004d6:	601a      	str	r2, [r3, #0]
 80004d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
 80004e0:	605a      	str	r2, [r3, #4]
 80004e2:	609a      	str	r2, [r3, #8]
 80004e4:	60da      	str	r2, [r3, #12]
 80004e6:	611a      	str	r2, [r3, #16]
 80004e8:	615a      	str	r2, [r3, #20]
 80004ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004ec:	4b38      	ldr	r3, [pc, #224]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80004f4:	4b36      	ldr	r3, [pc, #216]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004f6:	2263      	movs	r2, #99	@ 0x63
 80004f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004fa:	4b35      	ldr	r3, [pc, #212]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14400-1;
 8000500:	4b33      	ldr	r3, [pc, #204]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000502:	f643 023f 	movw	r2, #14399	@ 0x383f
 8000506:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000508:	4b31      	ldr	r3, [pc, #196]	@ (80005d0 <MX_TIM2_Init+0x114>)
 800050a:	2200      	movs	r2, #0
 800050c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800050e:	4b30      	ldr	r3, [pc, #192]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000510:	2200      	movs	r2, #0
 8000512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000514:	482e      	ldr	r0, [pc, #184]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000516:	f003 f851 	bl	80035bc <HAL_TIM_Base_Init>
 800051a:	4603      	mov	r3, r0
 800051c:	2b00      	cmp	r3, #0
 800051e:	d001      	beq.n	8000524 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000520:	f000 fa90 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000528:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800052a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800052e:	4619      	mov	r1, r3
 8000530:	4827      	ldr	r0, [pc, #156]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000532:	f003 fc3d 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d001      	beq.n	8000540 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800053c:	f000 fa82 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000540:	4823      	ldr	r0, [pc, #140]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000542:	f003 f971 	bl	8003828 <HAL_TIM_PWM_Init>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800054c:	f000 fa7a 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000550:	2300      	movs	r3, #0
 8000552:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000554:	2300      	movs	r3, #0
 8000556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000558:	f107 0320 	add.w	r3, r7, #32
 800055c:	4619      	mov	r1, r3
 800055e:	481c      	ldr	r0, [pc, #112]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000560:	f003 fffe 	bl	8004560 <HAL_TIMEx_MasterConfigSynchronization>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800056a:	f000 fa6b 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800056e:	2360      	movs	r3, #96	@ 0x60
 8000570:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800057e:	1d3b      	adds	r3, r7, #4
 8000580:	2204      	movs	r2, #4
 8000582:	4619      	mov	r1, r3
 8000584:	4812      	ldr	r0, [pc, #72]	@ (80005d0 <MX_TIM2_Init+0x114>)
 8000586:	f003 fb51 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000590:	f000 fa58 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	2208      	movs	r2, #8
 8000598:	4619      	mov	r1, r3
 800059a:	480d      	ldr	r0, [pc, #52]	@ (80005d0 <MX_TIM2_Init+0x114>)
 800059c:	f003 fb46 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80005a6:	f000 fa4d 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	220c      	movs	r2, #12
 80005ae:	4619      	mov	r1, r3
 80005b0:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80005b2:	f003 fb3b 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80005bc:	f000 fa42 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80005c0:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <MX_TIM2_Init+0x114>)
 80005c2:	f001 ff15 	bl	80023f0 <HAL_TIM_MspPostInit>

}
 80005c6:	bf00      	nop
 80005c8:	3738      	adds	r7, #56	@ 0x38
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	20000074 	.word	0x20000074

080005d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08e      	sub	sp, #56	@ 0x38
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005e8:	f107 0320 	add.w	r3, r7, #32
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
 8000600:	615a      	str	r2, [r3, #20]
 8000602:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000604:	4b37      	ldr	r3, [pc, #220]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000606:	4a38      	ldr	r2, [pc, #224]	@ (80006e8 <MX_TIM3_Init+0x114>)
 8000608:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50-1;
 800060a:	4b36      	ldr	r3, [pc, #216]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800060c:	2231      	movs	r2, #49	@ 0x31
 800060e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000610:	4b34      	ldr	r3, [pc, #208]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 28800-1;
 8000616:	4b33      	ldr	r3, [pc, #204]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000618:	f247 027f 	movw	r2, #28799	@ 0x707f
 800061c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800061e:	4b31      	ldr	r3, [pc, #196]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000620:	2200      	movs	r2, #0
 8000622:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000624:	4b2f      	ldr	r3, [pc, #188]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800062a:	482e      	ldr	r0, [pc, #184]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800062c:	f002 ffc6 	bl	80035bc <HAL_TIM_Base_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000636:	f000 fa05 	bl	8000a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800063a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800063e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000640:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000644:	4619      	mov	r1, r3
 8000646:	4827      	ldr	r0, [pc, #156]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000648:	f003 fbb2 	bl	8003db0 <HAL_TIM_ConfigClockSource>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000652:	f000 f9f7 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000656:	4823      	ldr	r0, [pc, #140]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000658:	f003 f8e6 	bl	8003828 <HAL_TIM_PWM_Init>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000662:	f000 f9ef 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000666:	2300      	movs	r3, #0
 8000668:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800066a:	2300      	movs	r3, #0
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	4619      	mov	r1, r3
 8000674:	481b      	ldr	r0, [pc, #108]	@ (80006e4 <MX_TIM3_Init+0x110>)
 8000676:	f003 ff73 	bl	8004560 <HAL_TIMEx_MasterConfigSynchronization>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000680:	f000 f9e0 	bl	8000a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000684:	2360      	movs	r3, #96	@ 0x60
 8000686:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000688:	2300      	movs	r3, #0
 800068a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	2200      	movs	r2, #0
 8000698:	4619      	mov	r1, r3
 800069a:	4812      	ldr	r0, [pc, #72]	@ (80006e4 <MX_TIM3_Init+0x110>)
 800069c:	f003 fac6 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80006a6:	f000 f9cd 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2204      	movs	r2, #4
 80006ae:	4619      	mov	r1, r3
 80006b0:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006b2:	f003 fabb 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80006bc:	f000 f9c2 	bl	8000a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2208      	movs	r2, #8
 80006c4:	4619      	mov	r1, r3
 80006c6:	4807      	ldr	r0, [pc, #28]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006c8:	f003 fab0 	bl	8003c2c <HAL_TIM_PWM_ConfigChannel>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 80006d2:	f000 f9b7 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80006d6:	4803      	ldr	r0, [pc, #12]	@ (80006e4 <MX_TIM3_Init+0x110>)
 80006d8:	f001 fe8a 	bl	80023f0 <HAL_TIM_MspPostInit>

}
 80006dc:	bf00      	nop
 80006de:	3738      	adds	r7, #56	@ 0x38
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000bc 	.word	0x200000bc
 80006e8:	40000400 	.word	0x40000400

080006ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f2:	463b      	mov	r3, r7
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <MX_TIM6_Init+0x64>)
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <MX_TIM6_Init+0x68>)
 80006fe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8000700:	4b13      	ldr	r3, [pc, #76]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000702:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000706:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <MX_TIM6_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000710:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000714:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000716:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <MX_TIM6_Init+0x64>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800071c:	480c      	ldr	r0, [pc, #48]	@ (8000750 <MX_TIM6_Init+0x64>)
 800071e:	f002 ff4d 	bl	80035bc <HAL_TIM_Base_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000728:	f000 f98c 	bl	8000a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800072c:	2320      	movs	r3, #32
 800072e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000734:	463b      	mov	r3, r7
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	@ (8000750 <MX_TIM6_Init+0x64>)
 800073a:	f003 ff11 	bl	8004560 <HAL_TIMEx_MasterConfigSynchronization>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000744:	f000 f97e 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	3708      	adds	r7, #8
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	20000104 	.word	0x20000104
 8000754:	40001000 	.word	0x40001000

08000758 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800075e:	4a12      	ldr	r2, [pc, #72]	@ (80007a8 <MX_USART1_UART_Init+0x50>)
 8000760:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000762:	4b10      	ldr	r3, [pc, #64]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000764:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000768:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800077e:	220c      	movs	r2, #12
 8000780:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_USART1_UART_Init+0x4c>)
 8000790:	f003 ff64 	bl	800465c <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800079a:	f000 f953 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	2000014c 	.word	0x2000014c
 80007a8:	40013800 	.word	0x40013800

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 0318 	add.w	r3, r7, #24
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c0:	4b8e      	ldr	r3, [pc, #568]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	4a8d      	ldr	r2, [pc, #564]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007c6:	f043 0304 	orr.w	r3, r3, #4
 80007ca:	6193      	str	r3, [r2, #24]
 80007cc:	4b8b      	ldr	r3, [pc, #556]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007ce:	699b      	ldr	r3, [r3, #24]
 80007d0:	f003 0304 	and.w	r3, r3, #4
 80007d4:	617b      	str	r3, [r7, #20]
 80007d6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b88      	ldr	r3, [pc, #544]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a87      	ldr	r2, [pc, #540]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007de:	f043 0308 	orr.w	r3, r3, #8
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b85      	ldr	r3, [pc, #532]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0308 	and.w	r3, r3, #8
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f0:	4b82      	ldr	r3, [pc, #520]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	4a81      	ldr	r2, [pc, #516]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007fa:	6193      	str	r3, [r2, #24]
 80007fc:	4b7f      	ldr	r3, [pc, #508]	@ (80009fc <MX_GPIO_Init+0x250>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000808:	4b7c      	ldr	r3, [pc, #496]	@ (80009fc <MX_GPIO_Init+0x250>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a7b      	ldr	r2, [pc, #492]	@ (80009fc <MX_GPIO_Init+0x250>)
 800080e:	f043 0320 	orr.w	r3, r3, #32
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b79      	ldr	r3, [pc, #484]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f003 0320 	and.w	r3, r3, #32
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000820:	4b76      	ldr	r3, [pc, #472]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a75      	ldr	r2, [pc, #468]	@ (80009fc <MX_GPIO_Init+0x250>)
 8000826:	f043 0310 	orr.w	r3, r3, #16
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b73      	ldr	r3, [pc, #460]	@ (80009fc <MX_GPIO_Init+0x250>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0310 	and.w	r3, r3, #16
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800083e:	4870      	ldr	r0, [pc, #448]	@ (8000a00 <MX_GPIO_Init+0x254>)
 8000840:	f002 fa7b 	bl	8002d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800084a:	486e      	ldr	r0, [pc, #440]	@ (8000a04 <MX_GPIO_Init+0x258>)
 800084c:	f002 fa75 	bl	8002d3a <HAL_GPIO_WritePin>
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin|F_R_1A_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000856:	486c      	ldr	r0, [pc, #432]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000858:	f002 fa6f 	bl	8002d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	2101      	movs	r1, #1
 8000860:	486a      	ldr	r0, [pc, #424]	@ (8000a0c <MX_GPIO_Init+0x260>)
 8000862:	f002 fa6a 	bl	8002d3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS1_Pin */
  GPIO_InitStruct.Pin = SS1_Pin;
 8000866:	2304      	movs	r3, #4
 8000868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086a:	4b69      	ldr	r3, [pc, #420]	@ (8000a10 <MX_GPIO_Init+0x264>)
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SS1_GPIO_Port, &GPIO_InitStruct);
 8000872:	f107 0318 	add.w	r3, r7, #24
 8000876:	4619      	mov	r1, r3
 8000878:	4861      	ldr	r0, [pc, #388]	@ (8000a00 <MX_GPIO_Init+0x254>)
 800087a:	f002 f8b3 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS5_Pin SS6_Pin SS7_Pin SS8_Pin */
  GPIO_InitStruct.Pin = SS5_Pin|SS6_Pin|SS7_Pin|SS8_Pin;
 800087e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000884:	2300      	movs	r3, #0
 8000886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	f107 0318 	add.w	r3, r7, #24
 8000890:	4619      	mov	r1, r3
 8000892:	485e      	ldr	r0, [pc, #376]	@ (8000a0c <MX_GPIO_Init+0x260>)
 8000894:	f002 f8a6 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin SS3_Pin SS4_Pin */
  GPIO_InitStruct.Pin = SS2_Pin|SS3_Pin|SS4_Pin;
 8000898:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800089e:	4b5c      	ldr	r3, [pc, #368]	@ (8000a10 <MX_GPIO_Init+0x264>)
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008a6:	f107 0318 	add.w	r3, r7, #24
 80008aa:	4619      	mov	r1, r3
 80008ac:	4857      	ldr	r0, [pc, #348]	@ (8000a0c <MX_GPIO_Init+0x260>)
 80008ae:	f002 f899 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CAM_Pin LIGHT_Pin SLN_Pin OUT_Pin */
  GPIO_InitStruct.Pin = CAM_Pin|LIGHT_Pin|SLN_Pin|OUT_Pin;
 80008b2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80008b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	2301      	movs	r3, #1
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2302      	movs	r3, #2
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c4:	f107 0318 	add.w	r3, r7, #24
 80008c8:	4619      	mov	r1, r3
 80008ca:	484d      	ldr	r0, [pc, #308]	@ (8000a00 <MX_GPIO_Init+0x254>)
 80008cc:	f002 f88a 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRK_2B_Pin EN_2B_Pin F_R_2B_Pin BRK_2A_Pin
                           EN_2A_Pin F_R_2A_Pin BRK_1B_Pin EN_1B_Pin */
  GPIO_InitStruct.Pin = BRK_2B_Pin|EN_2B_Pin|F_R_2B_Pin|BRK_2A_Pin
 80008d0:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80008d4:	61bb      	str	r3, [r7, #24]
                          |EN_2A_Pin|F_R_2A_Pin|BRK_1B_Pin|EN_1B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d6:	2301      	movs	r3, #1
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2302      	movs	r3, #2
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	4619      	mov	r1, r3
 80008e8:	4846      	ldr	r0, [pc, #280]	@ (8000a04 <MX_GPIO_Init+0x258>)
 80008ea:	f002 f87b 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : F_R_1B_Pin BRK_1A_Pin EN_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1B_Pin|BRK_1A_Pin|EN_1A_Pin;
 80008ee:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2302      	movs	r3, #2
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000900:	f107 0318 	add.w	r3, r7, #24
 8000904:	4619      	mov	r1, r3
 8000906:	4840      	ldr	r0, [pc, #256]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000908:	f002 f86c 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : F_R_1A_Pin */
  GPIO_InitStruct.Pin = F_R_1A_Pin;
 800090c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000912:	2301      	movs	r3, #1
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800091a:	2303      	movs	r3, #3
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(F_R_1A_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	4619      	mov	r1, r3
 8000924:	4838      	ldr	r0, [pc, #224]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000926:	f002 f85d 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_Pin CH2_Pin CH3_Pin */
  GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin|CH3_Pin;
 800092a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800092e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000930:	4b38      	ldr	r3, [pc, #224]	@ (8000a14 <MX_GPIO_Init+0x268>)
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000938:	f107 0318 	add.w	r3, r7, #24
 800093c:	4619      	mov	r1, r3
 800093e:	4832      	ldr	r0, [pc, #200]	@ (8000a08 <MX_GPIO_Init+0x25c>)
 8000940:	f002 f850 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 8000944:	2301      	movs	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000948:	4b32      	ldr	r3, [pc, #200]	@ (8000a14 <MX_GPIO_Init+0x268>)
 800094a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 0318 	add.w	r3, r7, #24
 8000954:	4619      	mov	r1, r3
 8000956:	482b      	ldr	r0, [pc, #172]	@ (8000a04 <MX_GPIO_Init+0x258>)
 8000958:	f002 f844 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH5_Pin CH6_Pin CH7_Pin CH8_Pin
                           CH9_Pin CH10_Pin CH11_Pin */
  GPIO_InitStruct.Pin = CH5_Pin|CH6_Pin|CH7_Pin|CH8_Pin
 800095c:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 8000960:	61bb      	str	r3, [r7, #24]
                          |CH9_Pin|CH10_Pin|CH11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000962:	4b2c      	ldr	r3, [pc, #176]	@ (8000a14 <MX_GPIO_Init+0x268>)
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096a:	f107 0318 	add.w	r3, r7, #24
 800096e:	4619      	mov	r1, r3
 8000970:	4823      	ldr	r0, [pc, #140]	@ (8000a00 <MX_GPIO_Init+0x254>)
 8000972:	f002 f837 	bl	80029e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000976:	2301      	movs	r3, #1
 8000978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097a:	2301      	movs	r3, #1
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2302      	movs	r3, #2
 8000984:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000986:	f107 0318 	add.w	r3, r7, #24
 800098a:	4619      	mov	r1, r3
 800098c:	481f      	ldr	r0, [pc, #124]	@ (8000a0c <MX_GPIO_Init+0x260>)
 800098e:	f002 f829 	bl	80029e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000992:	2200      	movs	r2, #0
 8000994:	2100      	movs	r1, #0
 8000996:	2006      	movs	r0, #6
 8000998:	f001 ffed 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800099c:	2006      	movs	r0, #6
 800099e:	f002 f806 	bl	80029ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	2008      	movs	r0, #8
 80009a8:	f001 ffe5 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80009ac:	2008      	movs	r0, #8
 80009ae:	f001 fffe 	bl	80029ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80009b2:	2200      	movs	r2, #0
 80009b4:	2100      	movs	r1, #0
 80009b6:	2009      	movs	r0, #9
 80009b8:	f001 ffdd 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80009bc:	2009      	movs	r0, #9
 80009be:	f001 fff6 	bl	80029ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	2100      	movs	r1, #0
 80009c6:	200a      	movs	r0, #10
 80009c8:	f001 ffd5 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80009cc:	200a      	movs	r0, #10
 80009ce:	f001 ffee 	bl	80029ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2017      	movs	r0, #23
 80009d8:	f001 ffcd 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80009dc:	2017      	movs	r0, #23
 80009de:	f001 ffe6 	bl	80029ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	2100      	movs	r1, #0
 80009e6:	2028      	movs	r0, #40	@ 0x28
 80009e8:	f001 ffc5 	bl	8002976 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009ec:	2028      	movs	r0, #40	@ 0x28
 80009ee:	f001 ffde 	bl	80029ae <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009f2:	bf00      	nop
 80009f4:	3728      	adds	r7, #40	@ 0x28
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40010c00 	.word	0x40010c00
 8000a04:	40011400 	.word	0x40011400
 8000a08:	40011000 	.word	0x40011000
 8000a0c:	40011800 	.word	0x40011800
 8000a10:	10210000 	.word	0x10210000
 8000a14:	10110000 	.word	0x10110000

08000a18 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d102      	bne.n	8000a30 <HAL_TIM_PeriodElapsedCallback+0x18>
        flag_tim6 = 1; // C�? báo hiệu TIM6 ngắt
 8000a2a:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	601a      	str	r2, [r3, #0]

    }
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40001000 	.word	0x40001000
 8000a40:	200001fc 	.word	0x200001fc

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <map>:
	 read_ss1,read_ss2,read_ss3,read_ss4;



uint16_t map(uint16_t x,uint16_t In_Max,uint16_t In_Min,uint16_t Out_Max,uint16_t Out_Min )
{
 8000a50:	b490      	push	{r4, r7}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4604      	mov	r4, r0
 8000a58:	4608      	mov	r0, r1
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4623      	mov	r3, r4
 8000a60:	80fb      	strh	r3, [r7, #6]
 8000a62:	4603      	mov	r3, r0
 8000a64:	80bb      	strh	r3, [r7, #4]
 8000a66:	460b      	mov	r3, r1
 8000a68:	807b      	strh	r3, [r7, #2]
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	803b      	strh	r3, [r7, #0]
	return(((x-In_Min)*(Out_Max-Out_Min)/(In_Max-In_Min))+Out_Min);
 8000a6e:	88fa      	ldrh	r2, [r7, #6]
 8000a70:	887b      	ldrh	r3, [r7, #2]
 8000a72:	1ad3      	subs	r3, r2, r3
 8000a74:	8839      	ldrh	r1, [r7, #0]
 8000a76:	8a3a      	ldrh	r2, [r7, #16]
 8000a78:	1a8a      	subs	r2, r1, r2
 8000a7a:	fb03 f202 	mul.w	r2, r3, r2
 8000a7e:	88b9      	ldrh	r1, [r7, #4]
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	1acb      	subs	r3, r1, r3
 8000a84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000a88:	b29a      	uxth	r2, r3
 8000a8a:	8a3b      	ldrh	r3, [r7, #16]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	b29b      	uxth	r3, r3
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc90      	pop	{r4, r7}
 8000a98:	4770      	bx	lr

08000a9a <media_filter>:

uint32_t media_filter(uint32_t* array_read, int size) {
 8000a9a:	b480      	push	{r7}
 8000a9c:	b097      	sub	sp, #92	@ 0x5c
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
 8000aa2:	6039      	str	r1, [r7, #0]


    uint32_t temp_array[15];
    for (int i = 0; i < size; i++) {
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	657b      	str	r3, [r7, #84]	@ 0x54
 8000aa8:	e00d      	b.n	8000ac6 <media_filter+0x2c>
        temp_array[i] = array_read[i];
 8000aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000aac:	009b      	lsls	r3, r3, #2
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	3358      	adds	r3, #88	@ 0x58
 8000aba:	443b      	add	r3, r7
 8000abc:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 0; i < size; i++) {
 8000ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ac2:	3301      	adds	r3, #1
 8000ac4:	657b      	str	r3, [r7, #84]	@ 0x54
 8000ac6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dbed      	blt.n	8000aaa <media_filter+0x10>
    }

    // Sắp xếp mảng tạm bằng Insertion Sort
    for (int i = 1; i < size; i++) {
 8000ace:	2301      	movs	r3, #1
 8000ad0:	653b      	str	r3, [r7, #80]	@ 0x50
 8000ad2:	e031      	b.n	8000b38 <media_filter+0x9e>
        uint32_t temp = temp_array[i];
 8000ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	3358      	adds	r3, #88	@ 0x58
 8000ada:	443b      	add	r3, r7
 8000adc:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
        int j = i - 1;
 8000ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ae4:	3b01      	subs	r3, #1
 8000ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c

        while (j >= 0 && temp_array[j] > temp) {
 8000ae8:	e00f      	b.n	8000b0a <media_filter+0x70>
            temp_array[j + 1] = temp_array[j];
 8000aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000aec:	1c59      	adds	r1, r3, #1
 8000aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	3358      	adds	r3, #88	@ 0x58
 8000af4:	443b      	add	r3, r7
 8000af6:	f853 2c4c 	ldr.w	r2, [r3, #-76]
 8000afa:	008b      	lsls	r3, r1, #2
 8000afc:	3358      	adds	r3, #88	@ 0x58
 8000afe:	443b      	add	r3, r7
 8000b00:	f843 2c4c 	str.w	r2, [r3, #-76]
            j--;
 8000b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b06:	3b01      	subs	r3, #1
 8000b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while (j >= 0 && temp_array[j] > temp) {
 8000b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db08      	blt.n	8000b22 <media_filter+0x88>
 8000b10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	3358      	adds	r3, #88	@ 0x58
 8000b16:	443b      	add	r3, r7
 8000b18:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000b1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d3e3      	bcc.n	8000aea <media_filter+0x50>
        }
        temp_array[j + 1] = temp;
 8000b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b24:	3301      	adds	r3, #1
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	3358      	adds	r3, #88	@ 0x58
 8000b2a:	443b      	add	r3, r7
 8000b2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000b2e:	f843 2c4c 	str.w	r2, [r3, #-76]
    for (int i = 1; i < size; i++) {
 8000b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b34:	3301      	adds	r3, #1
 8000b36:	653b      	str	r3, [r7, #80]	@ 0x50
 8000b38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dbc9      	blt.n	8000ad4 <media_filter+0x3a>
    }

    // Trả về giá trị trung vị
    return temp_array[size / 2];
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	0fda      	lsrs	r2, r3, #31
 8000b44:	4413      	add	r3, r2
 8000b46:	105b      	asrs	r3, r3, #1
 8000b48:	009b      	lsls	r3, r3, #2
 8000b4a:	3358      	adds	r3, #88	@ 0x58
 8000b4c:	443b      	add	r3, r7
 8000b4e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	375c      	adds	r7, #92	@ 0x5c
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bc80      	pop	{r7}
 8000b5a:	4770      	bx	lr

08000b5c <read_pwm>:
void read_pwm(int val_ch)
	{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b0da      	sub	sp, #360	@ 0x168
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000b66:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000b6a:	6018      	str	r0, [r3, #0]
		switch(val_ch)
 8000b6c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8000b70:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	2b0b      	cmp	r3, #11
 8000b7a:	f200 854e 	bhi.w	800161a <read_pwm+0xabe>
 8000b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b84 <read_pwm+0x28>)
 8000b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b84:	08000bb5 	.word	0x08000bb5
 8000b88:	08000cd1 	.word	0x08000cd1
 8000b8c:	08000ded 	.word	0x08000ded
 8000b90:	08000f01 	.word	0x08000f01
 8000b94:	08000fdf 	.word	0x08000fdf
 8000b98:	08001099 	.word	0x08001099
 8000b9c:	0800117d 	.word	0x0800117d
 8000ba0:	08001239 	.word	0x08001239
 8000ba4:	08001303 	.word	0x08001303
 8000ba8:	08001403 	.word	0x08001403
 8000bac:	0800150b 	.word	0x0800150b
 8000bb0:	08001613 	.word	0x08001613
		{
			case 1:
				if(HAL_GPIO_ReadPin(CH1_GPIO_Port, CH1_Pin)==1)
 8000bb4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bb8:	489b      	ldr	r0, [pc, #620]	@ (8000e28 <read_pwm+0x2cc>)
 8000bba:	f002 f8a7 	bl	8002d0c <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b01      	cmp	r3, #1
 8000bc2:	d116      	bne.n	8000bf2 <read_pwm+0x96>
					{
						read_1.start = htim1.Instance->CNT;
 8000bc4:	4b99      	ldr	r3, [pc, #612]	@ (8000e2c <read_pwm+0x2d0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bca:	4a99      	ldr	r2, [pc, #612]	@ (8000e30 <read_pwm+0x2d4>)
 8000bcc:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH1_Pin;
 8000bce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bd2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bd6:	4b97      	ldr	r3, [pc, #604]	@ (8000e34 <read_pwm+0x2d8>)
 8000bd8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000be6:	4619      	mov	r1, r3
 8000be8:	488f      	ldr	r0, [pc, #572]	@ (8000e28 <read_pwm+0x2cc>)
 8000bea:	f001 fefb 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH1_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000bee:	f000 bd14 	b.w	800161a <read_pwm+0xabe>
						read_1.end = htim1.Instance->CNT;
 8000bf2:	4b8e      	ldr	r3, [pc, #568]	@ (8000e2c <read_pwm+0x2d0>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bf8:	4a8d      	ldr	r2, [pc, #564]	@ (8000e30 <read_pwm+0x2d4>)
 8000bfa:	6053      	str	r3, [r2, #4]
						if(read_1.start > read_1.end)
 8000bfc:	4b8c      	ldr	r3, [pc, #560]	@ (8000e30 <read_pwm+0x2d4>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b8b      	ldr	r3, [pc, #556]	@ (8000e30 <read_pwm+0x2d4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d90a      	bls.n	8000c1e <read_pwm+0xc2>
							read_1.out = 65535 - read_1.start + read_1.end;
 8000c08:	4b89      	ldr	r3, [pc, #548]	@ (8000e30 <read_pwm+0x2d4>)
 8000c0a:	685a      	ldr	r2, [r3, #4]
 8000c0c:	4b88      	ldr	r3, [pc, #544]	@ (8000e30 <read_pwm+0x2d4>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000c16:	33ff      	adds	r3, #255	@ 0xff
 8000c18:	4a85      	ldr	r2, [pc, #532]	@ (8000e30 <read_pwm+0x2d4>)
 8000c1a:	6093      	str	r3, [r2, #8]
 8000c1c:	e006      	b.n	8000c2c <read_pwm+0xd0>
							read_1.out = read_1.end - read_1.start;
 8000c1e:	4b84      	ldr	r3, [pc, #528]	@ (8000e30 <read_pwm+0x2d4>)
 8000c20:	685a      	ldr	r2, [r3, #4]
 8000c22:	4b83      	ldr	r3, [pc, #524]	@ (8000e30 <read_pwm+0x2d4>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	4a81      	ldr	r2, [pc, #516]	@ (8000e30 <read_pwm+0x2d4>)
 8000c2a:	6093      	str	r3, [r2, #8]
						if(read_1.out > 61200)
 8000c2c:	4b80      	ldr	r3, [pc, #512]	@ (8000e30 <read_pwm+0x2d4>)
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d904      	bls.n	8000c42 <read_pwm+0xe6>
							read_1.out = 61200;
 8000c38:	4b7d      	ldr	r3, [pc, #500]	@ (8000e30 <read_pwm+0x2d4>)
 8000c3a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	e01a      	b.n	8000c78 <read_pwm+0x11c>
						else if(read_1.out < 7000)
 8000c42:	4b7b      	ldr	r3, [pc, #492]	@ (8000e30 <read_pwm+0x2d4>)
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d804      	bhi.n	8000c58 <read_pwm+0xfc>
							read_1.out = 7000;
 8000c4e:	4b78      	ldr	r3, [pc, #480]	@ (8000e30 <read_pwm+0x2d4>)
 8000c50:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	e00f      	b.n	8000c78 <read_pwm+0x11c>
						else if(40000 <= read_1.out && read_1.out <= 45000)
 8000c58:	4b75      	ldr	r3, [pc, #468]	@ (8000e30 <read_pwm+0x2d4>)
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d909      	bls.n	8000c78 <read_pwm+0x11c>
 8000c64:	4b72      	ldr	r3, [pc, #456]	@ (8000e30 <read_pwm+0x2d4>)
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d803      	bhi.n	8000c78 <read_pwm+0x11c>
							read_1.out = 43200;
 8000c70:	4b6f      	ldr	r3, [pc, #444]	@ (8000e30 <read_pwm+0x2d4>)
 8000c72:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8000c76:	609a      	str	r2, [r3, #8]
						array_read_ch1[count_ch1] = read_1.out;
 8000c78:	4b6f      	ldr	r3, [pc, #444]	@ (8000e38 <read_pwm+0x2dc>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a6c      	ldr	r2, [pc, #432]	@ (8000e30 <read_pwm+0x2d4>)
 8000c7e:	6892      	ldr	r2, [r2, #8]
 8000c80:	496e      	ldr	r1, [pc, #440]	@ (8000e3c <read_pwm+0x2e0>)
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch1 = (count_ch1 + 1) % size;
 8000c86:	4b6c      	ldr	r3, [pc, #432]	@ (8000e38 <read_pwm+0x2dc>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	4a6c      	ldr	r2, [pc, #432]	@ (8000e40 <read_pwm+0x2e4>)
 8000c8e:	6812      	ldr	r2, [r2, #0]
 8000c90:	fb93 f1f2 	sdiv	r1, r3, r2
 8000c94:	fb01 f202 	mul.w	r2, r1, r2
 8000c98:	1a9b      	subs	r3, r3, r2
 8000c9a:	4a67      	ldr	r2, [pc, #412]	@ (8000e38 <read_pwm+0x2dc>)
 8000c9c:	6013      	str	r3, [r2, #0]
						read_1.out = media_filter(array_read_ch1,10);
 8000c9e:	210a      	movs	r1, #10
 8000ca0:	4866      	ldr	r0, [pc, #408]	@ (8000e3c <read_pwm+0x2e0>)
 8000ca2:	f7ff fefa 	bl	8000a9a <media_filter>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	4a61      	ldr	r2, [pc, #388]	@ (8000e30 <read_pwm+0x2d4>)
 8000caa:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH1_Pin;
 8000cac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cb0:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb4:	4b63      	ldr	r3, [pc, #396]	@ (8000e44 <read_pwm+0x2e8>)
 8000cb6:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
						HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4858      	ldr	r0, [pc, #352]	@ (8000e28 <read_pwm+0x2cc>)
 8000cc8:	f001 fe8c 	bl	80029e4 <HAL_GPIO_Init>
			break;
 8000ccc:	f000 bca5 	b.w	800161a <read_pwm+0xabe>
			case 2:
				if(HAL_GPIO_ReadPin(CH2_GPIO_Port, CH2_Pin)==1)
 8000cd0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cd4:	4854      	ldr	r0, [pc, #336]	@ (8000e28 <read_pwm+0x2cc>)
 8000cd6:	f002 f819 	bl	8002d0c <HAL_GPIO_ReadPin>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d116      	bne.n	8000d0e <read_pwm+0x1b2>
					{
						read_2.start = htim1.Instance->CNT;
 8000ce0:	4b52      	ldr	r3, [pc, #328]	@ (8000e2c <read_pwm+0x2d0>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce6:	4a58      	ldr	r2, [pc, #352]	@ (8000e48 <read_pwm+0x2ec>)
 8000ce8:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH2_Pin;
 8000cea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cee:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cf2:	4b50      	ldr	r3, [pc, #320]	@ (8000e34 <read_pwm+0x2d8>)
 8000cf4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000cfe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d02:	4619      	mov	r1, r3
 8000d04:	4848      	ldr	r0, [pc, #288]	@ (8000e28 <read_pwm+0x2cc>)
 8000d06:	f001 fe6d 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH2_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000d0a:	f000 bc86 	b.w	800161a <read_pwm+0xabe>
						read_2.end = htim1.Instance->CNT;
 8000d0e:	4b47      	ldr	r3, [pc, #284]	@ (8000e2c <read_pwm+0x2d0>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d14:	4a4c      	ldr	r2, [pc, #304]	@ (8000e48 <read_pwm+0x2ec>)
 8000d16:	6053      	str	r3, [r2, #4]
						if(read_2.start > read_2.end)
 8000d18:	4b4b      	ldr	r3, [pc, #300]	@ (8000e48 <read_pwm+0x2ec>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e48 <read_pwm+0x2ec>)
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d90a      	bls.n	8000d3a <read_pwm+0x1de>
							read_2.out = 65535 - read_2.start + read_2.end;
 8000d24:	4b48      	ldr	r3, [pc, #288]	@ (8000e48 <read_pwm+0x2ec>)
 8000d26:	685a      	ldr	r2, [r3, #4]
 8000d28:	4b47      	ldr	r3, [pc, #284]	@ (8000e48 <read_pwm+0x2ec>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	1ad3      	subs	r3, r2, r3
 8000d2e:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000d32:	33ff      	adds	r3, #255	@ 0xff
 8000d34:	4a44      	ldr	r2, [pc, #272]	@ (8000e48 <read_pwm+0x2ec>)
 8000d36:	6093      	str	r3, [r2, #8]
 8000d38:	e006      	b.n	8000d48 <read_pwm+0x1ec>
							read_2.out = read_2.end - read_2.start;
 8000d3a:	4b43      	ldr	r3, [pc, #268]	@ (8000e48 <read_pwm+0x2ec>)
 8000d3c:	685a      	ldr	r2, [r3, #4]
 8000d3e:	4b42      	ldr	r3, [pc, #264]	@ (8000e48 <read_pwm+0x2ec>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	4a40      	ldr	r2, [pc, #256]	@ (8000e48 <read_pwm+0x2ec>)
 8000d46:	6093      	str	r3, [r2, #8]
						if(read_2.out >= 61200)
 8000d48:	4b3f      	ldr	r3, [pc, #252]	@ (8000e48 <read_pwm+0x2ec>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d904      	bls.n	8000d5e <read_pwm+0x202>
							read_2.out = 61200;
 8000d54:	4b3c      	ldr	r3, [pc, #240]	@ (8000e48 <read_pwm+0x2ec>)
 8000d56:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	e01a      	b.n	8000d94 <read_pwm+0x238>
						else if(read_2.out <= 7000)
 8000d5e:	4b3a      	ldr	r3, [pc, #232]	@ (8000e48 <read_pwm+0x2ec>)
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d804      	bhi.n	8000d74 <read_pwm+0x218>
							read_2.out = 7000;
 8000d6a:	4b37      	ldr	r3, [pc, #220]	@ (8000e48 <read_pwm+0x2ec>)
 8000d6c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	e00f      	b.n	8000d94 <read_pwm+0x238>
						else if(40000 < read_2.out && read_2.out < 45000)
 8000d74:	4b34      	ldr	r3, [pc, #208]	@ (8000e48 <read_pwm+0x2ec>)
 8000d76:	689b      	ldr	r3, [r3, #8]
 8000d78:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d909      	bls.n	8000d94 <read_pwm+0x238>
 8000d80:	4b31      	ldr	r3, [pc, #196]	@ (8000e48 <read_pwm+0x2ec>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	f64a 72c7 	movw	r2, #44999	@ 0xafc7
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d803      	bhi.n	8000d94 <read_pwm+0x238>
							read_2.out = 43250;
 8000d8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000e48 <read_pwm+0x2ec>)
 8000d8e:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 8000d92:	609a      	str	r2, [r3, #8]
						array_read_ch2[count_ch2] = read_2.out;
 8000d94:	4b2d      	ldr	r3, [pc, #180]	@ (8000e4c <read_pwm+0x2f0>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a2b      	ldr	r2, [pc, #172]	@ (8000e48 <read_pwm+0x2ec>)
 8000d9a:	6892      	ldr	r2, [r2, #8]
 8000d9c:	492c      	ldr	r1, [pc, #176]	@ (8000e50 <read_pwm+0x2f4>)
 8000d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					    count_ch2 = (count_ch2 + 1) % size;
 8000da2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e4c <read_pwm+0x2f0>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	3301      	adds	r3, #1
 8000da8:	4a25      	ldr	r2, [pc, #148]	@ (8000e40 <read_pwm+0x2e4>)
 8000daa:	6812      	ldr	r2, [r2, #0]
 8000dac:	fb93 f1f2 	sdiv	r1, r3, r2
 8000db0:	fb01 f202 	mul.w	r2, r1, r2
 8000db4:	1a9b      	subs	r3, r3, r2
 8000db6:	4a25      	ldr	r2, [pc, #148]	@ (8000e4c <read_pwm+0x2f0>)
 8000db8:	6013      	str	r3, [r2, #0]
						read_2.out = media_filter(array_read_ch2,10);
 8000dba:	210a      	movs	r1, #10
 8000dbc:	4824      	ldr	r0, [pc, #144]	@ (8000e50 <read_pwm+0x2f4>)
 8000dbe:	f7ff fe6c 	bl	8000a9a <media_filter>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	4a20      	ldr	r2, [pc, #128]	@ (8000e48 <read_pwm+0x2ec>)
 8000dc6:	6093      	str	r3, [r2, #8]
						GPIO_InitStruct.Pin = CH2_Pin;
 8000dc8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000dcc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dd0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e44 <read_pwm+0x2e8>)
 8000dd2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
						HAL_GPIO_Init(CH2_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000de0:	4619      	mov	r1, r3
 8000de2:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <read_pwm+0x2cc>)
 8000de4:	f001 fdfe 	bl	80029e4 <HAL_GPIO_Init>
			break;
 8000de8:	f000 bc17 	b.w	800161a <read_pwm+0xabe>
			case 3:
				if(HAL_GPIO_ReadPin(CH3_GPIO_Port, CH3_Pin)==1)
 8000dec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000df0:	480d      	ldr	r0, [pc, #52]	@ (8000e28 <read_pwm+0x2cc>)
 8000df2:	f001 ff8b 	bl	8002d0c <HAL_GPIO_ReadPin>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d12d      	bne.n	8000e58 <read_pwm+0x2fc>
					{
						read_3.start = htim1.Instance->CNT;
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <read_pwm+0x2d0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e02:	4a14      	ldr	r2, [pc, #80]	@ (8000e54 <read_pwm+0x2f8>)
 8000e04:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH3_Pin;
 8000e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <read_pwm+0x2d8>)
 8000e10:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4801      	ldr	r0, [pc, #4]	@ (8000e28 <read_pwm+0x2cc>)
 8000e22:	f001 fddf 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH3_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
					}
			break;
 8000e26:	e3f8      	b.n	800161a <read_pwm+0xabe>
 8000e28:	40011000 	.word	0x40011000
 8000e2c:	2000002c 	.word	0x2000002c
 8000e30:	20000230 	.word	0x20000230
 8000e34:	10210000 	.word	0x10210000
 8000e38:	20000228 	.word	0x20000228
 8000e3c:	200001a8 	.word	0x200001a8
 8000e40:	20000000 	.word	0x20000000
 8000e44:	10110000 	.word	0x10110000
 8000e48:	20000240 	.word	0x20000240
 8000e4c:	2000022c 	.word	0x2000022c
 8000e50:	200001d0 	.word	0x200001d0
 8000e54:	20000250 	.word	0x20000250
						read_3.end = htim1.Instance->CNT;
 8000e58:	4b9d      	ldr	r3, [pc, #628]	@ (80010d0 <read_pwm+0x574>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e5e:	4a9d      	ldr	r2, [pc, #628]	@ (80010d4 <read_pwm+0x578>)
 8000e60:	6053      	str	r3, [r2, #4]
						if(read_3.start > read_3.end)
 8000e62:	4b9c      	ldr	r3, [pc, #624]	@ (80010d4 <read_pwm+0x578>)
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	4b9b      	ldr	r3, [pc, #620]	@ (80010d4 <read_pwm+0x578>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	d90a      	bls.n	8000e84 <read_pwm+0x328>
							read_3.out = 65535 - read_3.start + read_3.end;
 8000e6e:	4b99      	ldr	r3, [pc, #612]	@ (80010d4 <read_pwm+0x578>)
 8000e70:	685a      	ldr	r2, [r3, #4]
 8000e72:	4b98      	ldr	r3, [pc, #608]	@ (80010d4 <read_pwm+0x578>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	1ad3      	subs	r3, r2, r3
 8000e78:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000e7c:	33ff      	adds	r3, #255	@ 0xff
 8000e7e:	4a95      	ldr	r2, [pc, #596]	@ (80010d4 <read_pwm+0x578>)
 8000e80:	6093      	str	r3, [r2, #8]
 8000e82:	e006      	b.n	8000e92 <read_pwm+0x336>
							read_3.out = read_3.end - read_3.start;
 8000e84:	4b93      	ldr	r3, [pc, #588]	@ (80010d4 <read_pwm+0x578>)
 8000e86:	685a      	ldr	r2, [r3, #4]
 8000e88:	4b92      	ldr	r3, [pc, #584]	@ (80010d4 <read_pwm+0x578>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	4a91      	ldr	r2, [pc, #580]	@ (80010d4 <read_pwm+0x578>)
 8000e90:	6093      	str	r3, [r2, #8]
						if(read_3.out >= 61200)
 8000e92:	4b90      	ldr	r3, [pc, #576]	@ (80010d4 <read_pwm+0x578>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	f64e 720f 	movw	r2, #61199	@ 0xef0f
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d904      	bls.n	8000ea8 <read_pwm+0x34c>
							read_3.out = 61200;
 8000e9e:	4b8d      	ldr	r3, [pc, #564]	@ (80010d4 <read_pwm+0x578>)
 8000ea0:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000ea4:	609a      	str	r2, [r3, #8]
 8000ea6:	e01a      	b.n	8000ede <read_pwm+0x382>
						else if(read_3.out <= 7000)
 8000ea8:	4b8a      	ldr	r3, [pc, #552]	@ (80010d4 <read_pwm+0x578>)
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d804      	bhi.n	8000ebe <read_pwm+0x362>
							read_3.out = 7000;
 8000eb4:	4b87      	ldr	r3, [pc, #540]	@ (80010d4 <read_pwm+0x578>)
 8000eb6:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	e00f      	b.n	8000ede <read_pwm+0x382>
						else if(40000 <= read_3.out && read_3.out <= 45000)
 8000ebe:	4b85      	ldr	r3, [pc, #532]	@ (80010d4 <read_pwm+0x578>)
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d909      	bls.n	8000ede <read_pwm+0x382>
 8000eca:	4b82      	ldr	r3, [pc, #520]	@ (80010d4 <read_pwm+0x578>)
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d803      	bhi.n	8000ede <read_pwm+0x382>
							read_3.out = 41300;
 8000ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80010d4 <read_pwm+0x578>)
 8000ed8:	f24a 1254 	movw	r2, #41300	@ 0xa154
 8000edc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH3_Pin;
 8000ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee6:	4b7c      	ldr	r3, [pc, #496]	@ (80010d8 <read_pwm+0x57c>)
 8000ee8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4878      	ldr	r0, [pc, #480]	@ (80010dc <read_pwm+0x580>)
 8000efa:	f001 fd73 	bl	80029e4 <HAL_GPIO_Init>
			break;
 8000efe:	e38c      	b.n	800161a <read_pwm+0xabe>
			case 4:
				if(HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin)==1)
 8000f00:	2101      	movs	r1, #1
 8000f02:	4877      	ldr	r0, [pc, #476]	@ (80010e0 <read_pwm+0x584>)
 8000f04:	f001 ff02 	bl	8002d0c <HAL_GPIO_ReadPin>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d114      	bne.n	8000f38 <read_pwm+0x3dc>
					{
						read_4.start = htim1.Instance->CNT;
 8000f0e:	4b70      	ldr	r3, [pc, #448]	@ (80010d0 <read_pwm+0x574>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f14:	4a73      	ldr	r2, [pc, #460]	@ (80010e4 <read_pwm+0x588>)
 8000f16:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH4_Pin;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f1e:	4b72      	ldr	r3, [pc, #456]	@ (80010e8 <read_pwm+0x58c>)
 8000f20:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8000f2e:	4619      	mov	r1, r3
 8000f30:	486b      	ldr	r0, [pc, #428]	@ (80010e0 <read_pwm+0x584>)
 8000f32:	f001 fd57 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH4_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8000f36:	e370      	b.n	800161a <read_pwm+0xabe>
						read_4.end = htim1.Instance->CNT;
 8000f38:	4b65      	ldr	r3, [pc, #404]	@ (80010d0 <read_pwm+0x574>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f3e:	4a69      	ldr	r2, [pc, #420]	@ (80010e4 <read_pwm+0x588>)
 8000f40:	6053      	str	r3, [r2, #4]
						if(read_4.start > read_4.end)
 8000f42:	4b68      	ldr	r3, [pc, #416]	@ (80010e4 <read_pwm+0x588>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b67      	ldr	r3, [pc, #412]	@ (80010e4 <read_pwm+0x588>)
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d90a      	bls.n	8000f64 <read_pwm+0x408>
							read_4.out = 65535 - read_4.start + read_4.end;
 8000f4e:	4b65      	ldr	r3, [pc, #404]	@ (80010e4 <read_pwm+0x588>)
 8000f50:	685a      	ldr	r2, [r3, #4]
 8000f52:	4b64      	ldr	r3, [pc, #400]	@ (80010e4 <read_pwm+0x588>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000f5c:	33ff      	adds	r3, #255	@ 0xff
 8000f5e:	4a61      	ldr	r2, [pc, #388]	@ (80010e4 <read_pwm+0x588>)
 8000f60:	6093      	str	r3, [r2, #8]
 8000f62:	e006      	b.n	8000f72 <read_pwm+0x416>
							read_4.out = read_4.end - read_4.start;
 8000f64:	4b5f      	ldr	r3, [pc, #380]	@ (80010e4 <read_pwm+0x588>)
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	4b5e      	ldr	r3, [pc, #376]	@ (80010e4 <read_pwm+0x588>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	4a5d      	ldr	r2, [pc, #372]	@ (80010e4 <read_pwm+0x588>)
 8000f70:	6093      	str	r3, [r2, #8]
						if(read_4.out > 61200)
 8000f72:	4b5c      	ldr	r3, [pc, #368]	@ (80010e4 <read_pwm+0x588>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d904      	bls.n	8000f88 <read_pwm+0x42c>
							read_4.out = 61200;
 8000f7e:	4b59      	ldr	r3, [pc, #356]	@ (80010e4 <read_pwm+0x588>)
 8000f80:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	e01a      	b.n	8000fbe <read_pwm+0x462>
						else if(read_4.out < 25000)
 8000f88:	4b56      	ldr	r3, [pc, #344]	@ (80010e4 <read_pwm+0x588>)
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d804      	bhi.n	8000f9e <read_pwm+0x442>
							read_4.out = 25000;
 8000f94:	4b53      	ldr	r3, [pc, #332]	@ (80010e4 <read_pwm+0x588>)
 8000f96:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	e00f      	b.n	8000fbe <read_pwm+0x462>
						else if(40000 <= read_4.out && read_4.out <= 45000)
 8000f9e:	4b51      	ldr	r3, [pc, #324]	@ (80010e4 <read_pwm+0x588>)
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d909      	bls.n	8000fbe <read_pwm+0x462>
 8000faa:	4b4e      	ldr	r3, [pc, #312]	@ (80010e4 <read_pwm+0x588>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f64a 72c8 	movw	r2, #45000	@ 0xafc8
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d803      	bhi.n	8000fbe <read_pwm+0x462>
							read_4.out = 42900;
 8000fb6:	4b4b      	ldr	r3, [pc, #300]	@ (80010e4 <read_pwm+0x588>)
 8000fb8:	f24a 7294 	movw	r2, #42900	@ 0xa794
 8000fbc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH4_Pin;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fc4:	4b44      	ldr	r3, [pc, #272]	@ (80010d8 <read_pwm+0x57c>)
 8000fc6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
						HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8000fd0:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4842      	ldr	r0, [pc, #264]	@ (80010e0 <read_pwm+0x584>)
 8000fd8:	f001 fd04 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8000fdc:	e31d      	b.n	800161a <read_pwm+0xabe>
			case 5:
				if(HAL_GPIO_ReadPin(CH5_GPIO_Port, CH5_Pin)==1)
 8000fde:	2108      	movs	r1, #8
 8000fe0:	4842      	ldr	r0, [pc, #264]	@ (80010ec <read_pwm+0x590>)
 8000fe2:	f001 fe93 	bl	8002d0c <HAL_GPIO_ReadPin>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d114      	bne.n	8001016 <read_pwm+0x4ba>
					{
						read_5.start = htim1.Instance->CNT;
 8000fec:	4b38      	ldr	r3, [pc, #224]	@ (80010d0 <read_pwm+0x574>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff2:	4a3f      	ldr	r2, [pc, #252]	@ (80010f0 <read_pwm+0x594>)
 8000ff4:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH5_Pin;
 8000ff6:	2308      	movs	r3, #8
 8000ff8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ffc:	4b3a      	ldr	r3, [pc, #232]	@ (80010e8 <read_pwm+0x58c>)
 8000ffe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800100c:	4619      	mov	r1, r3
 800100e:	4837      	ldr	r0, [pc, #220]	@ (80010ec <read_pwm+0x590>)
 8001010:	f001 fce8 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH5_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8001014:	e301      	b.n	800161a <read_pwm+0xabe>
						read_5.end = htim1.Instance->CNT;
 8001016:	4b2e      	ldr	r3, [pc, #184]	@ (80010d0 <read_pwm+0x574>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800101c:	4a34      	ldr	r2, [pc, #208]	@ (80010f0 <read_pwm+0x594>)
 800101e:	6053      	str	r3, [r2, #4]
						if(read_5.start > read_5.end)
 8001020:	4b33      	ldr	r3, [pc, #204]	@ (80010f0 <read_pwm+0x594>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b32      	ldr	r3, [pc, #200]	@ (80010f0 <read_pwm+0x594>)
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	429a      	cmp	r2, r3
 800102a:	d90a      	bls.n	8001042 <read_pwm+0x4e6>
							read_5.out = 65535 - read_5.start + read_5.end;
 800102c:	4b30      	ldr	r3, [pc, #192]	@ (80010f0 <read_pwm+0x594>)
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	4b2f      	ldr	r3, [pc, #188]	@ (80010f0 <read_pwm+0x594>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800103a:	33ff      	adds	r3, #255	@ 0xff
 800103c:	4a2c      	ldr	r2, [pc, #176]	@ (80010f0 <read_pwm+0x594>)
 800103e:	6093      	str	r3, [r2, #8]
 8001040:	e006      	b.n	8001050 <read_pwm+0x4f4>
							read_5.out = read_5.end - read_5.start;
 8001042:	4b2b      	ldr	r3, [pc, #172]	@ (80010f0 <read_pwm+0x594>)
 8001044:	685a      	ldr	r2, [r3, #4]
 8001046:	4b2a      	ldr	r3, [pc, #168]	@ (80010f0 <read_pwm+0x594>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	4a28      	ldr	r2, [pc, #160]	@ (80010f0 <read_pwm+0x594>)
 800104e:	6093      	str	r3, [r2, #8]
						if(read_5.out > 61200)
 8001050:	4b27      	ldr	r3, [pc, #156]	@ (80010f0 <read_pwm+0x594>)
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001058:	4293      	cmp	r3, r2
 800105a:	d904      	bls.n	8001066 <read_pwm+0x50a>
							read_5.out = 61200;
 800105c:	4b24      	ldr	r3, [pc, #144]	@ (80010f0 <read_pwm+0x594>)
 800105e:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	e008      	b.n	8001078 <read_pwm+0x51c>
						else if(read_5.out < 7200)
 8001066:	4b22      	ldr	r3, [pc, #136]	@ (80010f0 <read_pwm+0x594>)
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f5b3 5fe1 	cmp.w	r3, #7200	@ 0x1c20
 800106e:	d203      	bcs.n	8001078 <read_pwm+0x51c>
							read_5.out = 7200;
 8001070:	4b1f      	ldr	r3, [pc, #124]	@ (80010f0 <read_pwm+0x594>)
 8001072:	f44f 52e1 	mov.w	r2, #7200	@ 0x1c20
 8001076:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH5_Pin;
 8001078:	2308      	movs	r3, #8
 800107a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800107e:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <read_pwm+0x57c>)
 8001080:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001084:	2300      	movs	r3, #0
 8001086:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
						HAL_GPIO_Init(CH5_GPIO_Port, &GPIO_InitStruct);
 800108a:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 800108e:	4619      	mov	r1, r3
 8001090:	4816      	ldr	r0, [pc, #88]	@ (80010ec <read_pwm+0x590>)
 8001092:	f001 fca7 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001096:	e2c0      	b.n	800161a <read_pwm+0xabe>
			case 6:
				if(HAL_GPIO_ReadPin(CH6_GPIO_Port, CH6_Pin)==1)
 8001098:	2110      	movs	r1, #16
 800109a:	4814      	ldr	r0, [pc, #80]	@ (80010ec <read_pwm+0x590>)
 800109c:	f001 fe36 	bl	8002d0c <HAL_GPIO_ReadPin>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d128      	bne.n	80010f8 <read_pwm+0x59c>
					{
						read_6.start = htim1.Instance->CNT;
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <read_pwm+0x574>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ac:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <read_pwm+0x598>)
 80010ae:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH6_Pin;
 80010b0:	2310      	movs	r3, #16
 80010b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b6:	4b0c      	ldr	r3, [pc, #48]	@ (80010e8 <read_pwm+0x58c>)
 80010b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 80010c2:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80010c6:	4619      	mov	r1, r3
 80010c8:	4808      	ldr	r0, [pc, #32]	@ (80010ec <read_pwm+0x590>)
 80010ca:	f001 fc8b 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH6_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 80010ce:	e2a4      	b.n	800161a <read_pwm+0xabe>
 80010d0:	2000002c 	.word	0x2000002c
 80010d4:	20000250 	.word	0x20000250
 80010d8:	10110000 	.word	0x10110000
 80010dc:	40011000 	.word	0x40011000
 80010e0:	40011400 	.word	0x40011400
 80010e4:	20000260 	.word	0x20000260
 80010e8:	10210000 	.word	0x10210000
 80010ec:	40010c00 	.word	0x40010c00
 80010f0:	20000270 	.word	0x20000270
 80010f4:	20000280 	.word	0x20000280
						read_6.end = htim1.Instance->CNT;
 80010f8:	4b9f      	ldr	r3, [pc, #636]	@ (8001378 <read_pwm+0x81c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010fe:	4a9f      	ldr	r2, [pc, #636]	@ (800137c <read_pwm+0x820>)
 8001100:	6053      	str	r3, [r2, #4]
						if(read_6.start > read_6.end)
 8001102:	4b9e      	ldr	r3, [pc, #632]	@ (800137c <read_pwm+0x820>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b9d      	ldr	r3, [pc, #628]	@ (800137c <read_pwm+0x820>)
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	429a      	cmp	r2, r3
 800110c:	d90a      	bls.n	8001124 <read_pwm+0x5c8>
							read_6.out = 65535 - read_6.start + read_6.end;
 800110e:	4b9b      	ldr	r3, [pc, #620]	@ (800137c <read_pwm+0x820>)
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	4b9a      	ldr	r3, [pc, #616]	@ (800137c <read_pwm+0x820>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800111c:	33ff      	adds	r3, #255	@ 0xff
 800111e:	4a97      	ldr	r2, [pc, #604]	@ (800137c <read_pwm+0x820>)
 8001120:	6093      	str	r3, [r2, #8]
 8001122:	e006      	b.n	8001132 <read_pwm+0x5d6>
							read_6.out = read_6.end - read_6.start;
 8001124:	4b95      	ldr	r3, [pc, #596]	@ (800137c <read_pwm+0x820>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	4b94      	ldr	r3, [pc, #592]	@ (800137c <read_pwm+0x820>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	4a93      	ldr	r2, [pc, #588]	@ (800137c <read_pwm+0x820>)
 8001130:	6093      	str	r3, [r2, #8]
						if(read_6.out > 13700)
 8001132:	4b92      	ldr	r3, [pc, #584]	@ (800137c <read_pwm+0x820>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f243 5284 	movw	r2, #13700	@ 0x3584
 800113a:	4293      	cmp	r3, r2
 800113c:	d904      	bls.n	8001148 <read_pwm+0x5ec>
							read_6.out = 13700;
 800113e:	4b8f      	ldr	r3, [pc, #572]	@ (800137c <read_pwm+0x820>)
 8001140:	f243 5284 	movw	r2, #13700	@ 0x3584
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	e009      	b.n	800115c <read_pwm+0x600>
						else if(read_6.out < 6900)
 8001148:	4b8c      	ldr	r3, [pc, #560]	@ (800137c <read_pwm+0x820>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f641 22f3 	movw	r2, #6899	@ 0x1af3
 8001150:	4293      	cmp	r3, r2
 8001152:	d803      	bhi.n	800115c <read_pwm+0x600>
							read_6.out = 6900;
 8001154:	4b89      	ldr	r3, [pc, #548]	@ (800137c <read_pwm+0x820>)
 8001156:	f641 22f4 	movw	r2, #6900	@ 0x1af4
 800115a:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH6_Pin;
 800115c:	2310      	movs	r3, #16
 800115e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001162:	4b87      	ldr	r3, [pc, #540]	@ (8001380 <read_pwm+0x824>)
 8001164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
						HAL_GPIO_Init(CH6_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001172:	4619      	mov	r1, r3
 8001174:	4883      	ldr	r0, [pc, #524]	@ (8001384 <read_pwm+0x828>)
 8001176:	f001 fc35 	bl	80029e4 <HAL_GPIO_Init>
					break;
 800117a:	e24e      	b.n	800161a <read_pwm+0xabe>
			case 7:
					if(HAL_GPIO_ReadPin(CH7_GPIO_Port, CH7_Pin)==1)
 800117c:	2120      	movs	r1, #32
 800117e:	4881      	ldr	r0, [pc, #516]	@ (8001384 <read_pwm+0x828>)
 8001180:	f001 fdc4 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001184:	4603      	mov	r3, r0
 8001186:	2b01      	cmp	r3, #1
 8001188:	d114      	bne.n	80011b4 <read_pwm+0x658>
					{
						read_7.start = htim1.Instance->CNT;
 800118a:	4b7b      	ldr	r3, [pc, #492]	@ (8001378 <read_pwm+0x81c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001190:	4a7d      	ldr	r2, [pc, #500]	@ (8001388 <read_pwm+0x82c>)
 8001192:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH7_Pin;
 8001194:	2320      	movs	r3, #32
 8001196:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800119a:	4b7c      	ldr	r3, [pc, #496]	@ (800138c <read_pwm+0x830>)
 800119c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80011aa:	4619      	mov	r1, r3
 80011ac:	4875      	ldr	r0, [pc, #468]	@ (8001384 <read_pwm+0x828>)
 80011ae:	f001 fc19 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH7_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 80011b2:	e232      	b.n	800161a <read_pwm+0xabe>
						read_7.end = htim1.Instance->CNT;
 80011b4:	4b70      	ldr	r3, [pc, #448]	@ (8001378 <read_pwm+0x81c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ba:	4a73      	ldr	r2, [pc, #460]	@ (8001388 <read_pwm+0x82c>)
 80011bc:	6053      	str	r3, [r2, #4]
						if( read_7.start > read_7.end)
 80011be:	4b72      	ldr	r3, [pc, #456]	@ (8001388 <read_pwm+0x82c>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b71      	ldr	r3, [pc, #452]	@ (8001388 <read_pwm+0x82c>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d90a      	bls.n	80011e0 <read_pwm+0x684>
							read_7.out = 65535 - read_7.start + read_7.end;
 80011ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001388 <read_pwm+0x82c>)
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001388 <read_pwm+0x82c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80011d8:	33ff      	adds	r3, #255	@ 0xff
 80011da:	4a6b      	ldr	r2, [pc, #428]	@ (8001388 <read_pwm+0x82c>)
 80011dc:	6093      	str	r3, [r2, #8]
 80011de:	e006      	b.n	80011ee <read_pwm+0x692>
							read_7.out = read_7.end - read_7.start;
 80011e0:	4b69      	ldr	r3, [pc, #420]	@ (8001388 <read_pwm+0x82c>)
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	4b68      	ldr	r3, [pc, #416]	@ (8001388 <read_pwm+0x82c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	4a67      	ldr	r2, [pc, #412]	@ (8001388 <read_pwm+0x82c>)
 80011ec:	6093      	str	r3, [r2, #8]
						if(read_7.out > 13500)
 80011ee:	4b66      	ldr	r3, [pc, #408]	@ (8001388 <read_pwm+0x82c>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d904      	bls.n	8001204 <read_pwm+0x6a8>
							read_7.out = 13500;
 80011fa:	4b63      	ldr	r3, [pc, #396]	@ (8001388 <read_pwm+0x82c>)
 80011fc:	f243 42bc 	movw	r2, #13500	@ 0x34bc
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	e009      	b.n	8001218 <read_pwm+0x6bc>
						else if(read_7.out < 7140)
 8001204:	4b60      	ldr	r3, [pc, #384]	@ (8001388 <read_pwm+0x82c>)
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f641 32e3 	movw	r2, #7139	@ 0x1be3
 800120c:	4293      	cmp	r3, r2
 800120e:	d803      	bhi.n	8001218 <read_pwm+0x6bc>
							read_7.out = 7140;
 8001210:	4b5d      	ldr	r3, [pc, #372]	@ (8001388 <read_pwm+0x82c>)
 8001212:	f641 32e4 	movw	r2, #7140	@ 0x1be4
 8001216:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH7_Pin;
 8001218:	2320      	movs	r3, #32
 800121a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800121e:	4b58      	ldr	r3, [pc, #352]	@ (8001380 <read_pwm+0x824>)
 8001220:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						HAL_GPIO_Init(CH7_GPIO_Port, &GPIO_InitStruct);
 800122a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800122e:	4619      	mov	r1, r3
 8001230:	4854      	ldr	r0, [pc, #336]	@ (8001384 <read_pwm+0x828>)
 8001232:	f001 fbd7 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001236:	e1f0      	b.n	800161a <read_pwm+0xabe>
			case 8:
					if(HAL_GPIO_ReadPin(CH8_GPIO_Port, CH8_Pin)==1)
 8001238:	2140      	movs	r1, #64	@ 0x40
 800123a:	4852      	ldr	r0, [pc, #328]	@ (8001384 <read_pwm+0x828>)
 800123c:	f001 fd66 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b01      	cmp	r3, #1
 8001244:	d112      	bne.n	800126c <read_pwm+0x710>
					{
						read_8.start = htim1.Instance->CNT;
 8001246:	4b4c      	ldr	r3, [pc, #304]	@ (8001378 <read_pwm+0x81c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124c:	4a50      	ldr	r2, [pc, #320]	@ (8001390 <read_pwm+0x834>)
 800124e:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH8_Pin;
 8001250:	2340      	movs	r3, #64	@ 0x40
 8001252:	67bb      	str	r3, [r7, #120]	@ 0x78
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001254:	4b4d      	ldr	r3, [pc, #308]	@ (800138c <read_pwm+0x830>)
 8001256:	67fb      	str	r3, [r7, #124]	@ 0x7c
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001262:	4619      	mov	r1, r3
 8001264:	4847      	ldr	r0, [pc, #284]	@ (8001384 <read_pwm+0x828>)
 8001266:	f001 fbbd 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH8_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800126a:	e1d6      	b.n	800161a <read_pwm+0xabe>
						read_8.end = htim1.Instance->CNT;
 800126c:	4b42      	ldr	r3, [pc, #264]	@ (8001378 <read_pwm+0x81c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001272:	4a47      	ldr	r2, [pc, #284]	@ (8001390 <read_pwm+0x834>)
 8001274:	6053      	str	r3, [r2, #4]
						if( read_8.start > read_8.end)
 8001276:	4b46      	ldr	r3, [pc, #280]	@ (8001390 <read_pwm+0x834>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	4b45      	ldr	r3, [pc, #276]	@ (8001390 <read_pwm+0x834>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	429a      	cmp	r2, r3
 8001280:	d90a      	bls.n	8001298 <read_pwm+0x73c>
							read_8.out = 65535 - read_8.start + read_8.end;
 8001282:	4b43      	ldr	r3, [pc, #268]	@ (8001390 <read_pwm+0x834>)
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	4b42      	ldr	r3, [pc, #264]	@ (8001390 <read_pwm+0x834>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001290:	33ff      	adds	r3, #255	@ 0xff
 8001292:	4a3f      	ldr	r2, [pc, #252]	@ (8001390 <read_pwm+0x834>)
 8001294:	6093      	str	r3, [r2, #8]
 8001296:	e006      	b.n	80012a6 <read_pwm+0x74a>
							read_8.out = read_8.end - read_8.start;
 8001298:	4b3d      	ldr	r3, [pc, #244]	@ (8001390 <read_pwm+0x834>)
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	4b3c      	ldr	r3, [pc, #240]	@ (8001390 <read_pwm+0x834>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001390 <read_pwm+0x834>)
 80012a4:	6093      	str	r3, [r2, #8]
						if(read_8.out > 12500)
 80012a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001390 <read_pwm+0x834>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d904      	bls.n	80012bc <read_pwm+0x760>
							read_8.out = 12500;
 80012b2:	4b37      	ldr	r3, [pc, #220]	@ (8001390 <read_pwm+0x834>)
 80012b4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	e009      	b.n	80012d0 <read_pwm+0x774>
						else if(read_8.out < 6160)
 80012bc:	4b34      	ldr	r3, [pc, #208]	@ (8001390 <read_pwm+0x834>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f641 020f 	movw	r2, #6159	@ 0x180f
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d803      	bhi.n	80012d0 <read_pwm+0x774>
							read_8.out = 6160;
 80012c8:	4b31      	ldr	r3, [pc, #196]	@ (8001390 <read_pwm+0x834>)
 80012ca:	f641 0210 	movw	r2, #6160	@ 0x1810
 80012ce:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH8_Pin;
 80012d0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012d8:	2240      	movs	r2, #64	@ 0x40
 80012da:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012dc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012e4:	4a26      	ldr	r2, [pc, #152]	@ (8001380 <read_pwm+0x824>)
 80012e6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80012ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH8_GPIO_Port, &GPIO_InitStruct);
 80012f4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80012f8:	4619      	mov	r1, r3
 80012fa:	4822      	ldr	r0, [pc, #136]	@ (8001384 <read_pwm+0x828>)
 80012fc:	f001 fb72 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001300:	e18b      	b.n	800161a <read_pwm+0xabe>
			case 9:
					if(HAL_GPIO_ReadPin(CH9_GPIO_Port, CH9_Pin)==1)
 8001302:	2180      	movs	r1, #128	@ 0x80
 8001304:	481f      	ldr	r0, [pc, #124]	@ (8001384 <read_pwm+0x828>)
 8001306:	f001 fd01 	bl	8002d0c <HAL_GPIO_ReadPin>
 800130a:	4603      	mov	r3, r0
 800130c:	2b01      	cmp	r3, #1
 800130e:	d11d      	bne.n	800134c <read_pwm+0x7f0>
					{
						read_9.start = htim1.Instance->CNT;
 8001310:	4b19      	ldr	r3, [pc, #100]	@ (8001378 <read_pwm+0x81c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001316:	4a1f      	ldr	r2, [pc, #124]	@ (8001394 <read_pwm+0x838>)
 8001318:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH9_Pin;
 800131a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800131e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001322:	2280      	movs	r2, #128	@ 0x80
 8001324:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001326:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800132a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800132e:	4a17      	ldr	r2, [pc, #92]	@ (800138c <read_pwm+0x830>)
 8001330:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001336:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001342:	4619      	mov	r1, r3
 8001344:	480f      	ldr	r0, [pc, #60]	@ (8001384 <read_pwm+0x828>)
 8001346:	f001 fb4d 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH9_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800134a:	e166      	b.n	800161a <read_pwm+0xabe>
						read_9.end = htim1.Instance->CNT;
 800134c:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <read_pwm+0x81c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001352:	4a10      	ldr	r2, [pc, #64]	@ (8001394 <read_pwm+0x838>)
 8001354:	6053      	str	r3, [r2, #4]
						if( read_9.start > read_9.end)
 8001356:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <read_pwm+0x838>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <read_pwm+0x838>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	429a      	cmp	r2, r3
 8001360:	d91a      	bls.n	8001398 <read_pwm+0x83c>
							read_9.out = 65535 - read_9.start + read_9.end;
 8001362:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <read_pwm+0x838>)
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <read_pwm+0x838>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001370:	33ff      	adds	r3, #255	@ 0xff
 8001372:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <read_pwm+0x838>)
 8001374:	6093      	str	r3, [r2, #8]
 8001376:	e016      	b.n	80013a6 <read_pwm+0x84a>
 8001378:	2000002c 	.word	0x2000002c
 800137c:	20000280 	.word	0x20000280
 8001380:	10110000 	.word	0x10110000
 8001384:	40010c00 	.word	0x40010c00
 8001388:	20000290 	.word	0x20000290
 800138c:	10210000 	.word	0x10210000
 8001390:	200002a0 	.word	0x200002a0
 8001394:	200002b0 	.word	0x200002b0
							read_9.out = read_9.end - read_9.start;
 8001398:	4ba2      	ldr	r3, [pc, #648]	@ (8001624 <read_pwm+0xac8>)
 800139a:	685a      	ldr	r2, [r3, #4]
 800139c:	4ba1      	ldr	r3, [pc, #644]	@ (8001624 <read_pwm+0xac8>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	4aa0      	ldr	r2, [pc, #640]	@ (8001624 <read_pwm+0xac8>)
 80013a4:	6093      	str	r3, [r2, #8]
						if(read_9.out > 12500)
 80013a6:	4b9f      	ldr	r3, [pc, #636]	@ (8001624 <read_pwm+0xac8>)
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d904      	bls.n	80013bc <read_pwm+0x860>
							read_9.out = 12500;
 80013b2:	4b9c      	ldr	r3, [pc, #624]	@ (8001624 <read_pwm+0xac8>)
 80013b4:	f243 02d4 	movw	r2, #12500	@ 0x30d4
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	e009      	b.n	80013d0 <read_pwm+0x874>
						else if(read_9.out < 6200)
 80013bc:	4b99      	ldr	r3, [pc, #612]	@ (8001624 <read_pwm+0xac8>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f641 0237 	movw	r2, #6199	@ 0x1837
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d803      	bhi.n	80013d0 <read_pwm+0x874>
							read_9.out = 26500;
 80013c8:	4b96      	ldr	r3, [pc, #600]	@ (8001624 <read_pwm+0xac8>)
 80013ca:	f246 7284 	movw	r2, #26500	@ 0x6784
 80013ce:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH9_Pin;
 80013d0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013d4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013d8:	2280      	movs	r2, #128	@ 0x80
 80013da:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013dc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013e0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013e4:	4a90      	ldr	r2, [pc, #576]	@ (8001628 <read_pwm+0xacc>)
 80013e6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80013ec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH9_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013f8:	4619      	mov	r1, r3
 80013fa:	488c      	ldr	r0, [pc, #560]	@ (800162c <read_pwm+0xad0>)
 80013fc:	f001 faf2 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001400:	e10b      	b.n	800161a <read_pwm+0xabe>
			case 10:
					if(HAL_GPIO_ReadPin(CH10_GPIO_Port, CH10_Pin)==1)
 8001402:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001406:	4889      	ldr	r0, [pc, #548]	@ (800162c <read_pwm+0xad0>)
 8001408:	f001 fc80 	bl	8002d0c <HAL_GPIO_ReadPin>
 800140c:	4603      	mov	r3, r0
 800140e:	2b01      	cmp	r3, #1
 8001410:	d11e      	bne.n	8001450 <read_pwm+0x8f4>
					{
						read_10.start = htim1.Instance->CNT;
 8001412:	4b87      	ldr	r3, [pc, #540]	@ (8001630 <read_pwm+0xad4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001418:	4a86      	ldr	r2, [pc, #536]	@ (8001634 <read_pwm+0xad8>)
 800141a:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH10_Pin;
 800141c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001420:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001424:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001428:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800142a:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800142e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001432:	4a81      	ldr	r2, [pc, #516]	@ (8001638 <read_pwm+0xadc>)
 8001434:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800143a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800143e:	2200      	movs	r2, #0
 8001440:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 8001442:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001446:	4619      	mov	r1, r3
 8001448:	4878      	ldr	r0, [pc, #480]	@ (800162c <read_pwm+0xad0>)
 800144a:	f001 facb 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH10_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 800144e:	e0e4      	b.n	800161a <read_pwm+0xabe>
						read_10.end = htim1.Instance->CNT;
 8001450:	4b77      	ldr	r3, [pc, #476]	@ (8001630 <read_pwm+0xad4>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001456:	4a77      	ldr	r2, [pc, #476]	@ (8001634 <read_pwm+0xad8>)
 8001458:	6053      	str	r3, [r2, #4]
						if( read_10.start > read_10.end)
 800145a:	4b76      	ldr	r3, [pc, #472]	@ (8001634 <read_pwm+0xad8>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	4b75      	ldr	r3, [pc, #468]	@ (8001634 <read_pwm+0xad8>)
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	429a      	cmp	r2, r3
 8001464:	d90a      	bls.n	800147c <read_pwm+0x920>
							read_10.out = 65535 - read_10.start + read_10.end;
 8001466:	4b73      	ldr	r3, [pc, #460]	@ (8001634 <read_pwm+0xad8>)
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	4b72      	ldr	r3, [pc, #456]	@ (8001634 <read_pwm+0xad8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001474:	33ff      	adds	r3, #255	@ 0xff
 8001476:	4a6f      	ldr	r2, [pc, #444]	@ (8001634 <read_pwm+0xad8>)
 8001478:	6093      	str	r3, [r2, #8]
 800147a:	e006      	b.n	800148a <read_pwm+0x92e>
							read_10.out = read_10.end - read_10.start;
 800147c:	4b6d      	ldr	r3, [pc, #436]	@ (8001634 <read_pwm+0xad8>)
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	4b6c      	ldr	r3, [pc, #432]	@ (8001634 <read_pwm+0xad8>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	4a6b      	ldr	r2, [pc, #428]	@ (8001634 <read_pwm+0xad8>)
 8001488:	6093      	str	r3, [r2, #8]
						if(read_10.out > 60000)
 800148a:	4b6a      	ldr	r3, [pc, #424]	@ (8001634 <read_pwm+0xad8>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001492:	4293      	cmp	r3, r2
 8001494:	d904      	bls.n	80014a0 <read_pwm+0x944>
							read_10.out = 60000;
 8001496:	4b67      	ldr	r3, [pc, #412]	@ (8001634 <read_pwm+0xad8>)
 8001498:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800149c:	609a      	str	r2, [r3, #8]
 800149e:	e01a      	b.n	80014d6 <read_pwm+0x97a>
						else if(read_10.out < 6200)
 80014a0:	4b64      	ldr	r3, [pc, #400]	@ (8001634 <read_pwm+0xad8>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f641 0237 	movw	r2, #6199	@ 0x1837
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d804      	bhi.n	80014b6 <read_pwm+0x95a>
							read_10.out = 6200;
 80014ac:	4b61      	ldr	r3, [pc, #388]	@ (8001634 <read_pwm+0xad8>)
 80014ae:	f641 0238 	movw	r2, #6200	@ 0x1838
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	e00f      	b.n	80014d6 <read_pwm+0x97a>
						else if(41000 <= read_10.out && read_10.out <= 42000)
 80014b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001634 <read_pwm+0xad8>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80014be:	4293      	cmp	r3, r2
 80014c0:	d909      	bls.n	80014d6 <read_pwm+0x97a>
 80014c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001634 <read_pwm+0xad8>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d803      	bhi.n	80014d6 <read_pwm+0x97a>
							read_10.out = 42100;
 80014ce:	4b59      	ldr	r3, [pc, #356]	@ (8001634 <read_pwm+0xad8>)
 80014d0:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80014d4:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH10_Pin;
 80014d6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014da:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014e2:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001628 <read_pwm+0xacc>)
 80014ee:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80014f4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80014f8:	2200      	movs	r2, #0
 80014fa:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH10_GPIO_Port, &GPIO_InitStruct);
 80014fc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001500:	4619      	mov	r1, r3
 8001502:	484a      	ldr	r0, [pc, #296]	@ (800162c <read_pwm+0xad0>)
 8001504:	f001 fa6e 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001508:	e087      	b.n	800161a <read_pwm+0xabe>
			case 11:
					if(HAL_GPIO_ReadPin(CH11_GPIO_Port, CH11_Pin)==1)
 800150a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800150e:	4847      	ldr	r0, [pc, #284]	@ (800162c <read_pwm+0xad0>)
 8001510:	f001 fbfc 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001514:	4603      	mov	r3, r0
 8001516:	2b01      	cmp	r3, #1
 8001518:	d11e      	bne.n	8001558 <read_pwm+0x9fc>
					{
						read_11.start = htim1.Instance->CNT;
 800151a:	4b45      	ldr	r3, [pc, #276]	@ (8001630 <read_pwm+0xad4>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001520:	4a46      	ldr	r2, [pc, #280]	@ (800163c <read_pwm+0xae0>)
 8001522:	6013      	str	r3, [r2, #0]
						GPIO_InitTypeDef GPIO_InitStruct;
						GPIO_InitStruct.Pin = CH11_Pin;
 8001524:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001528:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800152c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001530:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001532:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001536:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800153a:	4a3f      	ldr	r2, [pc, #252]	@ (8001638 <read_pwm+0xadc>)
 800153c:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8001542:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 800154a:	f107 0318 	add.w	r3, r7, #24
 800154e:	4619      	mov	r1, r3
 8001550:	4836      	ldr	r0, [pc, #216]	@ (800162c <read_pwm+0xad0>)
 8001552:	f001 fa47 	bl	80029e4 <HAL_GPIO_Init>
						GPIO_InitStruct.Pin = CH11_Pin;
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
						GPIO_InitStruct.Pull = GPIO_NOPULL;
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
					}
					break;
 8001556:	e060      	b.n	800161a <read_pwm+0xabe>
						read_11.end = htim1.Instance->CNT;
 8001558:	4b35      	ldr	r3, [pc, #212]	@ (8001630 <read_pwm+0xad4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155e:	4a37      	ldr	r2, [pc, #220]	@ (800163c <read_pwm+0xae0>)
 8001560:	6053      	str	r3, [r2, #4]
						if( read_11.start > read_11.end)
 8001562:	4b36      	ldr	r3, [pc, #216]	@ (800163c <read_pwm+0xae0>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4b35      	ldr	r3, [pc, #212]	@ (800163c <read_pwm+0xae0>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	429a      	cmp	r2, r3
 800156c:	d90a      	bls.n	8001584 <read_pwm+0xa28>
							read_11.out = 65535 - read_11.start + read_11.end;
 800156e:	4b33      	ldr	r3, [pc, #204]	@ (800163c <read_pwm+0xae0>)
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	4b32      	ldr	r3, [pc, #200]	@ (800163c <read_pwm+0xae0>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800157c:	33ff      	adds	r3, #255	@ 0xff
 800157e:	4a2f      	ldr	r2, [pc, #188]	@ (800163c <read_pwm+0xae0>)
 8001580:	6093      	str	r3, [r2, #8]
 8001582:	e006      	b.n	8001592 <read_pwm+0xa36>
							read_11.out = read_11.end - read_11.start;
 8001584:	4b2d      	ldr	r3, [pc, #180]	@ (800163c <read_pwm+0xae0>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	4b2c      	ldr	r3, [pc, #176]	@ (800163c <read_pwm+0xae0>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	4a2b      	ldr	r2, [pc, #172]	@ (800163c <read_pwm+0xae0>)
 8001590:	6093      	str	r3, [r2, #8]
						if(read_11.out > 60000)
 8001592:	4b2a      	ldr	r3, [pc, #168]	@ (800163c <read_pwm+0xae0>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800159a:	4293      	cmp	r3, r2
 800159c:	d904      	bls.n	80015a8 <read_pwm+0xa4c>
							read_11.out = 60000;
 800159e:	4b27      	ldr	r3, [pc, #156]	@ (800163c <read_pwm+0xae0>)
 80015a0:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	e01a      	b.n	80015de <read_pwm+0xa82>
						else if(read_11.out < 6100)
 80015a8:	4b24      	ldr	r3, [pc, #144]	@ (800163c <read_pwm+0xae0>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f241 72d3 	movw	r2, #6099	@ 0x17d3
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d804      	bhi.n	80015be <read_pwm+0xa62>
							read_11.out = 6100;
 80015b4:	4b21      	ldr	r3, [pc, #132]	@ (800163c <read_pwm+0xae0>)
 80015b6:	f241 72d4 	movw	r2, #6100	@ 0x17d4
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	e00f      	b.n	80015de <read_pwm+0xa82>
						else if(41000 <= read_11.out && read_11.out <= 42000)
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <read_pwm+0xae0>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d909      	bls.n	80015de <read_pwm+0xa82>
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <read_pwm+0xae0>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d803      	bhi.n	80015de <read_pwm+0xa82>
							read_11.out = 42100;
 80015d6:	4b19      	ldr	r3, [pc, #100]	@ (800163c <read_pwm+0xae0>)
 80015d8:	f24a 4274 	movw	r2, #42100	@ 0xa474
 80015dc:	609a      	str	r2, [r3, #8]
						GPIO_InitStruct.Pin = CH11_Pin;
 80015de:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80015e2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015ea:	601a      	str	r2, [r3, #0]
						GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015ec:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80015f0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80015f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001628 <read_pwm+0xacc>)
 80015f6:	605a      	str	r2, [r3, #4]
						GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80015fc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
						HAL_GPIO_Init(CH11_GPIO_Port, &GPIO_InitStruct);
 8001604:	f107 0308 	add.w	r3, r7, #8
 8001608:	4619      	mov	r1, r3
 800160a:	4808      	ldr	r0, [pc, #32]	@ (800162c <read_pwm+0xad0>)
 800160c:	f001 f9ea 	bl	80029e4 <HAL_GPIO_Init>
					break;
 8001610:	e003      	b.n	800161a <read_pwm+0xabe>
			case 12:
					HAL_TIM_Base_Start_IT(&htim6);
 8001612:	480b      	ldr	r0, [pc, #44]	@ (8001640 <read_pwm+0xae4>)
 8001614:	f002 f87a 	bl	800370c <HAL_TIM_Base_Start_IT>
					break;
 8001618:	bf00      	nop
		}
	}
 800161a:	bf00      	nop
 800161c:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	200002b0 	.word	0x200002b0
 8001628:	10110000 	.word	0x10110000
 800162c:	40010c00 	.word	0x40010c00
 8001630:	2000002c 	.word	0x2000002c
 8001634:	200002c0 	.word	0x200002c0
 8001638:	10210000 	.word	0x10210000
 800163c:	200002d0 	.word	0x200002d0
 8001640:	20000104 	.word	0x20000104

08001644 <convert>:

void convert(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af02      	add	r7, sp, #8
	//////// JOYSTIK GIUA
	if(read_1.out != 43200 && read_2.out != 43250)
 800164a:	4b97      	ldr	r3, [pc, #604]	@ (80018a8 <convert+0x264>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001652:	4293      	cmp	r3, r2
 8001654:	d07c      	beq.n	8001750 <convert+0x10c>
 8001656:	4b95      	ldr	r3, [pc, #596]	@ (80018ac <convert+0x268>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 800165e:	4293      	cmp	r3, r2
 8001660:	d076      	beq.n	8001750 <convert+0x10c>
	{
		if((val ==4)&&(read_1.out>read_2.out)&&(read_1.out<60000))//(read_1.out > 43200)
 8001662:	4b93      	ldr	r3, [pc, #588]	@ (80018b0 <convert+0x26c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b04      	cmp	r3, #4
 8001668:	d10f      	bne.n	800168a <convert+0x46>
 800166a:	4b8f      	ldr	r3, [pc, #572]	@ (80018a8 <convert+0x264>)
 800166c:	689a      	ldr	r2, [r3, #8]
 800166e:	4b8f      	ldr	r3, [pc, #572]	@ (80018ac <convert+0x268>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	429a      	cmp	r2, r3
 8001674:	d909      	bls.n	800168a <convert+0x46>
 8001676:	4b8c      	ldr	r3, [pc, #560]	@ (80018a8 <convert+0x264>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 800167e:	4293      	cmp	r3, r2
 8001680:	d803      	bhi.n	800168a <convert+0x46>
				{
					val = 4;
 8001682:	4b8b      	ldr	r3, [pc, #556]	@ (80018b0 <convert+0x26c>)
 8001684:	2204      	movs	r2, #4
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	e01f      	b.n	80016ca <convert+0x86>
				}
				else if((read_1.out < read_2.out)&&(read_1.out<10000))//(read_1.out < 43200)
 800168a:	4b87      	ldr	r3, [pc, #540]	@ (80018a8 <convert+0x264>)
 800168c:	689a      	ldr	r2, [r3, #8]
 800168e:	4b87      	ldr	r3, [pc, #540]	@ (80018ac <convert+0x268>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	429a      	cmp	r2, r3
 8001694:	d209      	bcs.n	80016aa <convert+0x66>
 8001696:	4b84      	ldr	r3, [pc, #528]	@ (80018a8 <convert+0x264>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800169e:	4293      	cmp	r3, r2
 80016a0:	d803      	bhi.n	80016aa <convert+0x66>
				{
					val = 2;
 80016a2:	4b83      	ldr	r3, [pc, #524]	@ (80018b0 <convert+0x26c>)
 80016a4:	2202      	movs	r2, #2
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	e00f      	b.n	80016ca <convert+0x86>
				}
				else if((read_1.out>read_2.out)&&(change = 1))//(read_1.out > 43200)
 80016aa:	4b7f      	ldr	r3, [pc, #508]	@ (80018a8 <convert+0x264>)
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	4b7f      	ldr	r3, [pc, #508]	@ (80018ac <convert+0x268>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d906      	bls.n	80016c4 <convert+0x80>
 80016b6:	4b7f      	ldr	r3, [pc, #508]	@ (80018b4 <convert+0x270>)
 80016b8:	2201      	movs	r2, #1
 80016ba:	601a      	str	r2, [r3, #0]
				{
					val = 1;
 80016bc:	4b7c      	ldr	r3, [pc, #496]	@ (80018b0 <convert+0x26c>)
 80016be:	2201      	movs	r2, #1
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	e002      	b.n	80016ca <convert+0x86>
				}
				else
				{
					val=  3;
 80016c4:	4b7a      	ldr	r3, [pc, #488]	@ (80018b0 <convert+0x26c>)
 80016c6:	2203      	movs	r2, #3
 80016c8:	601a      	str	r2, [r3, #0]
				}
				if(read_1.out == 7000 && read_2.out == 7000)
 80016ca:	4b77      	ldr	r3, [pc, #476]	@ (80018a8 <convert+0x264>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d109      	bne.n	80016ea <convert+0xa6>
 80016d6:	4b75      	ldr	r3, [pc, #468]	@ (80018ac <convert+0x268>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80016de:	4293      	cmp	r3, r2
 80016e0:	d103      	bne.n	80016ea <convert+0xa6>
				{
					val =5;
 80016e2:	4b73      	ldr	r3, [pc, #460]	@ (80018b0 <convert+0x26c>)
 80016e4:	2205      	movs	r2, #5
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	e031      	b.n	800174e <convert+0x10a>
				}
				else if(read_1.out == 61200 && read_2.out == 7000)
 80016ea:	4b6f      	ldr	r3, [pc, #444]	@ (80018a8 <convert+0x264>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d109      	bne.n	800170a <convert+0xc6>
 80016f6:	4b6d      	ldr	r3, [pc, #436]	@ (80018ac <convert+0x268>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f641 3258 	movw	r2, #7000	@ 0x1b58
 80016fe:	4293      	cmp	r3, r2
 8001700:	d103      	bne.n	800170a <convert+0xc6>
				{
					val = 6;
 8001702:	4b6b      	ldr	r3, [pc, #428]	@ (80018b0 <convert+0x26c>)
 8001704:	2206      	movs	r2, #6
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	e021      	b.n	800174e <convert+0x10a>
				}
				else if (read_1.out == 7000 && read_2.out ==61200)
 800170a:	4b67      	ldr	r3, [pc, #412]	@ (80018a8 <convert+0x264>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001712:	4293      	cmp	r3, r2
 8001714:	d109      	bne.n	800172a <convert+0xe6>
 8001716:	4b65      	ldr	r3, [pc, #404]	@ (80018ac <convert+0x268>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800171e:	4293      	cmp	r3, r2
 8001720:	d103      	bne.n	800172a <convert+0xe6>
				{
					val = 7;
 8001722:	4b63      	ldr	r3, [pc, #396]	@ (80018b0 <convert+0x26c>)
 8001724:	2207      	movs	r2, #7
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	e011      	b.n	800174e <convert+0x10a>
				}
				else if (read_1.out == 61200 && read_2.out ==61200)
 800172a:	4b5f      	ldr	r3, [pc, #380]	@ (80018a8 <convert+0x264>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001732:	4293      	cmp	r3, r2
 8001734:	f040 808d 	bne.w	8001852 <convert+0x20e>
 8001738:	4b5c      	ldr	r3, [pc, #368]	@ (80018ac <convert+0x268>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001740:	4293      	cmp	r3, r2
 8001742:	f040 8086 	bne.w	8001852 <convert+0x20e>
				{
					val = 8;
 8001746:	4b5a      	ldr	r3, [pc, #360]	@ (80018b0 <convert+0x26c>)
 8001748:	2208      	movs	r2, #8
 800174a:	601a      	str	r2, [r3, #0]
				if(read_1.out == 7000 && read_2.out == 7000)
 800174c:	e081      	b.n	8001852 <convert+0x20e>
 800174e:	e080      	b.n	8001852 <convert+0x20e>
				}
	}
	else
	{
		// xoay phai
		if(read_1.out > 43200)
 8001750:	4b55      	ldr	r3, [pc, #340]	@ (80018a8 <convert+0x264>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 8001758:	4293      	cmp	r3, r2
 800175a:	d917      	bls.n	800178c <convert+0x148>
		{
			read1_out = map(read_1.out,43200,61200,28800,0);
 800175c:	4b52      	ldr	r3, [pc, #328]	@ (80018a8 <convert+0x264>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	b298      	uxth	r0, r3
 8001762:	2300      	movs	r3, #0
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	f44f 43e1 	mov.w	r3, #28800	@ 0x7080
 800176a:	f64e 7210 	movw	r2, #61200	@ 0xef10
 800176e:	f64a 01c0 	movw	r1, #43200	@ 0xa8c0
 8001772:	f7ff f96d 	bl	8000a50 <map>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b4f      	ldr	r3, [pc, #316]	@ (80018b8 <convert+0x274>)
 800177c:	601a      	str	r2, [r3, #0]
			val = 1;
 800177e:	4b4c      	ldr	r3, [pc, #304]	@ (80018b0 <convert+0x26c>)
 8001780:	2201      	movs	r2, #1
 8001782:	601a      	str	r2, [r3, #0]
			change = 1;
 8001784:	4b4b      	ldr	r3, [pc, #300]	@ (80018b4 <convert+0x270>)
 8001786:	2201      	movs	r2, #1
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	e021      	b.n	80017d0 <convert+0x18c>

		}
		//xoay trai
		else if(read_1.out < 43200)
 800178c:	4b46      	ldr	r3, [pc, #280]	@ (80018a8 <convert+0x264>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 8001794:	4293      	cmp	r3, r2
 8001796:	d817      	bhi.n	80017c8 <convert+0x184>
		{
			read1_out = map(read_1.out,7000,43200,0,28800);
 8001798:	4b43      	ldr	r3, [pc, #268]	@ (80018a8 <convert+0x264>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	b298      	uxth	r0, r3
 800179e:	f44f 43e1 	mov.w	r3, #28800	@ 0x7080
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	2300      	movs	r3, #0
 80017a6:	f64a 02c0 	movw	r2, #43200	@ 0xa8c0
 80017aa:	f641 3158 	movw	r1, #7000	@ 0x1b58
 80017ae:	f7ff f94f 	bl	8000a50 <map>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b40      	ldr	r3, [pc, #256]	@ (80018b8 <convert+0x274>)
 80017b8:	601a      	str	r2, [r3, #0]
			val = 2;
 80017ba:	4b3d      	ldr	r3, [pc, #244]	@ (80018b0 <convert+0x26c>)
 80017bc:	2202      	movs	r2, #2
 80017be:	601a      	str	r2, [r3, #0]
			change = 2;
 80017c0:	4b3c      	ldr	r3, [pc, #240]	@ (80018b4 <convert+0x270>)
 80017c2:	2202      	movs	r2, #2
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	e003      	b.n	80017d0 <convert+0x18c>
		}
		else
		{
			read1_out = 28700;
 80017c8:	4b3b      	ldr	r3, [pc, #236]	@ (80018b8 <convert+0x274>)
 80017ca:	f247 021c 	movw	r2, #28700	@ 0x701c
 80017ce:	601a      	str	r2, [r3, #0]
		}

		//ch2 tien lui banh
		if(read_2.out > 43250)
 80017d0:	4b36      	ldr	r3, [pc, #216]	@ (80018ac <convert+0x268>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 80017d8:	4293      	cmp	r3, r2
 80017da:	d917      	bls.n	800180c <convert+0x1c8>
		{
			read2_out = map(read_2.out,43250,61200,28800,0);
 80017dc:	4b33      	ldr	r3, [pc, #204]	@ (80018ac <convert+0x268>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	b298      	uxth	r0, r3
 80017e2:	2300      	movs	r3, #0
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	f44f 43e1 	mov.w	r3, #28800	@ 0x7080
 80017ea:	f64e 7210 	movw	r2, #61200	@ 0xef10
 80017ee:	f64a 01f2 	movw	r1, #43250	@ 0xa8f2
 80017f2:	f7ff f92d 	bl	8000a50 <map>
 80017f6:	4603      	mov	r3, r0
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b30      	ldr	r3, [pc, #192]	@ (80018bc <convert+0x278>)
 80017fc:	601a      	str	r2, [r3, #0]
			val = 3;
 80017fe:	4b2c      	ldr	r3, [pc, #176]	@ (80018b0 <convert+0x26c>)
 8001800:	2203      	movs	r2, #3
 8001802:	601a      	str	r2, [r3, #0]
			change = 3;
 8001804:	4b2b      	ldr	r3, [pc, #172]	@ (80018b4 <convert+0x270>)
 8001806:	2203      	movs	r2, #3
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	e023      	b.n	8001854 <convert+0x210>
		}
		else if((read_2.out < 43250))//||((read1_out>read2_out)&&(read_2.out < 43250))
 800180c:	4b27      	ldr	r3, [pc, #156]	@ (80018ac <convert+0x268>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f64a 02f1 	movw	r2, #43249	@ 0xa8f1
 8001814:	4293      	cmp	r3, r2
 8001816:	d817      	bhi.n	8001848 <convert+0x204>
		{
			read2_out = map(read_2.out,7000,43250,0,28800);
 8001818:	4b24      	ldr	r3, [pc, #144]	@ (80018ac <convert+0x268>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	b298      	uxth	r0, r3
 800181e:	f44f 43e1 	mov.w	r3, #28800	@ 0x7080
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	2300      	movs	r3, #0
 8001826:	f64a 02f2 	movw	r2, #43250	@ 0xa8f2
 800182a:	f641 3158 	movw	r1, #7000	@ 0x1b58
 800182e:	f7ff f90f 	bl	8000a50 <map>
 8001832:	4603      	mov	r3, r0
 8001834:	461a      	mov	r2, r3
 8001836:	4b21      	ldr	r3, [pc, #132]	@ (80018bc <convert+0x278>)
 8001838:	601a      	str	r2, [r3, #0]
			val = 4;
 800183a:	4b1d      	ldr	r3, [pc, #116]	@ (80018b0 <convert+0x26c>)
 800183c:	2204      	movs	r2, #4
 800183e:	601a      	str	r2, [r3, #0]
			change = 4;
 8001840:	4b1c      	ldr	r3, [pc, #112]	@ (80018b4 <convert+0x270>)
 8001842:	2204      	movs	r2, #4
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	e005      	b.n	8001854 <convert+0x210>
		}
		else
		{
			read2_out = 28700;
 8001848:	4b1c      	ldr	r3, [pc, #112]	@ (80018bc <convert+0x278>)
 800184a:	f247 021c 	movw	r2, #28700	@ 0x701c
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	e000      	b.n	8001854 <convert+0x210>
				if(read_1.out == 7000 && read_2.out == 7000)
 8001852:	bf00      	nop
		}
	}
		//////////////////++++++end+++++/////////////////
	//Gimbal
	read3_out = map(read_3.out,61200,7000,14400,0);
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <convert+0x27c>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	b298      	uxth	r0, r3
 800185a:	2300      	movs	r3, #0
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 8001862:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001866:	f64e 7110 	movw	r1, #61200	@ 0xef10
 800186a:	f7ff f8f1 	bl	8000a50 <map>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	4b14      	ldr	r3, [pc, #80]	@ (80018c4 <convert+0x280>)
 8001874:	601a      	str	r2, [r3, #0]
	if(read_4.out>42900){
 8001876:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <convert+0x284>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f24a 7294 	movw	r2, #42900	@ 0xa794
 800187e:	4293      	cmp	r3, r2
 8001880:	d926      	bls.n	80018d0 <convert+0x28c>
		read4_out = map(read_4.out,42900,61200,14400,0);
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <convert+0x284>)
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	b298      	uxth	r0, r3
 8001888:	2300      	movs	r3, #0
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 8001890:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001894:	f24a 7194 	movw	r1, #42900	@ 0xa794
 8001898:	f7ff f8da 	bl	8000a50 <map>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <convert+0x288>)
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	e025      	b.n	80018f2 <convert+0x2ae>
 80018a6:	bf00      	nop
 80018a8:	20000230 	.word	0x20000230
 80018ac:	20000240 	.word	0x20000240
 80018b0:	20000214 	.word	0x20000214
 80018b4:	20000220 	.word	0x20000220
 80018b8:	20000194 	.word	0x20000194
 80018bc:	20000198 	.word	0x20000198
 80018c0:	20000250 	.word	0x20000250
 80018c4:	2000019c 	.word	0x2000019c
 80018c8:	20000260 	.word	0x20000260
 80018cc:	200001a0 	.word	0x200001a0
	}
	else{
		read4_out = map(read_4.out,42900,25000,14400,0);
 80018d0:	4b1e      	ldr	r3, [pc, #120]	@ (800194c <convert+0x308>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	b298      	uxth	r0, r3
 80018d6:	2300      	movs	r3, #0
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 80018de:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 80018e2:	f24a 7194 	movw	r1, #42900	@ 0xa794
 80018e6:	f7ff f8b3 	bl	8000a50 <map>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461a      	mov	r2, r3
 80018ee:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <convert+0x30c>)
 80018f0:	601a      	str	r2, [r3, #0]
	}

	//ch5 volume speed choi
	read5_out = map(read_5.out,7200,61200,28700,0);
 80018f2:	4b18      	ldr	r3, [pc, #96]	@ (8001954 <convert+0x310>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	b298      	uxth	r0, r3
 80018f8:	2300      	movs	r3, #0
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	f247 031c 	movw	r3, #28700	@ 0x701c
 8001900:	f64e 7210 	movw	r2, #61200	@ 0xef10
 8001904:	f44f 51e1 	mov.w	r1, #7200	@ 0x1c20
 8001908:	f7ff f8a2 	bl	8000a50 <map>
 800190c:	4603      	mov	r3, r0
 800190e:	461a      	mov	r2, r3
 8001910:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <convert+0x314>)
 8001912:	601a      	str	r2, [r3, #0]

	//save status joystick
	if(read_6.out > 7500)
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <convert+0x318>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 800191c:	4293      	cmp	r3, r2
 800191e:	d903      	bls.n	8001928 <convert+0x2e4>
	{
		save = 1;
 8001920:	4b0f      	ldr	r3, [pc, #60]	@ (8001960 <convert+0x31c>)
 8001922:	2201      	movs	r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e002      	b.n	800192e <convert+0x2ea>
	}
	else
	{
		save = 0;
 8001928:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <convert+0x31c>)
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
	}

	// ch7 disable sensor
	if(read_7.out>8000)
 800192e:	4b0d      	ldr	r3, [pc, #52]	@ (8001964 <convert+0x320>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8001936:	d903      	bls.n	8001940 <convert+0x2fc>
	{
		lock_ss = 1;
 8001938:	4b0b      	ldr	r3, [pc, #44]	@ (8001968 <convert+0x324>)
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]
	}
	else{
		lock_ss = 0;
	}

}
 800193e:	e002      	b.n	8001946 <convert+0x302>
		lock_ss = 0;
 8001940:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <convert+0x324>)
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
}
 8001946:	bf00      	nop
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000260 	.word	0x20000260
 8001950:	200001a0 	.word	0x200001a0
 8001954:	20000270 	.word	0x20000270
 8001958:	200001a4 	.word	0x200001a4
 800195c:	20000280 	.word	0x20000280
 8001960:	20000210 	.word	0x20000210
 8001964:	20000290 	.word	0x20000290
 8001968:	20000224 	.word	0x20000224

0800196c <direction>:
void direction(int running,uint32_t speed_CCR1,uint32_t speed_CCR2)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
	//tien
	if(running == 1)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d111      	bne.n	80019a2 <direction+0x36>
	{
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 800197e:	4a2a      	ldr	r2, [pc, #168]	@ (8001a28 <direction+0xbc>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001984:	4a28      	ldr	r2, [pc, #160]	@ (8001a28 <direction+0xbc>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001990:	4826      	ldr	r0, [pc, #152]	@ (8001a2c <direction+0xc0>)
 8001992:	f001 f9d2 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 8001996:	2201      	movs	r2, #1
 8001998:	2140      	movs	r1, #64	@ 0x40
 800199a:	4824      	ldr	r0, [pc, #144]	@ (8001a2c <direction+0xc0>)
 800199c:	f001 f9cd 	bl	8002d3a <HAL_GPIO_WritePin>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
	}
}
 80019a0:	e03d      	b.n	8001a1e <direction+0xb2>
	else if(running == 2)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d111      	bne.n	80019cc <direction+0x60>
			TIM3 -> CCR1 = speed_CCR1;
 80019a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001a28 <direction+0xbc>)
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 80019ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001a28 <direction+0xbc>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019ba:	481c      	ldr	r0, [pc, #112]	@ (8001a2c <direction+0xc0>)
 80019bc:	f001 f9bd 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2140      	movs	r1, #64	@ 0x40
 80019c4:	4819      	ldr	r0, [pc, #100]	@ (8001a2c <direction+0xc0>)
 80019c6:	f001 f9b8 	bl	8002d3a <HAL_GPIO_WritePin>
}
 80019ca:	e028      	b.n	8001a1e <direction+0xb2>
	else if(running == 3)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b03      	cmp	r3, #3
 80019d0:	d111      	bne.n	80019f6 <direction+0x8a>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 80019d2:	4a15      	ldr	r2, [pc, #84]	@ (8001a28 <direction+0xbc>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 80019d8:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <direction+0xbc>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, RESET);
 80019de:	2200      	movs	r2, #0
 80019e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019e4:	4811      	ldr	r0, [pc, #68]	@ (8001a2c <direction+0xc0>)
 80019e6:	f001 f9a8 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2140      	movs	r1, #64	@ 0x40
 80019ee:	480f      	ldr	r0, [pc, #60]	@ (8001a2c <direction+0xc0>)
 80019f0:	f001 f9a3 	bl	8002d3a <HAL_GPIO_WritePin>
}
 80019f4:	e013      	b.n	8001a1e <direction+0xb2>
	else if(running == 4)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d110      	bne.n	8001a1e <direction+0xb2>
		TIM3 -> CCR1 = speed_CCR1; // DC TRAI
 80019fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001a28 <direction+0xbc>)
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	6353      	str	r3, [r2, #52]	@ 0x34
		TIM3 -> CCR2 = speed_CCR2; // DC PHAI
 8001a02:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <direction+0xbc>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6393      	str	r3, [r2, #56]	@ 0x38
		HAL_GPIO_WritePin(F_R_1A_GPIO_Port, F_R_1A_Pin, SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a0e:	4807      	ldr	r0, [pc, #28]	@ (8001a2c <direction+0xc0>)
 8001a10:	f001 f993 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(F_R_1B_GPIO_Port, F_R_1B_Pin, SET);
 8001a14:	2201      	movs	r2, #1
 8001a16:	2140      	movs	r1, #64	@ 0x40
 8001a18:	4804      	ldr	r0, [pc, #16]	@ (8001a2c <direction+0xc0>)
 8001a1a:	f001 f98e 	bl	8002d3a <HAL_GPIO_WritePin>
}
 8001a1e:	bf00      	nop
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	40000400 	.word	0x40000400
 8001a2c:	40011000 	.word	0x40011000

08001a30 <Status_SS>:

void Status_SS(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	if(flag_tim6 ==1){
 8001a34:	4bc5      	ldr	r3, [pc, #788]	@ (8001d4c <Status_SS+0x31c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	f040 8225 	bne.w	8001e88 <Status_SS+0x458>
		if((HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0) && run==1 && lock_ss ==0)
 8001a3e:	2104      	movs	r1, #4
 8001a40:	48c3      	ldr	r0, [pc, #780]	@ (8001d50 <Status_SS+0x320>)
 8001a42:	f001 f963 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	f040 8081 	bne.w	8001b50 <Status_SS+0x120>
 8001a4e:	4bc1      	ldr	r3, [pc, #772]	@ (8001d54 <Status_SS+0x324>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d17c      	bne.n	8001b50 <Status_SS+0x120>
 8001a56:	4bc0      	ldr	r3, [pc, #768]	@ (8001d58 <Status_SS+0x328>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d178      	bne.n	8001b50 <Status_SS+0x120>
		{
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2180      	movs	r1, #128	@ 0x80
 8001a62:	48be      	ldr	r0, [pc, #760]	@ (8001d5c <Status_SS+0x32c>)
 8001a64:	f001 f969 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a6e:	48bc      	ldr	r0, [pc, #752]	@ (8001d60 <Status_SS+0x330>)
 8001a70:	f001 f963 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8001a74:	20c8      	movs	r0, #200	@ 0xc8
 8001a76:	f000 fe83 	bl	8002780 <HAL_Delay>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2180      	movs	r1, #128	@ 0x80
 8001a7e:	48b7      	ldr	r0, [pc, #732]	@ (8001d5c <Status_SS+0x32c>)
 8001a80:	f001 f95b 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001a84:	2200      	movs	r2, #0
 8001a86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a8a:	48b5      	ldr	r0, [pc, #724]	@ (8001d60 <Status_SS+0x330>)
 8001a8c:	f001 f955 	bl	8002d3a <HAL_GPIO_WritePin>


			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);
 8001a90:	2201      	movs	r2, #1
 8001a92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a96:	48ae      	ldr	r0, [pc, #696]	@ (8001d50 <Status_SS+0x320>)
 8001a98:	f001 f94f 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001a9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aa0:	f000 fe6e 	bl	8002780 <HAL_Delay>

			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	2180      	movs	r1, #128	@ 0x80
 8001aa8:	48ac      	ldr	r0, [pc, #688]	@ (8001d5c <Status_SS+0x32c>)
 8001aaa:	f001 f946 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ab4:	48aa      	ldr	r0, [pc, #680]	@ (8001d60 <Status_SS+0x330>)
 8001ab6:	f001 f940 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001aba:	2201      	movs	r2, #1
 8001abc:	2180      	movs	r1, #128	@ 0x80
 8001abe:	48a7      	ldr	r0, [pc, #668]	@ (8001d5c <Status_SS+0x32c>)
 8001ac0:	f001 f93b 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001aca:	48a5      	ldr	r0, [pc, #660]	@ (8001d60 <Status_SS+0x330>)
 8001acc:	f001 f935 	bl	8002d3a <HAL_GPIO_WritePin>

			direction(2,28800,28800);
 8001ad0:	f44f 42e1 	mov.w	r2, #28800	@ 0x7080
 8001ad4:	f44f 41e1 	mov.w	r1, #28800	@ 0x7080
 8001ad8:	2002      	movs	r0, #2
 8001ada:	f7ff ff47 	bl	800196c <direction>
			HAL_Delay(1000);
 8001ade:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ae2:	f000 fe4d 	bl	8002780 <HAL_Delay>
			direction(2,25000,1000);// ss1: lui nhe sang phai
 8001ae6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001aea:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8001aee:	2002      	movs	r0, #2
 8001af0:	f7ff ff3c 	bl	800196c <direction>
			HAL_Delay(1000);
 8001af4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001af8:	f000 fe42 	bl	8002780 <HAL_Delay>

			if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001afc:	2104      	movs	r1, #4
 8001afe:	4894      	ldr	r0, [pc, #592]	@ (8001d50 <Status_SS+0x320>)
 8001b00:	f001 f904 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d107      	bne.n	8001b1a <Status_SS+0xea>
				direction(2,25000,1000);// ss1: lui nhe sang phai
 8001b0a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b0e:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8001b12:	2002      	movs	r0, #2
 8001b14:	f7ff ff2a 	bl	800196c <direction>
 8001b18:	e00e      	b.n	8001b38 <Status_SS+0x108>
			}
			else if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001b1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b1e:	4891      	ldr	r0, [pc, #580]	@ (8001d64 <Status_SS+0x334>)
 8001b20:	f001 f8f4 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d106      	bne.n	8001b38 <Status_SS+0x108>
				direction(2,15000,22000);// ss1: lui nhe sang phai
 8001b2a:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001b2e:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001b32:	2002      	movs	r0, #2
 8001b34:	f7ff ff1a 	bl	800196c <direction>
			}
			direction(2,28800,28800);
 8001b38:	f44f 42e1 	mov.w	r2, #28800	@ 0x7080
 8001b3c:	f44f 41e1 	mov.w	r1, #28800	@ 0x7080
 8001b40:	2002      	movs	r0, #2
 8001b42:	f7ff ff13 	bl	800196c <direction>
			HAL_Delay(3000);
 8001b46:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001b4a:	f000 fe19 	bl	8002780 <HAL_Delay>
 8001b4e:	e19b      	b.n	8001e88 <Status_SS+0x458>
		}
		else if((HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0) && run ==1 && lock_ss ==0)
 8001b50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b54:	4883      	ldr	r0, [pc, #524]	@ (8001d64 <Status_SS+0x334>)
 8001b56:	f001 f8d9 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d176      	bne.n	8001c4e <Status_SS+0x21e>
 8001b60:	4b7c      	ldr	r3, [pc, #496]	@ (8001d54 <Status_SS+0x324>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d172      	bne.n	8001c4e <Status_SS+0x21e>
 8001b68:	4b7b      	ldr	r3, [pc, #492]	@ (8001d58 <Status_SS+0x328>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d16e      	bne.n	8001c4e <Status_SS+0x21e>
		{
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001b70:	2200      	movs	r2, #0
 8001b72:	2180      	movs	r1, #128	@ 0x80
 8001b74:	4879      	ldr	r0, [pc, #484]	@ (8001d5c <Status_SS+0x32c>)
 8001b76:	f001 f8e0 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b80:	4877      	ldr	r0, [pc, #476]	@ (8001d60 <Status_SS+0x330>)
 8001b82:	f001 f8da 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8001b86:	20c8      	movs	r0, #200	@ 0xc8
 8001b88:	f000 fdfa 	bl	8002780 <HAL_Delay>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2180      	movs	r1, #128	@ 0x80
 8001b90:	4872      	ldr	r0, [pc, #456]	@ (8001d5c <Status_SS+0x32c>)
 8001b92:	f001 f8d2 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001b96:	2200      	movs	r2, #0
 8001b98:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b9c:	4870      	ldr	r0, [pc, #448]	@ (8001d60 <Status_SS+0x330>)
 8001b9e:	f001 f8cc 	bl	8002d3a <HAL_GPIO_WritePin>


			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ba8:	4869      	ldr	r0, [pc, #420]	@ (8001d50 <Status_SS+0x320>)
 8001baa:	f001 f8c6 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001bae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bb2:	f000 fde5 	bl	8002780 <HAL_Delay>

			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	2180      	movs	r1, #128	@ 0x80
 8001bba:	4868      	ldr	r0, [pc, #416]	@ (8001d5c <Status_SS+0x32c>)
 8001bbc:	f001 f8bd 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bc6:	4866      	ldr	r0, [pc, #408]	@ (8001d60 <Status_SS+0x330>)
 8001bc8:	f001 f8b7 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001bcc:	2201      	movs	r2, #1
 8001bce:	2180      	movs	r1, #128	@ 0x80
 8001bd0:	4862      	ldr	r0, [pc, #392]	@ (8001d5c <Status_SS+0x32c>)
 8001bd2:	f001 f8b2 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bdc:	4860      	ldr	r0, [pc, #384]	@ (8001d60 <Status_SS+0x330>)
 8001bde:	f001 f8ac 	bl	8002d3a <HAL_GPIO_WritePin>
			direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001be2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001be6:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001bea:	2001      	movs	r0, #1
 8001bec:	f7ff febe 	bl	800196c <direction>
			HAL_Delay(1000);
 8001bf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bf4:	f000 fdc4 	bl	8002780 <HAL_Delay>

			if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001bf8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bfc:	4859      	ldr	r0, [pc, #356]	@ (8001d64 <Status_SS+0x334>)
 8001bfe:	f001 f885 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d107      	bne.n	8001c18 <Status_SS+0x1e8>
				direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001c08:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001c0c:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001c10:	2001      	movs	r0, #1
 8001c12:	f7ff feab 	bl	800196c <direction>
 8001c16:	e00e      	b.n	8001c36 <Status_SS+0x206>
			}
			else if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001c18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c1c:	4851      	ldr	r0, [pc, #324]	@ (8001d64 <Status_SS+0x334>)
 8001c1e:	f001 f875 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d006      	beq.n	8001c36 <Status_SS+0x206>
				direction(1,15000,22000);// ss1: tiennhe sang trai
 8001c28:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001c2c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001c30:	2001      	movs	r0, #1
 8001c32:	f7ff fe9b 	bl	800196c <direction>
			}
			direction(1,28800,28800);
 8001c36:	f44f 42e1 	mov.w	r2, #28800	@ 0x7080
 8001c3a:	f44f 41e1 	mov.w	r1, #28800	@ 0x7080
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fe94 	bl	800196c <direction>
			HAL_Delay(3000);
 8001c44:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c48:	f000 fd9a 	bl	8002780 <HAL_Delay>
 8001c4c:	e11c      	b.n	8001e88 <Status_SS+0x458>
		}
		else if((HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin)==0) && run == 1 && lock_ss ==0)
 8001c4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c52:	4844      	ldr	r0, [pc, #272]	@ (8001d64 <Status_SS+0x334>)
 8001c54:	f001 f85a 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	f040 8084 	bne.w	8001d68 <Status_SS+0x338>
 8001c60:	4b3c      	ldr	r3, [pc, #240]	@ (8001d54 <Status_SS+0x324>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d17f      	bne.n	8001d68 <Status_SS+0x338>
 8001c68:	4b3b      	ldr	r3, [pc, #236]	@ (8001d58 <Status_SS+0x328>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d17b      	bne.n	8001d68 <Status_SS+0x338>
		{
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001c70:	2200      	movs	r2, #0
 8001c72:	2180      	movs	r1, #128	@ 0x80
 8001c74:	4839      	ldr	r0, [pc, #228]	@ (8001d5c <Status_SS+0x32c>)
 8001c76:	f001 f860 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c80:	4837      	ldr	r0, [pc, #220]	@ (8001d60 <Status_SS+0x330>)
 8001c82:	f001 f85a 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8001c86:	20c8      	movs	r0, #200	@ 0xc8
 8001c88:	f000 fd7a 	bl	8002780 <HAL_Delay>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	2180      	movs	r1, #128	@ 0x80
 8001c90:	4832      	ldr	r0, [pc, #200]	@ (8001d5c <Status_SS+0x32c>)
 8001c92:	f001 f852 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001c96:	2200      	movs	r2, #0
 8001c98:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c9c:	4830      	ldr	r0, [pc, #192]	@ (8001d60 <Status_SS+0x330>)
 8001c9e:	f001 f84c 	bl	8002d3a <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ca8:	4829      	ldr	r0, [pc, #164]	@ (8001d50 <Status_SS+0x320>)
 8001caa:	f001 f846 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001cae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cb2:	f000 fd65 	bl	8002780 <HAL_Delay>

			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	2180      	movs	r1, #128	@ 0x80
 8001cba:	4828      	ldr	r0, [pc, #160]	@ (8001d5c <Status_SS+0x32c>)
 8001cbc:	f001 f83d 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cc6:	4826      	ldr	r0, [pc, #152]	@ (8001d60 <Status_SS+0x330>)
 8001cc8:	f001 f837 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	2180      	movs	r1, #128	@ 0x80
 8001cd0:	4822      	ldr	r0, [pc, #136]	@ (8001d5c <Status_SS+0x32c>)
 8001cd2:	f001 f832 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cdc:	4820      	ldr	r0, [pc, #128]	@ (8001d60 <Status_SS+0x330>)
 8001cde:	f001 f82c 	bl	8002d3a <HAL_GPIO_WritePin>
			direction(2,15000,22000);// ss1: lui nhe sang phai
 8001ce2:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001ce6:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001cea:	2002      	movs	r0, #2
 8001cec:	f7ff fe3e 	bl	800196c <direction>
			HAL_Delay(1000);
 8001cf0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cf4:	f000 fd44 	bl	8002780 <HAL_Delay>

			if(HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin) == 0){
 8001cf8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cfc:	4819      	ldr	r0, [pc, #100]	@ (8001d64 <Status_SS+0x334>)
 8001cfe:	f001 f805 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d107      	bne.n	8001d18 <Status_SS+0x2e8>
				direction(2,15000,22000);// ss1: lui nhe sang phai
 8001d08:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001d0c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001d10:	2002      	movs	r0, #2
 8001d12:	f7ff fe2b 	bl	800196c <direction>
 8001d16:	e00d      	b.n	8001d34 <Status_SS+0x304>
			}
			else if(HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin)==0){
 8001d18:	2104      	movs	r1, #4
 8001d1a:	480d      	ldr	r0, [pc, #52]	@ (8001d50 <Status_SS+0x320>)
 8001d1c:	f000 fff6 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d106      	bne.n	8001d34 <Status_SS+0x304>
				direction(2,20000,15000);// ss1: lui nhe sang phai
 8001d26:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001d2a:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001d2e:	2002      	movs	r0, #2
 8001d30:	f7ff fe1c 	bl	800196c <direction>
			}
			direction(2,28800,28800);
 8001d34:	f44f 42e1 	mov.w	r2, #28800	@ 0x7080
 8001d38:	f44f 41e1 	mov.w	r1, #28800	@ 0x7080
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f7ff fe15 	bl	800196c <direction>
			HAL_Delay(3000);
 8001d42:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001d46:	f000 fd1b 	bl	8002780 <HAL_Delay>
 8001d4a:	e09d      	b.n	8001e88 <Status_SS+0x458>
 8001d4c:	200001fc 	.word	0x200001fc
 8001d50:	40010c00 	.word	0x40010c00
 8001d54:	2000021c 	.word	0x2000021c
 8001d58:	20000224 	.word	0x20000224
 8001d5c:	40011000 	.word	0x40011000
 8001d60:	40011400 	.word	0x40011400
 8001d64:	40011800 	.word	0x40011800
		}
		else if((HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)==0) && run ==1 && lock_ss ==0)
 8001d68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d6c:	4847      	ldr	r0, [pc, #284]	@ (8001e8c <Status_SS+0x45c>)
 8001d6e:	f000 ffcd 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d176      	bne.n	8001e66 <Status_SS+0x436>
 8001d78:	4b45      	ldr	r3, [pc, #276]	@ (8001e90 <Status_SS+0x460>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d172      	bne.n	8001e66 <Status_SS+0x436>
 8001d80:	4b44      	ldr	r3, [pc, #272]	@ (8001e94 <Status_SS+0x464>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d16e      	bne.n	8001e66 <Status_SS+0x436>
		{
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2180      	movs	r1, #128	@ 0x80
 8001d8c:	4842      	ldr	r0, [pc, #264]	@ (8001e98 <Status_SS+0x468>)
 8001d8e:	f000 ffd4 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001d92:	2200      	movs	r2, #0
 8001d94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d98:	4840      	ldr	r0, [pc, #256]	@ (8001e9c <Status_SS+0x46c>)
 8001d9a:	f000 ffce 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(200);
 8001d9e:	20c8      	movs	r0, #200	@ 0xc8
 8001da0:	f000 fcee 	bl	8002780 <HAL_Delay>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2180      	movs	r1, #128	@ 0x80
 8001da8:	483b      	ldr	r0, [pc, #236]	@ (8001e98 <Status_SS+0x468>)
 8001daa:	f000 ffc6 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001dae:	2200      	movs	r2, #0
 8001db0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001db4:	4839      	ldr	r0, [pc, #228]	@ (8001e9c <Status_SS+0x46c>)
 8001db6:	f000 ffc0 	bl	8002d3a <HAL_GPIO_WritePin>


			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001dc0:	4837      	ldr	r0, [pc, #220]	@ (8001ea0 <Status_SS+0x470>)
 8001dc2:	f000 ffba 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_Delay(1000);
 8001dc6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001dca:	f000 fcd9 	bl	8002780 <HAL_Delay>

			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001dce:	2201      	movs	r2, #1
 8001dd0:	2180      	movs	r1, #128	@ 0x80
 8001dd2:	4831      	ldr	r0, [pc, #196]	@ (8001e98 <Status_SS+0x468>)
 8001dd4:	f000 ffb1 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001dde:	482f      	ldr	r0, [pc, #188]	@ (8001e9c <Status_SS+0x46c>)
 8001de0:	f000 ffab 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, BRK_1A_Pin, SET);
 8001de4:	2201      	movs	r2, #1
 8001de6:	2180      	movs	r1, #128	@ 0x80
 8001de8:	482b      	ldr	r0, [pc, #172]	@ (8001e98 <Status_SS+0x468>)
 8001dea:	f000 ffa6 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, BRK_1B_Pin, SET);
 8001dee:	2201      	movs	r2, #1
 8001df0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001df4:	4829      	ldr	r0, [pc, #164]	@ (8001e9c <Status_SS+0x46c>)
 8001df6:	f000 ffa0 	bl	8002d3a <HAL_GPIO_WritePin>

			direction(1,15000,22000);// ss1: tiennhe sang trai
 8001dfa:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001dfe:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001e02:	2001      	movs	r0, #1
 8001e04:	f7ff fdb2 	bl	800196c <direction>
			HAL_Delay(1000);
 8001e08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e0c:	f000 fcb8 	bl	8002780 <HAL_Delay>

			if(HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin)){
 8001e10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e14:	481d      	ldr	r0, [pc, #116]	@ (8001e8c <Status_SS+0x45c>)
 8001e16:	f000 ff79 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d007      	beq.n	8001e30 <Status_SS+0x400>
				direction(1,15000,22000);// ss1: tiennhe sang trai
 8001e20:	f245 52f0 	movw	r2, #22000	@ 0x55f0
 8001e24:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001e28:	2001      	movs	r0, #1
 8001e2a:	f7ff fd9f 	bl	800196c <direction>
 8001e2e:	e00e      	b.n	8001e4e <Status_SS+0x41e>
			}
			else if(HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin)==0){
 8001e30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e34:	4815      	ldr	r0, [pc, #84]	@ (8001e8c <Status_SS+0x45c>)
 8001e36:	f000 ff69 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d106      	bne.n	8001e4e <Status_SS+0x41e>
				direction(1,20000,15000);// ss1: tien nhe sang trai lui +13000
 8001e40:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001e44:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001e48:	2001      	movs	r0, #1
 8001e4a:	f7ff fd8f 	bl	800196c <direction>
			}
			direction(1,28800,28800);
 8001e4e:	f44f 42e1 	mov.w	r2, #28800	@ 0x7080
 8001e52:	f44f 41e1 	mov.w	r1, #28800	@ 0x7080
 8001e56:	2001      	movs	r0, #1
 8001e58:	f7ff fd88 	bl	800196c <direction>
			HAL_Delay(3000);
 8001e5c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001e60:	f000 fc8e 	bl	8002780 <HAL_Delay>
 8001e64:	e010      	b.n	8001e88 <Status_SS+0x458>
		}
		else{
				HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001e66:	2201      	movs	r2, #1
 8001e68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001e6c:	480c      	ldr	r0, [pc, #48]	@ (8001ea0 <Status_SS+0x470>)
 8001e6e:	f000 ff64 	bl	8002d3a <HAL_GPIO_WritePin>
				flag_tim6 =0;
 8001e72:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea4 <Status_SS+0x474>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim6);
 8001e78:	480b      	ldr	r0, [pc, #44]	@ (8001ea8 <Status_SS+0x478>)
 8001e7a:	f001 fca7 	bl	80037cc <HAL_TIM_Base_Stop_IT>
				htim6.Instance -> CNT =0;
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ea8 <Status_SS+0x478>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	625a      	str	r2, [r3, #36]	@ 0x24
		}
	}
}
 8001e86:	e7ff      	b.n	8001e88 <Status_SS+0x458>
 8001e88:	bf00      	nop
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40011800 	.word	0x40011800
 8001e90:	2000021c 	.word	0x2000021c
 8001e94:	20000224 	.word	0x20000224
 8001e98:	40011000 	.word	0x40011000
 8001e9c:	40011400 	.word	0x40011400
 8001ea0:	40010c00 	.word	0x40010c00
 8001ea4:	200001fc 	.word	0x200001fc
 8001ea8:	20000104 	.word	0x20000104

08001eac <control>:

void control(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	Read_ss1 = HAL_GPIO_ReadPin(SS1_GPIO_Port, SS1_Pin);
 8001eb0:	2104      	movs	r1, #4
 8001eb2:	48a8      	ldr	r0, [pc, #672]	@ (8002154 <control+0x2a8>)
 8001eb4:	f000 ff2a 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	461a      	mov	r2, r3
 8001ebc:	4ba6      	ldr	r3, [pc, #664]	@ (8002158 <control+0x2ac>)
 8001ebe:	601a      	str	r2, [r3, #0]
	Read_ss2 = HAL_GPIO_ReadPin(SS2_GPIO_Port, SS2_Pin);
 8001ec0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ec4:	48a5      	ldr	r0, [pc, #660]	@ (800215c <control+0x2b0>)
 8001ec6:	f000 ff21 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4ba4      	ldr	r3, [pc, #656]	@ (8002160 <control+0x2b4>)
 8001ed0:	601a      	str	r2, [r3, #0]
	Read_ss3 = HAL_GPIO_ReadPin(SS3_GPIO_Port, SS3_Pin);
 8001ed2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ed6:	48a1      	ldr	r0, [pc, #644]	@ (800215c <control+0x2b0>)
 8001ed8:	f000 ff18 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001edc:	4603      	mov	r3, r0
 8001ede:	461a      	mov	r2, r3
 8001ee0:	4ba0      	ldr	r3, [pc, #640]	@ (8002164 <control+0x2b8>)
 8001ee2:	601a      	str	r2, [r3, #0]
	Read_ss4 = HAL_GPIO_ReadPin(SS4_GPIO_Port, SS4_Pin);
 8001ee4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ee8:	489c      	ldr	r0, [pc, #624]	@ (800215c <control+0x2b0>)
 8001eea:	f000 ff0f 	bl	8002d0c <HAL_GPIO_ReadPin>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b9d      	ldr	r3, [pc, #628]	@ (8002168 <control+0x2bc>)
 8001ef4:	601a      	str	r2, [r3, #0]

	if((Read_ss1 ==0 && Read_ss2 ==0 && Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001ef6:	4b98      	ldr	r3, [pc, #608]	@ (8002158 <control+0x2ac>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10f      	bne.n	8001f1e <control+0x72>
 8001efe:	4b98      	ldr	r3, [pc, #608]	@ (8002160 <control+0x2b4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d10b      	bne.n	8001f1e <control+0x72>
 8001f06:	4b97      	ldr	r3, [pc, #604]	@ (8002164 <control+0x2b8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d107      	bne.n	8001f1e <control+0x72>
 8001f0e:	4b96      	ldr	r3, [pc, #600]	@ (8002168 <control+0x2bc>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d103      	bne.n	8001f1e <control+0x72>
 8001f16:	4b95      	ldr	r3, [pc, #596]	@ (800216c <control+0x2c0>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d031      	beq.n	8001f82 <control+0xd6>
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f1e:	4b8e      	ldr	r3, [pc, #568]	@ (8002158 <control+0x2ac>)
 8001f20:	681b      	ldr	r3, [r3, #0]
	if((Read_ss1 ==0 && Read_ss2 ==0 && Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d107      	bne.n	8001f36 <control+0x8a>
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f26:	4b8e      	ldr	r3, [pc, #568]	@ (8002160 <control+0x2b4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d103      	bne.n	8001f36 <control+0x8a>
 8001f2e:	4b8f      	ldr	r3, [pc, #572]	@ (800216c <control+0x2c0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d025      	beq.n	8001f82 <control+0xd6>
 8001f36:	4b8b      	ldr	r3, [pc, #556]	@ (8002164 <control+0x2b8>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d107      	bne.n	8001f4e <control+0xa2>
 8001f3e:	4b8a      	ldr	r3, [pc, #552]	@ (8002168 <control+0x2bc>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d103      	bne.n	8001f4e <control+0xa2>
 8001f46:	4b89      	ldr	r3, [pc, #548]	@ (800216c <control+0x2c0>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d019      	beq.n	8001f82 <control+0xd6>
		(save ==0 && read1_out == 28700&&read2_out==28700&&read_4.out==25000 )||
 8001f4e:	4b88      	ldr	r3, [pc, #544]	@ (8002170 <control+0x2c4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
		(Read_ss1 ==0 && Read_ss2 ==0 && lock_ss==0)||(Read_ss3 ==0 && Read_ss4==0 && lock_ss==0)||
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d111      	bne.n	8001f7a <control+0xce>
		(save ==0 && read1_out == 28700&&read2_out==28700&&read_4.out==25000 )||
 8001f56:	4b87      	ldr	r3, [pc, #540]	@ (8002174 <control+0x2c8>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d10b      	bne.n	8001f7a <control+0xce>
 8001f62:	4b85      	ldr	r3, [pc, #532]	@ (8002178 <control+0x2cc>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f247 021c 	movw	r2, #28700	@ 0x701c
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d105      	bne.n	8001f7a <control+0xce>
 8001f6e:	4b83      	ldr	r3, [pc, #524]	@ (800217c <control+0x2d0>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d003      	beq.n	8001f82 <control+0xd6>
		(read_7.out == 0))//&&read5_out==28700
 8001f7a:	4b81      	ldr	r3, [pc, #516]	@ (8002180 <control+0x2d4>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
		(save ==0 && read1_out == 28700&&read2_out==28700&&read_4.out==25000 )||
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d124      	bne.n	8001fcc <control+0x120>
	{
		run =0;
 8001f82:	4b80      	ldr	r3, [pc, #512]	@ (8002184 <control+0x2d8>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
//		HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, RESET);
//		HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, RESET);
//		HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, RESET);
//		HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, RESET);

		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, RESET);
 8001f88:	2200      	movs	r2, #0
 8001f8a:	2180      	movs	r1, #128	@ 0x80
 8001f8c:	487e      	ldr	r0, [pc, #504]	@ (8002188 <control+0x2dc>)
 8001f8e:	f000 fed4 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, RESET);
 8001f92:	2200      	movs	r2, #0
 8001f94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001f98:	487c      	ldr	r0, [pc, #496]	@ (800218c <control+0x2e0>)
 8001f9a:	f000 fece 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, RESET);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001fa4:	4879      	ldr	r0, [pc, #484]	@ (800218c <control+0x2e0>)
 8001fa6:	f000 fec8 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, RESET);
 8001faa:	2200      	movs	r2, #0
 8001fac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fb0:	4876      	ldr	r0, [pc, #472]	@ (800218c <control+0x2e0>)
 8001fb2:	f000 fec2 	bl	8002d3a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
		HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
		HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
		HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
*/
		HAL_Delay(2000);
 8001fb6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001fba:	f000 fbe1 	bl	8002780 <HAL_Delay>
		HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, SET);// BUZZE KEU
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fc4:	4863      	ldr	r0, [pc, #396]	@ (8002154 <control+0x2a8>)
 8001fc6:	f000 feb8 	bl	8002d3a <HAL_GPIO_WritePin>
			else{
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
			}

	}
}
 8001fca:	e16d      	b.n	80022a8 <control+0x3fc>
			run =1;
 8001fcc:	4b6d      	ldr	r3, [pc, #436]	@ (8002184 <control+0x2d8>)
 8001fce:	2201      	movs	r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(EN_1A_GPIO_Port, EN_1A_Pin, SET);
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fd8:	486b      	ldr	r0, [pc, #428]	@ (8002188 <control+0x2dc>)
 8001fda:	f000 feae 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_1B_GPIO_Port, EN_1B_Pin, SET);
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fe4:	4869      	ldr	r0, [pc, #420]	@ (800218c <control+0x2e0>)
 8001fe6:	f000 fea8 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, SET);
 8001fea:	2201      	movs	r2, #1
 8001fec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ff0:	4866      	ldr	r0, [pc, #408]	@ (800218c <control+0x2e0>)
 8001ff2:	f000 fea2 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, SET);
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ffc:	4863      	ldr	r0, [pc, #396]	@ (800218c <control+0x2e0>)
 8001ffe:	f000 fe9c 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1A_GPIO_Port, BRK_1A_Pin, SET);
 8002002:	2201      	movs	r2, #1
 8002004:	2180      	movs	r1, #128	@ 0x80
 8002006:	4860      	ldr	r0, [pc, #384]	@ (8002188 <control+0x2dc>)
 8002008:	f000 fe97 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_1B_GPIO_Port, BRK_1B_Pin, SET);
 800200c:	2201      	movs	r2, #1
 800200e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002012:	485e      	ldr	r0, [pc, #376]	@ (800218c <control+0x2e0>)
 8002014:	f000 fe91 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2A_GPIO_Port, BRK_2A_Pin, SET);
 8002018:	2201      	movs	r2, #1
 800201a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800201e:	485b      	ldr	r0, [pc, #364]	@ (800218c <control+0x2e0>)
 8002020:	f000 fe8b 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(BRK_2B_GPIO_Port, BRK_2B_Pin, SET);
 8002024:	2201      	movs	r2, #1
 8002026:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800202a:	4858      	ldr	r0, [pc, #352]	@ (800218c <control+0x2e0>)
 800202c:	f000 fe85 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, RESET);// BUZZE KEU
 8002030:	2200      	movs	r2, #0
 8002032:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002036:	4847      	ldr	r0, [pc, #284]	@ (8002154 <control+0x2a8>)
 8002038:	f000 fe7f 	bl	8002d3a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
 800203c:	2200      	movs	r2, #0
 800203e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002042:	4844      	ldr	r0, [pc, #272]	@ (8002154 <control+0x2a8>)
 8002044:	f000 fe79 	bl	8002d3a <HAL_GPIO_WritePin>
			if(flag_tim6 == 0){
 8002048:	4b51      	ldr	r3, [pc, #324]	@ (8002190 <control+0x2e4>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	f040 80b6 	bne.w	80021be <control+0x312>
				if(save ==1)
 8002052:	4b47      	ldr	r3, [pc, #284]	@ (8002170 <control+0x2c4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d125      	bne.n	80020a6 <control+0x1fa>
				  if(read2_out != read2_check)
 800205a:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <control+0x2cc>)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	4b4d      	ldr	r3, [pc, #308]	@ (8002194 <control+0x2e8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	f000 80ab 	beq.w	80021be <control+0x312>
					  read2_out = read2_check;
 8002068:	4b4a      	ldr	r3, [pc, #296]	@ (8002194 <control+0x2e8>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a42      	ldr	r2, [pc, #264]	@ (8002178 <control+0x2cc>)
 800206e:	6013      	str	r3, [r2, #0]
					  if(DIR == 1)
 8002070:	4b49      	ldr	r3, [pc, #292]	@ (8002198 <control+0x2ec>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d108      	bne.n	800208a <control+0x1de>
						  direction(1,read2_check,read2_check);
 8002078:	4b46      	ldr	r3, [pc, #280]	@ (8002194 <control+0x2e8>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a45      	ldr	r2, [pc, #276]	@ (8002194 <control+0x2e8>)
 800207e:	6812      	ldr	r2, [r2, #0]
 8002080:	4619      	mov	r1, r3
 8002082:	2001      	movs	r0, #1
 8002084:	f7ff fc72 	bl	800196c <direction>
 8002088:	e099      	b.n	80021be <control+0x312>
					  else if (DIR == 0){
 800208a:	4b43      	ldr	r3, [pc, #268]	@ (8002198 <control+0x2ec>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b00      	cmp	r3, #0
 8002090:	f040 8095 	bne.w	80021be <control+0x312>
						  direction(2,read2_check,read2_check);
 8002094:	4b3f      	ldr	r3, [pc, #252]	@ (8002194 <control+0x2e8>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a3e      	ldr	r2, [pc, #248]	@ (8002194 <control+0x2e8>)
 800209a:	6812      	ldr	r2, [r2, #0]
 800209c:	4619      	mov	r1, r3
 800209e:	2002      	movs	r0, #2
 80020a0:	f7ff fc64 	bl	800196c <direction>
 80020a4:	e08b      	b.n	80021be <control+0x312>
				  read2_check = read2_out;
 80020a6:	4b34      	ldr	r3, [pc, #208]	@ (8002178 <control+0x2cc>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a3a      	ldr	r2, [pc, #232]	@ (8002194 <control+0x2e8>)
 80020ac:	6013      	str	r3, [r2, #0]
				  switch (val)
 80020ae:	4b3b      	ldr	r3, [pc, #236]	@ (800219c <control+0x2f0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	2b07      	cmp	r3, #7
 80020b6:	f200 8082 	bhi.w	80021be <control+0x312>
 80020ba:	a201      	add	r2, pc, #4	@ (adr r2, 80020c0 <control+0x214>)
 80020bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c0:	080020e1 	.word	0x080020e1
 80020c4:	080020f3 	.word	0x080020f3
 80020c8:	08002105 	.word	0x08002105
 80020cc:	0800211d 	.word	0x0800211d
 80020d0:	08002135 	.word	0x08002135
 80020d4:	08002145 	.word	0x08002145
 80020d8:	080021a1 	.word	0x080021a1
 80020dc:	080021af 	.word	0x080021af
							direction(4,read1_out,read1_out);
 80020e0:	4b24      	ldr	r3, [pc, #144]	@ (8002174 <control+0x2c8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a23      	ldr	r2, [pc, #140]	@ (8002174 <control+0x2c8>)
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	4619      	mov	r1, r3
 80020ea:	2004      	movs	r0, #4
 80020ec:	f7ff fc3e 	bl	800196c <direction>
							break;
 80020f0:	e065      	b.n	80021be <control+0x312>
							direction(3,read1_out,read1_out);
 80020f2:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <control+0x2c8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002174 <control+0x2c8>)
 80020f8:	6812      	ldr	r2, [r2, #0]
 80020fa:	4619      	mov	r1, r3
 80020fc:	2003      	movs	r0, #3
 80020fe:	f7ff fc35 	bl	800196c <direction>
							break;
 8002102:	e05c      	b.n	80021be <control+0x312>
							direction(2,read2_out,read2_out);
 8002104:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <control+0x2cc>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <control+0x2cc>)
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	4619      	mov	r1, r3
 800210e:	2002      	movs	r0, #2
 8002110:	f7ff fc2c 	bl	800196c <direction>
							DIR =0;
 8002114:	4b20      	ldr	r3, [pc, #128]	@ (8002198 <control+0x2ec>)
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
							break;
 800211a:	e050      	b.n	80021be <control+0x312>
							direction(1,read2_out,read2_out);
 800211c:	4b16      	ldr	r3, [pc, #88]	@ (8002178 <control+0x2cc>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a15      	ldr	r2, [pc, #84]	@ (8002178 <control+0x2cc>)
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	4619      	mov	r1, r3
 8002126:	2001      	movs	r0, #1
 8002128:	f7ff fc20 	bl	800196c <direction>
							DIR=1;
 800212c:	4b1a      	ldr	r3, [pc, #104]	@ (8002198 <control+0x2ec>)
 800212e:	2201      	movs	r2, #1
 8002130:	601a      	str	r2, [r3, #0]
							break;
 8002132:	e044      	b.n	80021be <control+0x312>
							direction(1,10000,23000);
 8002134:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 8002138:	f242 7110 	movw	r1, #10000	@ 0x2710
 800213c:	2001      	movs	r0, #1
 800213e:	f7ff fc15 	bl	800196c <direction>
							break;
 8002142:	e03c      	b.n	80021be <control+0x312>
							direction(1,23000,10000);
 8002144:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002148:	f645 11d8 	movw	r1, #23000	@ 0x59d8
 800214c:	2001      	movs	r0, #1
 800214e:	f7ff fc0d 	bl	800196c <direction>
							break;
 8002152:	e034      	b.n	80021be <control+0x312>
 8002154:	40010c00 	.word	0x40010c00
 8002158:	20000200 	.word	0x20000200
 800215c:	40011800 	.word	0x40011800
 8002160:	20000204 	.word	0x20000204
 8002164:	20000208 	.word	0x20000208
 8002168:	2000020c 	.word	0x2000020c
 800216c:	20000224 	.word	0x20000224
 8002170:	20000210 	.word	0x20000210
 8002174:	20000194 	.word	0x20000194
 8002178:	20000198 	.word	0x20000198
 800217c:	20000260 	.word	0x20000260
 8002180:	20000290 	.word	0x20000290
 8002184:	2000021c 	.word	0x2000021c
 8002188:	40011000 	.word	0x40011000
 800218c:	40011400 	.word	0x40011400
 8002190:	200001fc 	.word	0x200001fc
 8002194:	200001f8 	.word	0x200001f8
 8002198:	20000218 	.word	0x20000218
 800219c:	20000214 	.word	0x20000214
							direction(2,20000,0);
 80021a0:	2200      	movs	r2, #0
 80021a2:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80021a6:	2002      	movs	r0, #2
 80021a8:	f7ff fbe0 	bl	800196c <direction>
							break;
 80021ac:	e007      	b.n	80021be <control+0x312>
							direction(2,800,10000);
 80021ae:	f242 7210 	movw	r2, #10000	@ 0x2710
 80021b2:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80021b6:	2002      	movs	r0, #2
 80021b8:	f7ff fbd8 	bl	800196c <direction>
							break;
 80021bc:	bf00      	nop
			if(read_10.out > 43000){
 80021be:	4b3b      	ldr	r3, [pc, #236]	@ (80022ac <control+0x400>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f24a 72f8 	movw	r2, #43000	@ 0xa7f8
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d90a      	bls.n	80021e0 <control+0x334>
					TIM3 -> CCR3 = read5_out;
 80021ca:	4a39      	ldr	r2, [pc, #228]	@ (80022b0 <control+0x404>)
 80021cc:	4b39      	ldr	r3, [pc, #228]	@ (80022b4 <control+0x408>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	63d3      	str	r3, [r2, #60]	@ 0x3c
					HAL_GPIO_WritePin(F_R_2B_GPIO_Port, F_R_2B_Pin, SET);
 80021d2:	2201      	movs	r2, #1
 80021d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021d8:	4837      	ldr	r0, [pc, #220]	@ (80022b8 <control+0x40c>)
 80021da:	f000 fdae 	bl	8002d3a <HAL_GPIO_WritePin>
 80021de:	e016      	b.n	800220e <control+0x362>
			else if(read_10.out < 41000){
 80021e0:	4b32      	ldr	r3, [pc, #200]	@ (80022ac <control+0x400>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f24a 0227 	movw	r2, #40999	@ 0xa027
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d80a      	bhi.n	8002202 <control+0x356>
					HAL_GPIO_WritePin(F_R_2B_GPIO_Port, F_R_2B_Pin, RESET);
 80021ec:	2200      	movs	r2, #0
 80021ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021f2:	4831      	ldr	r0, [pc, #196]	@ (80022b8 <control+0x40c>)
 80021f4:	f000 fda1 	bl	8002d3a <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 80021f8:	4a2d      	ldr	r2, [pc, #180]	@ (80022b0 <control+0x404>)
 80021fa:	4b2e      	ldr	r3, [pc, #184]	@ (80022b4 <control+0x408>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002200:	e005      	b.n	800220e <control+0x362>
					HAL_GPIO_WritePin(EN_2B_GPIO_Port, EN_2B_Pin, RESET);
 8002202:	2200      	movs	r2, #0
 8002204:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002208:	482b      	ldr	r0, [pc, #172]	@ (80022b8 <control+0x40c>)
 800220a:	f000 fd96 	bl	8002d3a <HAL_GPIO_WritePin>
			if(read_11.out > 43000){
 800220e:	4b2b      	ldr	r3, [pc, #172]	@ (80022bc <control+0x410>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f24a 72f8 	movw	r2, #43000	@ 0xa7f8
 8002216:	4293      	cmp	r3, r2
 8002218:	d90a      	bls.n	8002230 <control+0x384>
					HAL_GPIO_WritePin(F_R_2A_GPIO_Port, F_R_2A_Pin, SET);
 800221a:	2201      	movs	r2, #1
 800221c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002220:	4825      	ldr	r0, [pc, #148]	@ (80022b8 <control+0x40c>)
 8002222:	f000 fd8a 	bl	8002d3a <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 8002226:	4a22      	ldr	r2, [pc, #136]	@ (80022b0 <control+0x404>)
 8002228:	4b22      	ldr	r3, [pc, #136]	@ (80022b4 <control+0x408>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800222e:	e016      	b.n	800225e <control+0x3b2>
			else if(read_11.out < 41000){
 8002230:	4b22      	ldr	r3, [pc, #136]	@ (80022bc <control+0x410>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f24a 0227 	movw	r2, #40999	@ 0xa027
 8002238:	4293      	cmp	r3, r2
 800223a:	d80a      	bhi.n	8002252 <control+0x3a6>
					HAL_GPIO_WritePin(F_R_2A_GPIO_Port, F_R_2A_Pin, RESET);
 800223c:	2200      	movs	r2, #0
 800223e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002242:	481d      	ldr	r0, [pc, #116]	@ (80022b8 <control+0x40c>)
 8002244:	f000 fd79 	bl	8002d3a <HAL_GPIO_WritePin>
					TIM3 -> CCR3 = read5_out;
 8002248:	4a19      	ldr	r2, [pc, #100]	@ (80022b0 <control+0x404>)
 800224a:	4b1a      	ldr	r3, [pc, #104]	@ (80022b4 <control+0x408>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002250:	e005      	b.n	800225e <control+0x3b2>
				HAL_GPIO_WritePin(EN_2A_GPIO_Port, EN_2A_Pin, RESET);
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002258:	4817      	ldr	r0, [pc, #92]	@ (80022b8 <control+0x40c>)
 800225a:	f000 fd6e 	bl	8002d3a <HAL_GPIO_WritePin>
			if(read_8.out>8000){
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <control+0x414>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8002266:	d906      	bls.n	8002276 <control+0x3ca>
				HAL_GPIO_WritePin(LIGHT_GPIO_Port, LIGHT_Pin, SET);
 8002268:	2201      	movs	r2, #1
 800226a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800226e:	4815      	ldr	r0, [pc, #84]	@ (80022c4 <control+0x418>)
 8002270:	f000 fd63 	bl	8002d3a <HAL_GPIO_WritePin>
 8002274:	e005      	b.n	8002282 <control+0x3d6>
				HAL_GPIO_WritePin(LIGHT_GPIO_Port, LIGHT_Pin, RESET);
 8002276:	2200      	movs	r2, #0
 8002278:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800227c:	4811      	ldr	r0, [pc, #68]	@ (80022c4 <control+0x418>)
 800227e:	f000 fd5c 	bl	8002d3a <HAL_GPIO_WritePin>
			if(read_9.out>20000){
 8002282:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <control+0x41c>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800228a:	4293      	cmp	r3, r2
 800228c:	d906      	bls.n	800229c <control+0x3f0>
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, SET);
 800228e:	2201      	movs	r2, #1
 8002290:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002294:	480b      	ldr	r0, [pc, #44]	@ (80022c4 <control+0x418>)
 8002296:	f000 fd50 	bl	8002d3a <HAL_GPIO_WritePin>
}
 800229a:	e005      	b.n	80022a8 <control+0x3fc>
				HAL_GPIO_WritePin(SLN_GPIO_Port, SLN_Pin, RESET);
 800229c:	2200      	movs	r2, #0
 800229e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022a2:	4808      	ldr	r0, [pc, #32]	@ (80022c4 <control+0x418>)
 80022a4:	f000 fd49 	bl	8002d3a <HAL_GPIO_WritePin>
}
 80022a8:	bf00      	nop
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	200002c0 	.word	0x200002c0
 80022b0:	40000400 	.word	0x40000400
 80022b4:	200001a4 	.word	0x200001a4
 80022b8:	40011400 	.word	0x40011400
 80022bc:	200002d0 	.word	0x200002d0
 80022c0:	200002a0 	.word	0x200002a0
 80022c4:	40010c00 	.word	0x40010c00
 80022c8:	200002b0 	.word	0x200002b0

080022cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022d2:	4b15      	ldr	r3, [pc, #84]	@ (8002328 <HAL_MspInit+0x5c>)
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <HAL_MspInit+0x5c>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6193      	str	r3, [r2, #24]
 80022de:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <HAL_MspInit+0x5c>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002328 <HAL_MspInit+0x5c>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002328 <HAL_MspInit+0x5c>)
 80022f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022f4:	61d3      	str	r3, [r2, #28]
 80022f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <HAL_MspInit+0x5c>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <HAL_MspInit+0x60>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	4a04      	ldr	r2, [pc, #16]	@ (800232c <HAL_MspInit+0x60>)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800231e:	bf00      	nop
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr
 8002328:	40021000 	.word	0x40021000
 800232c:	40010000 	.word	0x40010000

08002330 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <HAL_TIM_Base_MspInit+0xb0>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d10c      	bne.n	800235c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002342:	4b28      	ldr	r3, [pc, #160]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002344:	699b      	ldr	r3, [r3, #24]
 8002346:	4a27      	ldr	r2, [pc, #156]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002348:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800234c:	6193      	str	r3, [r2, #24]
 800234e:	4b25      	ldr	r3, [pc, #148]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800235a:	e03c      	b.n	80023d6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002364:	d10c      	bne.n	8002380 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002366:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 800236c:	f043 0301 	orr.w	r3, r3, #1
 8002370:	61d3      	str	r3, [r2, #28]
 8002372:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	613b      	str	r3, [r7, #16]
 800237c:	693b      	ldr	r3, [r7, #16]
}
 800237e:	e02a      	b.n	80023d6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a18      	ldr	r2, [pc, #96]	@ (80023e8 <HAL_TIM_Base_MspInit+0xb8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d10c      	bne.n	80023a4 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	4a15      	ldr	r2, [pc, #84]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002390:	f043 0302 	orr.w	r3, r3, #2
 8002394:	61d3      	str	r3, [r2, #28]
 8002396:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
}
 80023a2:	e018      	b.n	80023d6 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM6)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a10      	ldr	r2, [pc, #64]	@ (80023ec <HAL_TIM_Base_MspInit+0xbc>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d113      	bne.n	80023d6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80023ae:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 80023b4:	f043 0310 	orr.w	r3, r3, #16
 80023b8:	61d3      	str	r3, [r2, #28]
 80023ba:	4b0a      	ldr	r3, [pc, #40]	@ (80023e4 <HAL_TIM_Base_MspInit+0xb4>)
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	f003 0310 	and.w	r3, r3, #16
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80023c6:	2200      	movs	r2, #0
 80023c8:	2100      	movs	r1, #0
 80023ca:	2036      	movs	r0, #54	@ 0x36
 80023cc:	f000 fad3 	bl	8002976 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80023d0:	2036      	movs	r0, #54	@ 0x36
 80023d2:	f000 faec 	bl	80029ae <HAL_NVIC_EnableIRQ>
}
 80023d6:	bf00      	nop
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	40012c00 	.word	0x40012c00
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40001000 	.word	0x40001000

080023f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	f107 0318 	add.w	r3, r7, #24
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800240e:	d118      	bne.n	8002442 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002410:	4b28      	ldr	r3, [pc, #160]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	4a27      	ldr	r2, [pc, #156]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 8002416:	f043 0304 	orr.w	r3, r3, #4
 800241a:	6193      	str	r3, [r2, #24]
 800241c:	4b25      	ldr	r3, [pc, #148]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	f003 0304 	and.w	r3, r3, #4
 8002424:	617b      	str	r3, [r7, #20]
 8002426:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002428:	230e      	movs	r3, #14
 800242a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242c:	2302      	movs	r3, #2
 800242e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002430:	2302      	movs	r3, #2
 8002432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	f107 0318 	add.w	r3, r7, #24
 8002438:	4619      	mov	r1, r3
 800243a:	481f      	ldr	r0, [pc, #124]	@ (80024b8 <HAL_TIM_MspPostInit+0xc8>)
 800243c:	f000 fad2 	bl	80029e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002440:	e034      	b.n	80024ac <HAL_TIM_MspPostInit+0xbc>
  else if(htim->Instance==TIM3)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <HAL_TIM_MspPostInit+0xcc>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d12f      	bne.n	80024ac <HAL_TIM_MspPostInit+0xbc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	4a18      	ldr	r2, [pc, #96]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 8002452:	f043 0304 	orr.w	r3, r3, #4
 8002456:	6193      	str	r3, [r2, #24]
 8002458:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002464:	4b13      	ldr	r3, [pc, #76]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	4a12      	ldr	r2, [pc, #72]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 800246a:	f043 0308 	orr.w	r3, r3, #8
 800246e:	6193      	str	r3, [r2, #24]
 8002470:	4b10      	ldr	r3, [pc, #64]	@ (80024b4 <HAL_TIM_MspPostInit+0xc4>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800247c:	23c0      	movs	r3, #192	@ 0xc0
 800247e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002484:	2302      	movs	r3, #2
 8002486:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002488:	f107 0318 	add.w	r3, r7, #24
 800248c:	4619      	mov	r1, r3
 800248e:	480a      	ldr	r0, [pc, #40]	@ (80024b8 <HAL_TIM_MspPostInit+0xc8>)
 8002490:	f000 faa8 	bl	80029e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002494:	2301      	movs	r3, #1
 8002496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2302      	movs	r3, #2
 800249a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249c:	2302      	movs	r3, #2
 800249e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a0:	f107 0318 	add.w	r3, r7, #24
 80024a4:	4619      	mov	r1, r3
 80024a6:	4806      	ldr	r0, [pc, #24]	@ (80024c0 <HAL_TIM_MspPostInit+0xd0>)
 80024a8:	f000 fa9c 	bl	80029e4 <HAL_GPIO_Init>
}
 80024ac:	bf00      	nop
 80024ae:	3728      	adds	r7, #40	@ 0x28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010800 	.word	0x40010800
 80024bc:	40000400 	.word	0x40000400
 80024c0:	40010c00 	.word	0x40010c00

080024c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 0310 	add.w	r3, r7, #16
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a1c      	ldr	r2, [pc, #112]	@ (8002550 <HAL_UART_MspInit+0x8c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d131      	bne.n	8002548 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002554 <HAL_UART_MspInit+0x90>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002554 <HAL_UART_MspInit+0x90>)
 80024ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ee:	6193      	str	r3, [r2, #24]
 80024f0:	4b18      	ldr	r3, [pc, #96]	@ (8002554 <HAL_UART_MspInit+0x90>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024fc:	4b15      	ldr	r3, [pc, #84]	@ (8002554 <HAL_UART_MspInit+0x90>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	4a14      	ldr	r2, [pc, #80]	@ (8002554 <HAL_UART_MspInit+0x90>)
 8002502:	f043 0304 	orr.w	r3, r3, #4
 8002506:	6193      	str	r3, [r2, #24]
 8002508:	4b12      	ldr	r3, [pc, #72]	@ (8002554 <HAL_UART_MspInit+0x90>)
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	60bb      	str	r3, [r7, #8]
 8002512:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002518:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800251e:	2303      	movs	r3, #3
 8002520:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002522:	f107 0310 	add.w	r3, r7, #16
 8002526:	4619      	mov	r1, r3
 8002528:	480b      	ldr	r0, [pc, #44]	@ (8002558 <HAL_UART_MspInit+0x94>)
 800252a:	f000 fa5b 	bl	80029e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800252e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002532:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	4619      	mov	r1, r3
 8002542:	4805      	ldr	r0, [pc, #20]	@ (8002558 <HAL_UART_MspInit+0x94>)
 8002544:	f000 fa4e 	bl	80029e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002548:	bf00      	nop
 800254a:	3720      	adds	r7, #32
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40013800 	.word	0x40013800
 8002554:	40021000 	.word	0x40021000
 8002558:	40010800 	.word	0x40010800

0800255c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <NMI_Handler+0x4>

08002564 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <HardFault_Handler+0x4>

0800256c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002570:	bf00      	nop
 8002572:	e7fd      	b.n	8002570 <MemManage_Handler+0x4>

08002574 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002578:	bf00      	nop
 800257a:	e7fd      	b.n	8002578 <BusFault_Handler+0x4>

0800257c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <UsageFault_Handler+0x4>

08002584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr

08002590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ac:	f000 f8cc 	bl	8002748 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 80025b8:	2001      	movs	r0, #1
 80025ba:	f000 fbd7 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SS1_Pin);
 80025c6:	2004      	movs	r0, #4
 80025c8:	f000 fbd0 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80025cc:	bf00      	nop
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH5_Pin);
 80025d4:	2008      	movs	r0, #8
 80025d6:	f000 fbc9 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}

080025de <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH6_Pin);
 80025e2:	2010      	movs	r0, #16
 80025e4:	f000 fbc2 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}

080025ec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH7_Pin);
 80025f0:	2020      	movs	r0, #32
 80025f2:	f000 fbbb 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH8_Pin);
 80025f6:	2040      	movs	r0, #64	@ 0x40
 80025f8:	f000 fbb8 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH9_Pin);
 80025fc:	2080      	movs	r0, #128	@ 0x80
 80025fe:	f000 fbb5 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH10_Pin);
 8002602:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002606:	f000 fbb1 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH11_Pin);
 800260a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800260e:	f000 fbad 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}

08002616 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 800261a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800261e:	f000 fba5 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8002622:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002626:	f000 fba1 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 800262a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800262e:	f000 fb9d 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS2_Pin);
 8002632:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002636:	f000 fb99 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS3_Pin);
 800263a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800263e:	f000 fb95 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SS4_Pin);
 8002642:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002646:	f000 fb91 	bl	8002d6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002654:	4802      	ldr	r0, [pc, #8]	@ (8002660 <TIM6_IRQHandler+0x10>)
 8002656:	f001 f9f9 	bl	8003a4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000104 	.word	0x20000104

08002664 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr

08002670 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002670:	f7ff fff8 	bl	8002664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002674:	480b      	ldr	r0, [pc, #44]	@ (80026a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002676:	490c      	ldr	r1, [pc, #48]	@ (80026a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002678:	4a0c      	ldr	r2, [pc, #48]	@ (80026ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800267a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800267c:	e002      	b.n	8002684 <LoopCopyDataInit>

0800267e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002680:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002682:	3304      	adds	r3, #4

08002684 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002684:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002686:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002688:	d3f9      	bcc.n	800267e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800268a:	4a09      	ldr	r2, [pc, #36]	@ (80026b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800268c:	4c09      	ldr	r4, [pc, #36]	@ (80026b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002690:	e001      	b.n	8002696 <LoopFillZerobss>

08002692 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002692:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002694:	3204      	adds	r2, #4

08002696 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002696:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002698:	d3fb      	bcc.n	8002692 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800269a:	f002 f8c5 	bl	8004828 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800269e:	f7fd fe3d 	bl	800031c <main>
  bx lr
 80026a2:	4770      	bx	lr
  ldr r0, =_sdata
 80026a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026a8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80026ac:	080048bc 	.word	0x080048bc
  ldr r2, =_sbss
 80026b0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80026b4:	200002e4 	.word	0x200002e4

080026b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026b8:	e7fe      	b.n	80026b8 <ADC1_2_IRQHandler>
	...

080026bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026c0:	4b08      	ldr	r3, [pc, #32]	@ (80026e4 <HAL_Init+0x28>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a07      	ldr	r2, [pc, #28]	@ (80026e4 <HAL_Init+0x28>)
 80026c6:	f043 0310 	orr.w	r3, r3, #16
 80026ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026cc:	2003      	movs	r0, #3
 80026ce:	f000 f947 	bl	8002960 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026d2:	200f      	movs	r0, #15
 80026d4:	f000 f808 	bl	80026e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d8:	f7ff fdf8 	bl	80022cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40022000 	.word	0x40022000

080026e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <HAL_InitTick+0x54>)
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	4b12      	ldr	r3, [pc, #72]	@ (8002740 <HAL_InitTick+0x58>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4619      	mov	r1, r3
 80026fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002702:	fbb2 f3f3 	udiv	r3, r2, r3
 8002706:	4618      	mov	r0, r3
 8002708:	f000 f95f 	bl	80029ca <HAL_SYSTICK_Config>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e00e      	b.n	8002734 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2b0f      	cmp	r3, #15
 800271a:	d80a      	bhi.n	8002732 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800271c:	2200      	movs	r2, #0
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	f04f 30ff 	mov.w	r0, #4294967295
 8002724:	f000 f927 	bl	8002976 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002728:	4a06      	ldr	r2, [pc, #24]	@ (8002744 <HAL_InitTick+0x5c>)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	e000      	b.n	8002734 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
}
 8002734:	4618      	mov	r0, r3
 8002736:	3708      	adds	r7, #8
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000004 	.word	0x20000004
 8002740:	2000000c 	.word	0x2000000c
 8002744:	20000008 	.word	0x20000008

08002748 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HAL_IncTick+0x1c>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	461a      	mov	r2, r3
 8002752:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <HAL_IncTick+0x20>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4413      	add	r3, r2
 8002758:	4a03      	ldr	r2, [pc, #12]	@ (8002768 <HAL_IncTick+0x20>)
 800275a:	6013      	str	r3, [r2, #0]
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr
 8002764:	2000000c 	.word	0x2000000c
 8002768:	200002e0 	.word	0x200002e0

0800276c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return uwTick;
 8002770:	4b02      	ldr	r3, [pc, #8]	@ (800277c <HAL_GetTick+0x10>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	200002e0 	.word	0x200002e0

08002780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002788:	f7ff fff0 	bl	800276c <HAL_GetTick>
 800278c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002798:	d005      	beq.n	80027a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800279a:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <HAL_Delay+0x44>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4413      	add	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027a6:	bf00      	nop
 80027a8:	f7ff ffe0 	bl	800276c <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d8f7      	bhi.n	80027a8 <HAL_Delay+0x28>
  {
  }
}
 80027b8:	bf00      	nop
 80027ba:	bf00      	nop
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	2000000c 	.word	0x2000000c

080027c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d8:	4b0c      	ldr	r3, [pc, #48]	@ (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027e4:	4013      	ands	r3, r2
 80027e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fa:	4a04      	ldr	r2, [pc, #16]	@ (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	60d3      	str	r3, [r2, #12]
}
 8002800:	bf00      	nop
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002814:	4b04      	ldr	r3, [pc, #16]	@ (8002828 <__NVIC_GetPriorityGrouping+0x18>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	0a1b      	lsrs	r3, r3, #8
 800281a:	f003 0307 	and.w	r3, r3, #7
}
 800281e:	4618      	mov	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	2b00      	cmp	r3, #0
 800283c:	db0b      	blt.n	8002856 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4906      	ldr	r1, [pc, #24]	@ (8002860 <__NVIC_EnableIRQ+0x34>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	2001      	movs	r0, #1
 800284e:	fa00 f202 	lsl.w	r2, r0, r2
 8002852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr
 8002860:	e000e100 	.word	0xe000e100

08002864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	6039      	str	r1, [r7, #0]
 800286e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002874:	2b00      	cmp	r3, #0
 8002876:	db0a      	blt.n	800288e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	490c      	ldr	r1, [pc, #48]	@ (80028b0 <__NVIC_SetPriority+0x4c>)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	0112      	lsls	r2, r2, #4
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	440b      	add	r3, r1
 8002888:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800288c:	e00a      	b.n	80028a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4908      	ldr	r1, [pc, #32]	@ (80028b4 <__NVIC_SetPriority+0x50>)
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	3b04      	subs	r3, #4
 800289c:	0112      	lsls	r2, r2, #4
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	440b      	add	r3, r1
 80028a2:	761a      	strb	r2, [r3, #24]
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000e100 	.word	0xe000e100
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b089      	sub	sp, #36	@ 0x24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	f1c3 0307 	rsb	r3, r3, #7
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	bf28      	it	cs
 80028d6:	2304      	movcs	r3, #4
 80028d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	3304      	adds	r3, #4
 80028de:	2b06      	cmp	r3, #6
 80028e0:	d902      	bls.n	80028e8 <NVIC_EncodePriority+0x30>
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3b03      	subs	r3, #3
 80028e6:	e000      	b.n	80028ea <NVIC_EncodePriority+0x32>
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ec:	f04f 32ff 	mov.w	r2, #4294967295
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43da      	mvns	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	401a      	ands	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002900:	f04f 31ff 	mov.w	r1, #4294967295
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	43d9      	mvns	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002910:	4313      	orrs	r3, r2
         );
}
 8002912:	4618      	mov	r0, r3
 8002914:	3724      	adds	r7, #36	@ 0x24
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr

0800291c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3b01      	subs	r3, #1
 8002928:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800292c:	d301      	bcc.n	8002932 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800292e:	2301      	movs	r3, #1
 8002930:	e00f      	b.n	8002952 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002932:	4a0a      	ldr	r2, [pc, #40]	@ (800295c <SysTick_Config+0x40>)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3b01      	subs	r3, #1
 8002938:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800293a:	210f      	movs	r1, #15
 800293c:	f04f 30ff 	mov.w	r0, #4294967295
 8002940:	f7ff ff90 	bl	8002864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002944:	4b05      	ldr	r3, [pc, #20]	@ (800295c <SysTick_Config+0x40>)
 8002946:	2200      	movs	r2, #0
 8002948:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800294a:	4b04      	ldr	r3, [pc, #16]	@ (800295c <SysTick_Config+0x40>)
 800294c:	2207      	movs	r2, #7
 800294e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	e000e010 	.word	0xe000e010

08002960 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ff2d 	bl	80027c8 <__NVIC_SetPriorityGrouping>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002976:	b580      	push	{r7, lr}
 8002978:	b086      	sub	sp, #24
 800297a:	af00      	add	r7, sp, #0
 800297c:	4603      	mov	r3, r0
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002988:	f7ff ff42 	bl	8002810 <__NVIC_GetPriorityGrouping>
 800298c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	68b9      	ldr	r1, [r7, #8]
 8002992:	6978      	ldr	r0, [r7, #20]
 8002994:	f7ff ff90 	bl	80028b8 <NVIC_EncodePriority>
 8002998:	4602      	mov	r2, r0
 800299a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299e:	4611      	mov	r1, r2
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff ff5f 	bl	8002864 <__NVIC_SetPriority>
}
 80029a6:	bf00      	nop
 80029a8:	3718      	adds	r7, #24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff ff35 	bl	800282c <__NVIC_EnableIRQ>
}
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b082      	sub	sp, #8
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7ff ffa2 	bl	800291c <SysTick_Config>
 80029d8:	4603      	mov	r3, r0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b08b      	sub	sp, #44	@ 0x2c
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029ee:	2300      	movs	r3, #0
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80029f2:	2300      	movs	r3, #0
 80029f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029f6:	e179      	b.n	8002cec <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80029f8:	2201      	movs	r2, #1
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	69fa      	ldr	r2, [r7, #28]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	f040 8168 	bne.w	8002ce6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	4a96      	ldr	r2, [pc, #600]	@ (8002c74 <HAL_GPIO_Init+0x290>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d05e      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
 8002a20:	4a94      	ldr	r2, [pc, #592]	@ (8002c74 <HAL_GPIO_Init+0x290>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d875      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a26:	4a94      	ldr	r2, [pc, #592]	@ (8002c78 <HAL_GPIO_Init+0x294>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d058      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
 8002a2c:	4a92      	ldr	r2, [pc, #584]	@ (8002c78 <HAL_GPIO_Init+0x294>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d86f      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a32:	4a92      	ldr	r2, [pc, #584]	@ (8002c7c <HAL_GPIO_Init+0x298>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d052      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
 8002a38:	4a90      	ldr	r2, [pc, #576]	@ (8002c7c <HAL_GPIO_Init+0x298>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d869      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a3e:	4a90      	ldr	r2, [pc, #576]	@ (8002c80 <HAL_GPIO_Init+0x29c>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d04c      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
 8002a44:	4a8e      	ldr	r2, [pc, #568]	@ (8002c80 <HAL_GPIO_Init+0x29c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d863      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a4a:	4a8e      	ldr	r2, [pc, #568]	@ (8002c84 <HAL_GPIO_Init+0x2a0>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d046      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
 8002a50:	4a8c      	ldr	r2, [pc, #560]	@ (8002c84 <HAL_GPIO_Init+0x2a0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d85d      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a56:	2b12      	cmp	r3, #18
 8002a58:	d82a      	bhi.n	8002ab0 <HAL_GPIO_Init+0xcc>
 8002a5a:	2b12      	cmp	r3, #18
 8002a5c:	d859      	bhi.n	8002b12 <HAL_GPIO_Init+0x12e>
 8002a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a64 <HAL_GPIO_Init+0x80>)
 8002a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a64:	08002adf 	.word	0x08002adf
 8002a68:	08002ab9 	.word	0x08002ab9
 8002a6c:	08002acb 	.word	0x08002acb
 8002a70:	08002b0d 	.word	0x08002b0d
 8002a74:	08002b13 	.word	0x08002b13
 8002a78:	08002b13 	.word	0x08002b13
 8002a7c:	08002b13 	.word	0x08002b13
 8002a80:	08002b13 	.word	0x08002b13
 8002a84:	08002b13 	.word	0x08002b13
 8002a88:	08002b13 	.word	0x08002b13
 8002a8c:	08002b13 	.word	0x08002b13
 8002a90:	08002b13 	.word	0x08002b13
 8002a94:	08002b13 	.word	0x08002b13
 8002a98:	08002b13 	.word	0x08002b13
 8002a9c:	08002b13 	.word	0x08002b13
 8002aa0:	08002b13 	.word	0x08002b13
 8002aa4:	08002b13 	.word	0x08002b13
 8002aa8:	08002ac1 	.word	0x08002ac1
 8002aac:	08002ad5 	.word	0x08002ad5
 8002ab0:	4a75      	ldr	r2, [pc, #468]	@ (8002c88 <HAL_GPIO_Init+0x2a4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d013      	beq.n	8002ade <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ab6:	e02c      	b.n	8002b12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	623b      	str	r3, [r7, #32]
          break;
 8002abe:	e029      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	623b      	str	r3, [r7, #32]
          break;
 8002ac8:	e024      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	3308      	adds	r3, #8
 8002ad0:	623b      	str	r3, [r7, #32]
          break;
 8002ad2:	e01f      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	330c      	adds	r3, #12
 8002ada:	623b      	str	r3, [r7, #32]
          break;
 8002adc:	e01a      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d102      	bne.n	8002aec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	623b      	str	r3, [r7, #32]
          break;
 8002aea:	e013      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d105      	bne.n	8002b00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002af4:	2308      	movs	r3, #8
 8002af6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	611a      	str	r2, [r3, #16]
          break;
 8002afe:	e009      	b.n	8002b14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b00:	2308      	movs	r3, #8
 8002b02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	69fa      	ldr	r2, [r7, #28]
 8002b08:	615a      	str	r2, [r3, #20]
          break;
 8002b0a:	e003      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	623b      	str	r3, [r7, #32]
          break;
 8002b10:	e000      	b.n	8002b14 <HAL_GPIO_Init+0x130>
          break;
 8002b12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	2bff      	cmp	r3, #255	@ 0xff
 8002b18:	d801      	bhi.n	8002b1e <HAL_GPIO_Init+0x13a>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	e001      	b.n	8002b22 <HAL_GPIO_Init+0x13e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3304      	adds	r3, #4
 8002b22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	2bff      	cmp	r3, #255	@ 0xff
 8002b28:	d802      	bhi.n	8002b30 <HAL_GPIO_Init+0x14c>
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	e002      	b.n	8002b36 <HAL_GPIO_Init+0x152>
 8002b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b32:	3b08      	subs	r3, #8
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	210f      	movs	r1, #15
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	fa01 f303 	lsl.w	r3, r1, r3
 8002b44:	43db      	mvns	r3, r3
 8002b46:	401a      	ands	r2, r3
 8002b48:	6a39      	ldr	r1, [r7, #32]
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b50:	431a      	orrs	r2, r3
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80c1 	beq.w	8002ce6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b64:	4b49      	ldr	r3, [pc, #292]	@ (8002c8c <HAL_GPIO_Init+0x2a8>)
 8002b66:	699b      	ldr	r3, [r3, #24]
 8002b68:	4a48      	ldr	r2, [pc, #288]	@ (8002c8c <HAL_GPIO_Init+0x2a8>)
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	6193      	str	r3, [r2, #24]
 8002b70:	4b46      	ldr	r3, [pc, #280]	@ (8002c8c <HAL_GPIO_Init+0x2a8>)
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	60bb      	str	r3, [r7, #8]
 8002b7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b7c:	4a44      	ldr	r2, [pc, #272]	@ (8002c90 <HAL_GPIO_Init+0x2ac>)
 8002b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b80:	089b      	lsrs	r3, r3, #2
 8002b82:	3302      	adds	r3, #2
 8002b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	220f      	movs	r2, #15
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a3c      	ldr	r2, [pc, #240]	@ (8002c94 <HAL_GPIO_Init+0x2b0>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d01f      	beq.n	8002be8 <HAL_GPIO_Init+0x204>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a3b      	ldr	r2, [pc, #236]	@ (8002c98 <HAL_GPIO_Init+0x2b4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d019      	beq.n	8002be4 <HAL_GPIO_Init+0x200>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a3a      	ldr	r2, [pc, #232]	@ (8002c9c <HAL_GPIO_Init+0x2b8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d013      	beq.n	8002be0 <HAL_GPIO_Init+0x1fc>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a39      	ldr	r2, [pc, #228]	@ (8002ca0 <HAL_GPIO_Init+0x2bc>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00d      	beq.n	8002bdc <HAL_GPIO_Init+0x1f8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a38      	ldr	r2, [pc, #224]	@ (8002ca4 <HAL_GPIO_Init+0x2c0>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <HAL_GPIO_Init+0x1f4>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a37      	ldr	r2, [pc, #220]	@ (8002ca8 <HAL_GPIO_Init+0x2c4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_GPIO_Init+0x1f0>
 8002bd0:	2305      	movs	r3, #5
 8002bd2:	e00a      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002bd4:	2306      	movs	r3, #6
 8002bd6:	e008      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e006      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e004      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e002      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_GPIO_Init+0x206>
 8002be8:	2300      	movs	r3, #0
 8002bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bec:	f002 0203 	and.w	r2, r2, #3
 8002bf0:	0092      	lsls	r2, r2, #2
 8002bf2:	4093      	lsls	r3, r2
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bfa:	4925      	ldr	r1, [pc, #148]	@ (8002c90 <HAL_GPIO_Init+0x2ac>)
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	3302      	adds	r3, #2
 8002c02:	68fa      	ldr	r2, [r7, #12]
 8002c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d006      	beq.n	8002c22 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c14:	4b25      	ldr	r3, [pc, #148]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	4924      	ldr	r1, [pc, #144]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	608b      	str	r3, [r1, #8]
 8002c20:	e006      	b.n	8002c30 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c22:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	4920      	ldr	r1, [pc, #128]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d006      	beq.n	8002c4a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	491a      	ldr	r1, [pc, #104]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60cb      	str	r3, [r1, #12]
 8002c48:	e006      	b.n	8002c58 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c4a:	4b18      	ldr	r3, [pc, #96]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c4c:	68da      	ldr	r2, [r3, #12]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	43db      	mvns	r3, r3
 8002c52:	4916      	ldr	r1, [pc, #88]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d025      	beq.n	8002cb0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c64:	4b11      	ldr	r3, [pc, #68]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	4910      	ldr	r1, [pc, #64]	@ (8002cac <HAL_GPIO_Init+0x2c8>)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	604b      	str	r3, [r1, #4]
 8002c70:	e025      	b.n	8002cbe <HAL_GPIO_Init+0x2da>
 8002c72:	bf00      	nop
 8002c74:	10320000 	.word	0x10320000
 8002c78:	10310000 	.word	0x10310000
 8002c7c:	10220000 	.word	0x10220000
 8002c80:	10210000 	.word	0x10210000
 8002c84:	10120000 	.word	0x10120000
 8002c88:	10110000 	.word	0x10110000
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	40010000 	.word	0x40010000
 8002c94:	40010800 	.word	0x40010800
 8002c98:	40010c00 	.word	0x40010c00
 8002c9c:	40011000 	.word	0x40011000
 8002ca0:	40011400 	.word	0x40011400
 8002ca4:	40011800 	.word	0x40011800
 8002ca8:	40011c00 	.word	0x40011c00
 8002cac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cb0:	4b15      	ldr	r3, [pc, #84]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	4913      	ldr	r1, [pc, #76]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002cba:	4013      	ands	r3, r2
 8002cbc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d006      	beq.n	8002cd8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cca:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	490e      	ldr	r1, [pc, #56]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]
 8002cd6:	e006      	b.n	8002ce6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	4909      	ldr	r1, [pc, #36]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce8:	3301      	adds	r3, #1
 8002cea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f47f ae7e 	bne.w	80029f8 <HAL_GPIO_Init+0x14>
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	372c      	adds	r7, #44	@ 0x2c
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr
 8002d08:	40010400 	.word	0x40010400

08002d0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	887b      	ldrh	r3, [r7, #2]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d24:	2301      	movs	r3, #1
 8002d26:	73fb      	strb	r3, [r7, #15]
 8002d28:	e001      	b.n	8002d2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
 8002d42:	460b      	mov	r3, r1
 8002d44:	807b      	strh	r3, [r7, #2]
 8002d46:	4613      	mov	r3, r2
 8002d48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d4a:	787b      	ldrb	r3, [r7, #1]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d50:	887a      	ldrh	r2, [r7, #2]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d56:	e003      	b.n	8002d60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d58:	887b      	ldrh	r3, [r7, #2]
 8002d5a:	041a      	lsls	r2, r3, #16
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	611a      	str	r2, [r3, #16]
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bc80      	pop	{r7}
 8002d68:	4770      	bx	lr
	...

08002d6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d76:	4b08      	ldr	r3, [pc, #32]	@ (8002d98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d78:	695a      	ldr	r2, [r3, #20]
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d006      	beq.n	8002d90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d82:	4a05      	ldr	r2, [pc, #20]	@ (8002d98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d84:	88fb      	ldrh	r3, [r7, #6]
 8002d86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d88:	88fb      	ldrh	r3, [r7, #6]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fd fa4a 	bl	8000224 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40010400 	.word	0x40010400

08002d9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e272      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 8087 	beq.w	8002eca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dbc:	4b92      	ldr	r3, [pc, #584]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f003 030c 	and.w	r3, r3, #12
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d00c      	beq.n	8002de2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dc8:	4b8f      	ldr	r3, [pc, #572]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 030c 	and.w	r3, r3, #12
 8002dd0:	2b08      	cmp	r3, #8
 8002dd2:	d112      	bne.n	8002dfa <HAL_RCC_OscConfig+0x5e>
 8002dd4:	4b8c      	ldr	r3, [pc, #560]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002de0:	d10b      	bne.n	8002dfa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de2:	4b89      	ldr	r3, [pc, #548]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d06c      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x12c>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d168      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e24c      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e02:	d106      	bne.n	8002e12 <HAL_RCC_OscConfig+0x76>
 8002e04:	4b80      	ldr	r3, [pc, #512]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a7f      	ldr	r2, [pc, #508]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	e02e      	b.n	8002e70 <HAL_RCC_OscConfig+0xd4>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10c      	bne.n	8002e34 <HAL_RCC_OscConfig+0x98>
 8002e1a:	4b7b      	ldr	r3, [pc, #492]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a7a      	ldr	r2, [pc, #488]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e24:	6013      	str	r3, [r2, #0]
 8002e26:	4b78      	ldr	r3, [pc, #480]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a77      	ldr	r2, [pc, #476]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e30:	6013      	str	r3, [r2, #0]
 8002e32:	e01d      	b.n	8002e70 <HAL_RCC_OscConfig+0xd4>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e3c:	d10c      	bne.n	8002e58 <HAL_RCC_OscConfig+0xbc>
 8002e3e:	4b72      	ldr	r3, [pc, #456]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a71      	ldr	r2, [pc, #452]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	4b6f      	ldr	r3, [pc, #444]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a6e      	ldr	r2, [pc, #440]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	e00b      	b.n	8002e70 <HAL_RCC_OscConfig+0xd4>
 8002e58:	4b6b      	ldr	r3, [pc, #428]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a6a      	ldr	r2, [pc, #424]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	4b68      	ldr	r3, [pc, #416]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a67      	ldr	r2, [pc, #412]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e6e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d013      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7ff fc78 	bl	800276c <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e80:	f7ff fc74 	bl	800276c <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b64      	cmp	r3, #100	@ 0x64
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e200      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e92:	4b5d      	ldr	r3, [pc, #372]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0xe4>
 8002e9e:	e014      	b.n	8002eca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7ff fc64 	bl	800276c <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea8:	f7ff fc60 	bl	800276c <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b64      	cmp	r3, #100	@ 0x64
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e1ec      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eba:	4b53      	ldr	r3, [pc, #332]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f0      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x10c>
 8002ec6:	e000      	b.n	8002eca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d063      	beq.n	8002f9e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ed6:	4b4c      	ldr	r3, [pc, #304]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f003 030c 	and.w	r3, r3, #12
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d00b      	beq.n	8002efa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ee2:	4b49      	ldr	r3, [pc, #292]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b08      	cmp	r3, #8
 8002eec:	d11c      	bne.n	8002f28 <HAL_RCC_OscConfig+0x18c>
 8002eee:	4b46      	ldr	r3, [pc, #280]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d116      	bne.n	8002f28 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002efa:	4b43      	ldr	r3, [pc, #268]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d005      	beq.n	8002f12 <HAL_RCC_OscConfig+0x176>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d001      	beq.n	8002f12 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e1c0      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f12:	4b3d      	ldr	r3, [pc, #244]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	4939      	ldr	r1, [pc, #228]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f26:	e03a      	b.n	8002f9e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d020      	beq.n	8002f72 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f30:	4b36      	ldr	r3, [pc, #216]	@ (800300c <HAL_RCC_OscConfig+0x270>)
 8002f32:	2201      	movs	r2, #1
 8002f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f36:	f7ff fc19 	bl	800276c <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f3e:	f7ff fc15 	bl	800276c <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e1a1      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f50:	4b2d      	ldr	r3, [pc, #180]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0f0      	beq.n	8002f3e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	00db      	lsls	r3, r3, #3
 8002f6a:	4927      	ldr	r1, [pc, #156]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	600b      	str	r3, [r1, #0]
 8002f70:	e015      	b.n	8002f9e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f72:	4b26      	ldr	r3, [pc, #152]	@ (800300c <HAL_RCC_OscConfig+0x270>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f78:	f7ff fbf8 	bl	800276c <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f80:	f7ff fbf4 	bl	800276c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e180      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f92:	4b1d      	ldr	r3, [pc, #116]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d03a      	beq.n	8003020 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	699b      	ldr	r3, [r3, #24]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d019      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fb2:	4b17      	ldr	r3, [pc, #92]	@ (8003010 <HAL_RCC_OscConfig+0x274>)
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb8:	f7ff fbd8 	bl	800276c <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc0:	f7ff fbd4 	bl	800276c <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e160      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0f0      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002fde:	2001      	movs	r0, #1
 8002fe0:	f000 face 	bl	8003580 <RCC_Delay>
 8002fe4:	e01c      	b.n	8003020 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8003010 <HAL_RCC_OscConfig+0x274>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fec:	f7ff fbbe 	bl	800276c <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ff2:	e00f      	b.n	8003014 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff4:	f7ff fbba 	bl	800276c <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d908      	bls.n	8003014 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e146      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
 8003006:	bf00      	nop
 8003008:	40021000 	.word	0x40021000
 800300c:	42420000 	.word	0x42420000
 8003010:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003014:	4b92      	ldr	r3, [pc, #584]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1e9      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80a6 	beq.w	800317a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800302e:	2300      	movs	r3, #0
 8003030:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003032:	4b8b      	ldr	r3, [pc, #556]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10d      	bne.n	800305a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	4b88      	ldr	r3, [pc, #544]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003040:	69db      	ldr	r3, [r3, #28]
 8003042:	4a87      	ldr	r2, [pc, #540]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003048:	61d3      	str	r3, [r2, #28]
 800304a:	4b85      	ldr	r3, [pc, #532]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 800304c:	69db      	ldr	r3, [r3, #28]
 800304e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003052:	60bb      	str	r3, [r7, #8]
 8003054:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305a:	4b82      	ldr	r3, [pc, #520]	@ (8003264 <HAL_RCC_OscConfig+0x4c8>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003062:	2b00      	cmp	r3, #0
 8003064:	d118      	bne.n	8003098 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003066:	4b7f      	ldr	r3, [pc, #508]	@ (8003264 <HAL_RCC_OscConfig+0x4c8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a7e      	ldr	r2, [pc, #504]	@ (8003264 <HAL_RCC_OscConfig+0x4c8>)
 800306c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003072:	f7ff fb7b 	bl	800276c <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307a:	f7ff fb77 	bl	800276c <HAL_GetTick>
 800307e:	4602      	mov	r2, r0
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b64      	cmp	r3, #100	@ 0x64
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e103      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308c:	4b75      	ldr	r3, [pc, #468]	@ (8003264 <HAL_RCC_OscConfig+0x4c8>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0f0      	beq.n	800307a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d106      	bne.n	80030ae <HAL_RCC_OscConfig+0x312>
 80030a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030a6:	f043 0301 	orr.w	r3, r3, #1
 80030aa:	6213      	str	r3, [r2, #32]
 80030ac:	e02d      	b.n	800310a <HAL_RCC_OscConfig+0x36e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCC_OscConfig+0x334>
 80030b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	4a69      	ldr	r2, [pc, #420]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030bc:	f023 0301 	bic.w	r3, r3, #1
 80030c0:	6213      	str	r3, [r2, #32]
 80030c2:	4b67      	ldr	r3, [pc, #412]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030c4:	6a1b      	ldr	r3, [r3, #32]
 80030c6:	4a66      	ldr	r2, [pc, #408]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030c8:	f023 0304 	bic.w	r3, r3, #4
 80030cc:	6213      	str	r3, [r2, #32]
 80030ce:	e01c      	b.n	800310a <HAL_RCC_OscConfig+0x36e>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	2b05      	cmp	r3, #5
 80030d6:	d10c      	bne.n	80030f2 <HAL_RCC_OscConfig+0x356>
 80030d8:	4b61      	ldr	r3, [pc, #388]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	4a60      	ldr	r2, [pc, #384]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030de:	f043 0304 	orr.w	r3, r3, #4
 80030e2:	6213      	str	r3, [r2, #32]
 80030e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	6213      	str	r3, [r2, #32]
 80030f0:	e00b      	b.n	800310a <HAL_RCC_OscConfig+0x36e>
 80030f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4a5a      	ldr	r2, [pc, #360]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80030f8:	f023 0301 	bic.w	r3, r3, #1
 80030fc:	6213      	str	r3, [r2, #32]
 80030fe:	4b58      	ldr	r3, [pc, #352]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4a57      	ldr	r2, [pc, #348]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003104:	f023 0304 	bic.w	r3, r3, #4
 8003108:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d015      	beq.n	800313e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003112:	f7ff fb2b 	bl	800276c <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003118:	e00a      	b.n	8003130 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800311a:	f7ff fb27 	bl	800276c <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003128:	4293      	cmp	r3, r2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e0b1      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003130:	4b4b      	ldr	r3, [pc, #300]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0ee      	beq.n	800311a <HAL_RCC_OscConfig+0x37e>
 800313c:	e014      	b.n	8003168 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800313e:	f7ff fb15 	bl	800276c <HAL_GetTick>
 8003142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003144:	e00a      	b.n	800315c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003146:	f7ff fb11 	bl	800276c <HAL_GetTick>
 800314a:	4602      	mov	r2, r0
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	1ad3      	subs	r3, r2, r3
 8003150:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003154:	4293      	cmp	r3, r2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e09b      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800315c:	4b40      	ldr	r3, [pc, #256]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1ee      	bne.n	8003146 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003168:	7dfb      	ldrb	r3, [r7, #23]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d105      	bne.n	800317a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800316e:	4b3c      	ldr	r3, [pc, #240]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003170:	69db      	ldr	r3, [r3, #28]
 8003172:	4a3b      	ldr	r2, [pc, #236]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003178:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8087 	beq.w	8003292 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003184:	4b36      	ldr	r3, [pc, #216]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f003 030c 	and.w	r3, r3, #12
 800318c:	2b08      	cmp	r3, #8
 800318e:	d061      	beq.n	8003254 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	2b02      	cmp	r3, #2
 8003196:	d146      	bne.n	8003226 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003198:	4b33      	ldr	r3, [pc, #204]	@ (8003268 <HAL_RCC_OscConfig+0x4cc>)
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319e:	f7ff fae5 	bl	800276c <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a6:	f7ff fae1 	bl	800276c <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e06d      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031b8:	4b29      	ldr	r3, [pc, #164]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f0      	bne.n	80031a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031cc:	d108      	bne.n	80031e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031ce:	4b24      	ldr	r3, [pc, #144]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	4921      	ldr	r1, [pc, #132]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031e0:	4b1f      	ldr	r3, [pc, #124]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a19      	ldr	r1, [r3, #32]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f0:	430b      	orrs	r3, r1
 80031f2:	491b      	ldr	r1, [pc, #108]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003268 <HAL_RCC_OscConfig+0x4cc>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031fe:	f7ff fab5 	bl	800276c <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003204:	e008      	b.n	8003218 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003206:	f7ff fab1 	bl	800276c <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e03d      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003218:	4b11      	ldr	r3, [pc, #68]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0f0      	beq.n	8003206 <HAL_RCC_OscConfig+0x46a>
 8003224:	e035      	b.n	8003292 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003226:	4b10      	ldr	r3, [pc, #64]	@ (8003268 <HAL_RCC_OscConfig+0x4cc>)
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322c:	f7ff fa9e 	bl	800276c <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003234:	f7ff fa9a 	bl	800276c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e026      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003246:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <HAL_RCC_OscConfig+0x4c4>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x498>
 8003252:	e01e      	b.n	8003292 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d107      	bne.n	800326c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e019      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
 8003260:	40021000 	.word	0x40021000
 8003264:	40007000 	.word	0x40007000
 8003268:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <HAL_RCC_OscConfig+0x500>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1b      	ldr	r3, [r3, #32]
 800327c:	429a      	cmp	r2, r3
 800327e:	d106      	bne.n	800328e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800328a:	429a      	cmp	r2, r3
 800328c:	d001      	beq.n	8003292 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3718      	adds	r7, #24
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	40021000 	.word	0x40021000

080032a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0d0      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d910      	bls.n	80032e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c2:	4b67      	ldr	r3, [pc, #412]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f023 0207 	bic.w	r2, r3, #7
 80032ca:	4965      	ldr	r1, [pc, #404]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d2:	4b63      	ldr	r3, [pc, #396]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0b8      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d020      	beq.n	8003332 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032fc:	4b59      	ldr	r3, [pc, #356]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	4a58      	ldr	r2, [pc, #352]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003302:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003306:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0308 	and.w	r3, r3, #8
 8003310:	2b00      	cmp	r3, #0
 8003312:	d005      	beq.n	8003320 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003314:	4b53      	ldr	r3, [pc, #332]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	4a52      	ldr	r2, [pc, #328]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800331a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800331e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003320:	4b50      	ldr	r3, [pc, #320]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	494d      	ldr	r1, [pc, #308]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	4313      	orrs	r3, r2
 8003330:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d040      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b01      	cmp	r3, #1
 8003344:	d107      	bne.n	8003356 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003346:	4b47      	ldr	r3, [pc, #284]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d115      	bne.n	800337e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e07f      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d107      	bne.n	800336e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335e:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d109      	bne.n	800337e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e073      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800336e:	4b3d      	ldr	r3, [pc, #244]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e06b      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800337e:	4b39      	ldr	r3, [pc, #228]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f023 0203 	bic.w	r2, r3, #3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4936      	ldr	r1, [pc, #216]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800338c:	4313      	orrs	r3, r2
 800338e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003390:	f7ff f9ec 	bl	800276c <HAL_GetTick>
 8003394:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003396:	e00a      	b.n	80033ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003398:	f7ff f9e8 	bl	800276c <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e053      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 020c 	and.w	r2, r3, #12
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	429a      	cmp	r2, r3
 80033be:	d1eb      	bne.n	8003398 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033c0:	4b27      	ldr	r3, [pc, #156]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d210      	bcs.n	80033f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ce:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f023 0207 	bic.w	r2, r3, #7
 80033d6:	4922      	ldr	r1, [pc, #136]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	4313      	orrs	r3, r2
 80033dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033de:	4b20      	ldr	r3, [pc, #128]	@ (8003460 <HAL_RCC_ClockConfig+0x1c0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e032      	b.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033fc:	4b19      	ldr	r3, [pc, #100]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	4916      	ldr	r1, [pc, #88]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800340a:	4313      	orrs	r3, r2
 800340c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800341a:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	490e      	ldr	r1, [pc, #56]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	4313      	orrs	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800342e:	f000 f821 	bl	8003474 <HAL_RCC_GetSysClockFreq>
 8003432:	4602      	mov	r2, r0
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	490a      	ldr	r1, [pc, #40]	@ (8003468 <HAL_RCC_ClockConfig+0x1c8>)
 8003440:	5ccb      	ldrb	r3, [r1, r3]
 8003442:	fa22 f303 	lsr.w	r3, r2, r3
 8003446:	4a09      	ldr	r2, [pc, #36]	@ (800346c <HAL_RCC_ClockConfig+0x1cc>)
 8003448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800344a:	4b09      	ldr	r3, [pc, #36]	@ (8003470 <HAL_RCC_ClockConfig+0x1d0>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f7ff f94a 	bl	80026e8 <HAL_InitTick>

  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40022000 	.word	0x40022000
 8003464:	40021000 	.word	0x40021000
 8003468:	08004888 	.word	0x08004888
 800346c:	20000004 	.word	0x20000004
 8003470:	20000008 	.word	0x20000008

08003474 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800347a:	2300      	movs	r3, #0
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	2300      	movs	r3, #0
 8003480:	60bb      	str	r3, [r7, #8]
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	2300      	movs	r3, #0
 8003488:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800348e:	4b1e      	ldr	r3, [pc, #120]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x94>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f003 030c 	and.w	r3, r3, #12
 800349a:	2b04      	cmp	r3, #4
 800349c:	d002      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0x30>
 800349e:	2b08      	cmp	r3, #8
 80034a0:	d003      	beq.n	80034aa <HAL_RCC_GetSysClockFreq+0x36>
 80034a2:	e027      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034a4:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_RCC_GetSysClockFreq+0x98>)
 80034a6:	613b      	str	r3, [r7, #16]
      break;
 80034a8:	e027      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	0c9b      	lsrs	r3, r3, #18
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	4a17      	ldr	r2, [pc, #92]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034b4:	5cd3      	ldrb	r3, [r2, r3]
 80034b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d010      	beq.n	80034e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034c2:	4b11      	ldr	r3, [pc, #68]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x94>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	0c5b      	lsrs	r3, r3, #17
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	4a11      	ldr	r2, [pc, #68]	@ (8003514 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a0d      	ldr	r2, [pc, #52]	@ (800350c <HAL_RCC_GetSysClockFreq+0x98>)
 80034d6:	fb03 f202 	mul.w	r2, r3, r2
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	e004      	b.n	80034ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003518 <HAL_RCC_GetSysClockFreq+0xa4>)
 80034e8:	fb02 f303 	mul.w	r3, r2, r3
 80034ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	613b      	str	r3, [r7, #16]
      break;
 80034f2:	e002      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <HAL_RCC_GetSysClockFreq+0x98>)
 80034f6:	613b      	str	r3, [r7, #16]
      break;
 80034f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034fa:	693b      	ldr	r3, [r7, #16]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	371c      	adds	r7, #28
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	007a1200 	.word	0x007a1200
 8003510:	080048a0 	.word	0x080048a0
 8003514:	080048b0 	.word	0x080048b0
 8003518:	003d0900 	.word	0x003d0900

0800351c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003520:	4b02      	ldr	r3, [pc, #8]	@ (800352c <HAL_RCC_GetHCLKFreq+0x10>)
 8003522:	681b      	ldr	r3, [r3, #0]
}
 8003524:	4618      	mov	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003534:	f7ff fff2 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8003538:	4602      	mov	r2, r0
 800353a:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_RCC_GetPCLK1Freq+0x20>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	0a1b      	lsrs	r3, r3, #8
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	4903      	ldr	r1, [pc, #12]	@ (8003554 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003546:	5ccb      	ldrb	r3, [r1, r3]
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800354c:	4618      	mov	r0, r3
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40021000 	.word	0x40021000
 8003554:	08004898 	.word	0x08004898

08003558 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800355c:	f7ff ffde 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	0adb      	lsrs	r3, r3, #11
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	4903      	ldr	r1, [pc, #12]	@ (800357c <HAL_RCC_GetPCLK2Freq+0x24>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40021000 	.word	0x40021000
 800357c:	08004898 	.word	0x08004898

08003580 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003588:	4b0a      	ldr	r3, [pc, #40]	@ (80035b4 <RCC_Delay+0x34>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a0a      	ldr	r2, [pc, #40]	@ (80035b8 <RCC_Delay+0x38>)
 800358e:	fba2 2303 	umull	r2, r3, r2, r3
 8003592:	0a5b      	lsrs	r3, r3, #9
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	fb02 f303 	mul.w	r3, r2, r3
 800359a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800359c:	bf00      	nop
  }
  while (Delay --);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1e5a      	subs	r2, r3, #1
 80035a2:	60fa      	str	r2, [r7, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1f9      	bne.n	800359c <RCC_Delay+0x1c>
}
 80035a8:	bf00      	nop
 80035aa:	bf00      	nop
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bc80      	pop	{r7}
 80035b2:	4770      	bx	lr
 80035b4:	20000004 	.word	0x20000004
 80035b8:	10624dd3 	.word	0x10624dd3

080035bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e041      	b.n	8003652 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d106      	bne.n	80035e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fe fea4 	bl	8002330 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3304      	adds	r3, #4
 80035f8:	4619      	mov	r1, r3
 80035fa:	4610      	mov	r0, r2
 80035fc:	f000 fcc4 	bl	8003f88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003650:	2300      	movs	r3, #0
}
 8003652:	4618      	mov	r0, r3
 8003654:	3708      	adds	r7, #8
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d001      	beq.n	8003674 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e03c      	b.n	80036ee <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a1d      	ldr	r2, [pc, #116]	@ (80036f8 <HAL_TIM_Base_Start+0x9c>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d018      	beq.n	80036b8 <HAL_TIM_Base_Start+0x5c>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a1c      	ldr	r2, [pc, #112]	@ (80036fc <HAL_TIM_Base_Start+0xa0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d013      	beq.n	80036b8 <HAL_TIM_Base_Start+0x5c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003698:	d00e      	beq.n	80036b8 <HAL_TIM_Base_Start+0x5c>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a18      	ldr	r2, [pc, #96]	@ (8003700 <HAL_TIM_Base_Start+0xa4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d009      	beq.n	80036b8 <HAL_TIM_Base_Start+0x5c>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a16      	ldr	r2, [pc, #88]	@ (8003704 <HAL_TIM_Base_Start+0xa8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d004      	beq.n	80036b8 <HAL_TIM_Base_Start+0x5c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a15      	ldr	r2, [pc, #84]	@ (8003708 <HAL_TIM_Base_Start+0xac>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d111      	bne.n	80036dc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b06      	cmp	r3, #6
 80036c8:	d010      	beq.n	80036ec <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036da:	e007      	b.n	80036ec <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr
 80036f8:	40012c00 	.word	0x40012c00
 80036fc:	40013400 	.word	0x40013400
 8003700:	40000400 	.word	0x40000400
 8003704:	40000800 	.word	0x40000800
 8003708:	40000c00 	.word	0x40000c00

0800370c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b01      	cmp	r3, #1
 800371e:	d001      	beq.n	8003724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e044      	b.n	80037ae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f042 0201 	orr.w	r2, r2, #1
 800373a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1d      	ldr	r2, [pc, #116]	@ (80037b8 <HAL_TIM_Base_Start_IT+0xac>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d018      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1c      	ldr	r2, [pc, #112]	@ (80037bc <HAL_TIM_Base_Start_IT+0xb0>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d013      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003758:	d00e      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a18      	ldr	r2, [pc, #96]	@ (80037c0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d009      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a16      	ldr	r2, [pc, #88]	@ (80037c4 <HAL_TIM_Base_Start_IT+0xb8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d004      	beq.n	8003778 <HAL_TIM_Base_Start_IT+0x6c>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a15      	ldr	r2, [pc, #84]	@ (80037c8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d111      	bne.n	800379c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b06      	cmp	r3, #6
 8003788:	d010      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f042 0201 	orr.w	r2, r2, #1
 8003798:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379a:	e007      	b.n	80037ac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f042 0201 	orr.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr
 80037b8:	40012c00 	.word	0x40012c00
 80037bc:	40013400 	.word	0x40013400
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800
 80037c8:	40000c00 	.word	0x40000c00

080037cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68da      	ldr	r2, [r3, #12]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0201 	bic.w	r2, r2, #1
 80037e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6a1a      	ldr	r2, [r3, #32]
 80037ea:	f241 1311 	movw	r3, #4369	@ 0x1111
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10f      	bne.n	8003814 <HAL_TIM_Base_Stop_IT+0x48>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6a1a      	ldr	r2, [r3, #32]
 80037fa:	f240 4344 	movw	r3, #1092	@ 0x444
 80037fe:	4013      	ands	r3, r2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d107      	bne.n	8003814 <HAL_TIM_Base_Stop_IT+0x48>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 0201 	bic.w	r2, r2, #1
 8003812:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e041      	b.n	80038be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d106      	bne.n	8003854 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f839 	bl	80038c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3304      	adds	r3, #4
 8003864:	4619      	mov	r1, r3
 8003866:	4610      	mov	r0, r2
 8003868:	f000 fb8e 	bl	8003f88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b083      	sub	sp, #12
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038ce:	bf00      	nop
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d109      	bne.n	80038fc <HAL_TIM_PWM_Start+0x24>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	bf14      	ite	ne
 80038f4:	2301      	movne	r3, #1
 80038f6:	2300      	moveq	r3, #0
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	e022      	b.n	8003942 <HAL_TIM_PWM_Start+0x6a>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d109      	bne.n	8003916 <HAL_TIM_PWM_Start+0x3e>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b01      	cmp	r3, #1
 800390c:	bf14      	ite	ne
 800390e:	2301      	movne	r3, #1
 8003910:	2300      	moveq	r3, #0
 8003912:	b2db      	uxtb	r3, r3
 8003914:	e015      	b.n	8003942 <HAL_TIM_PWM_Start+0x6a>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d109      	bne.n	8003930 <HAL_TIM_PWM_Start+0x58>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003922:	b2db      	uxtb	r3, r3
 8003924:	2b01      	cmp	r3, #1
 8003926:	bf14      	ite	ne
 8003928:	2301      	movne	r3, #1
 800392a:	2300      	moveq	r3, #0
 800392c:	b2db      	uxtb	r3, r3
 800392e:	e008      	b.n	8003942 <HAL_TIM_PWM_Start+0x6a>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b01      	cmp	r3, #1
 800393a:	bf14      	ite	ne
 800393c:	2301      	movne	r3, #1
 800393e:	2300      	moveq	r3, #0
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	d001      	beq.n	800394a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e072      	b.n	8003a30 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d104      	bne.n	800395a <HAL_TIM_PWM_Start+0x82>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003958:	e013      	b.n	8003982 <HAL_TIM_PWM_Start+0xaa>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b04      	cmp	r3, #4
 800395e:	d104      	bne.n	800396a <HAL_TIM_PWM_Start+0x92>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2202      	movs	r2, #2
 8003964:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003968:	e00b      	b.n	8003982 <HAL_TIM_PWM_Start+0xaa>
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	2b08      	cmp	r3, #8
 800396e:	d104      	bne.n	800397a <HAL_TIM_PWM_Start+0xa2>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003978:	e003      	b.n	8003982 <HAL_TIM_PWM_Start+0xaa>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2201      	movs	r2, #1
 8003988:	6839      	ldr	r1, [r7, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fdc4 	bl	8004518 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a28      	ldr	r2, [pc, #160]	@ (8003a38 <HAL_TIM_PWM_Start+0x160>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d004      	beq.n	80039a4 <HAL_TIM_PWM_Start+0xcc>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a27      	ldr	r2, [pc, #156]	@ (8003a3c <HAL_TIM_PWM_Start+0x164>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d101      	bne.n	80039a8 <HAL_TIM_PWM_Start+0xd0>
 80039a4:	2301      	movs	r3, #1
 80039a6:	e000      	b.n	80039aa <HAL_TIM_PWM_Start+0xd2>
 80039a8:	2300      	movs	r3, #0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d007      	beq.n	80039be <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a38 <HAL_TIM_PWM_Start+0x160>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d018      	beq.n	80039fa <HAL_TIM_PWM_Start+0x122>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1b      	ldr	r2, [pc, #108]	@ (8003a3c <HAL_TIM_PWM_Start+0x164>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_TIM_PWM_Start+0x122>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039da:	d00e      	beq.n	80039fa <HAL_TIM_PWM_Start+0x122>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a17      	ldr	r2, [pc, #92]	@ (8003a40 <HAL_TIM_PWM_Start+0x168>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_TIM_PWM_Start+0x122>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a16      	ldr	r2, [pc, #88]	@ (8003a44 <HAL_TIM_PWM_Start+0x16c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d004      	beq.n	80039fa <HAL_TIM_PWM_Start+0x122>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a14      	ldr	r2, [pc, #80]	@ (8003a48 <HAL_TIM_PWM_Start+0x170>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d111      	bne.n	8003a1e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2b06      	cmp	r3, #6
 8003a0a:	d010      	beq.n	8003a2e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a1c:	e007      	b.n	8003a2e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f042 0201 	orr.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40012c00 	.word	0x40012c00
 8003a3c:	40013400 	.word	0x40013400
 8003a40:	40000400 	.word	0x40000400
 8003a44:	40000800 	.word	0x40000800
 8003a48:	40000c00 	.word	0x40000c00

08003a4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d020      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d01b      	beq.n	8003ab0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 0202 	mvn.w	r2, #2
 8003a80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2201      	movs	r2, #1
 8003a86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 fa5a 	bl	8003f50 <HAL_TIM_IC_CaptureCallback>
 8003a9c:	e005      	b.n	8003aaa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 fa4d 	bl	8003f3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fa5c 	bl	8003f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d020      	beq.n	8003afc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	f003 0304 	and.w	r3, r3, #4
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d01b      	beq.n	8003afc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f06f 0204 	mvn.w	r2, #4
 8003acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 fa34 	bl	8003f50 <HAL_TIM_IC_CaptureCallback>
 8003ae8:	e005      	b.n	8003af6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fa27 	bl	8003f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 fa36 	bl	8003f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d020      	beq.n	8003b48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d01b      	beq.n	8003b48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f06f 0208 	mvn.w	r2, #8
 8003b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2204      	movs	r2, #4
 8003b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fa0e 	bl	8003f50 <HAL_TIM_IC_CaptureCallback>
 8003b34:	e005      	b.n	8003b42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fa01 	bl	8003f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 fa10 	bl	8003f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f003 0310 	and.w	r3, r3, #16
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d020      	beq.n	8003b94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f003 0310 	and.w	r3, r3, #16
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01b      	beq.n	8003b94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f06f 0210 	mvn.w	r2, #16
 8003b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2208      	movs	r2, #8
 8003b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f9e8 	bl	8003f50 <HAL_TIM_IC_CaptureCallback>
 8003b80:	e005      	b.n	8003b8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f9db 	bl	8003f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f9ea 	bl	8003f62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00c      	beq.n	8003bb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d007      	beq.n	8003bb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0201 	mvn.w	r2, #1
 8003bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7fc ff30 	bl	8000a18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00c      	beq.n	8003bdc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d007      	beq.n	8003bdc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003bd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 fd37 	bl	800464a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00c      	beq.n	8003c00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d007      	beq.n	8003c00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f9ba 	bl	8003f74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	f003 0320 	and.w	r3, r3, #32
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00c      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f003 0320 	and.w	r3, r3, #32
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d007      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f06f 0220 	mvn.w	r2, #32
 8003c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 fd0a 	bl	8004638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e0ae      	b.n	8003da8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2b0c      	cmp	r3, #12
 8003c56:	f200 809f 	bhi.w	8003d98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c60:	08003c95 	.word	0x08003c95
 8003c64:	08003d99 	.word	0x08003d99
 8003c68:	08003d99 	.word	0x08003d99
 8003c6c:	08003d99 	.word	0x08003d99
 8003c70:	08003cd5 	.word	0x08003cd5
 8003c74:	08003d99 	.word	0x08003d99
 8003c78:	08003d99 	.word	0x08003d99
 8003c7c:	08003d99 	.word	0x08003d99
 8003c80:	08003d17 	.word	0x08003d17
 8003c84:	08003d99 	.word	0x08003d99
 8003c88:	08003d99 	.word	0x08003d99
 8003c8c:	08003d99 	.word	0x08003d99
 8003c90:	08003d57 	.word	0x08003d57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	68b9      	ldr	r1, [r7, #8]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 f9fa 	bl	8004094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	699a      	ldr	r2, [r3, #24]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0208 	orr.w	r2, r2, #8
 8003cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0204 	bic.w	r2, r2, #4
 8003cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6999      	ldr	r1, [r3, #24]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	619a      	str	r2, [r3, #24]
      break;
 8003cd2:	e064      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68b9      	ldr	r1, [r7, #8]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fa4a 	bl	8004174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699a      	ldr	r2, [r3, #24]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6999      	ldr	r1, [r3, #24]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	021a      	lsls	r2, r3, #8
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	619a      	str	r2, [r3, #24]
      break;
 8003d14:	e043      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68b9      	ldr	r1, [r7, #8]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f000 fa9d 	bl	800425c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	69da      	ldr	r2, [r3, #28]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0208 	orr.w	r2, r2, #8
 8003d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69da      	ldr	r2, [r3, #28]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0204 	bic.w	r2, r2, #4
 8003d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	69d9      	ldr	r1, [r3, #28]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	691a      	ldr	r2, [r3, #16]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	61da      	str	r2, [r3, #28]
      break;
 8003d54:	e023      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68b9      	ldr	r1, [r7, #8]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 faf1 	bl	8004344 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69da      	ldr	r2, [r3, #28]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69da      	ldr	r2, [r3, #28]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	69d9      	ldr	r1, [r3, #28]
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	021a      	lsls	r2, r3, #8
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	430a      	orrs	r2, r1
 8003d94:	61da      	str	r2, [r3, #28]
      break;
 8003d96:	e002      	b.n	8003d9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d101      	bne.n	8003dcc <HAL_TIM_ConfigClockSource+0x1c>
 8003dc8:	2302      	movs	r3, #2
 8003dca:	e0b4      	b.n	8003f36 <HAL_TIM_ConfigClockSource+0x186>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003df2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e04:	d03e      	beq.n	8003e84 <HAL_TIM_ConfigClockSource+0xd4>
 8003e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e0a:	f200 8087 	bhi.w	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e12:	f000 8086 	beq.w	8003f22 <HAL_TIM_ConfigClockSource+0x172>
 8003e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e1a:	d87f      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e1c:	2b70      	cmp	r3, #112	@ 0x70
 8003e1e:	d01a      	beq.n	8003e56 <HAL_TIM_ConfigClockSource+0xa6>
 8003e20:	2b70      	cmp	r3, #112	@ 0x70
 8003e22:	d87b      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e24:	2b60      	cmp	r3, #96	@ 0x60
 8003e26:	d050      	beq.n	8003eca <HAL_TIM_ConfigClockSource+0x11a>
 8003e28:	2b60      	cmp	r3, #96	@ 0x60
 8003e2a:	d877      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e2c:	2b50      	cmp	r3, #80	@ 0x50
 8003e2e:	d03c      	beq.n	8003eaa <HAL_TIM_ConfigClockSource+0xfa>
 8003e30:	2b50      	cmp	r3, #80	@ 0x50
 8003e32:	d873      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e34:	2b40      	cmp	r3, #64	@ 0x40
 8003e36:	d058      	beq.n	8003eea <HAL_TIM_ConfigClockSource+0x13a>
 8003e38:	2b40      	cmp	r3, #64	@ 0x40
 8003e3a:	d86f      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e3c:	2b30      	cmp	r3, #48	@ 0x30
 8003e3e:	d064      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0x15a>
 8003e40:	2b30      	cmp	r3, #48	@ 0x30
 8003e42:	d86b      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d060      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0x15a>
 8003e48:	2b20      	cmp	r3, #32
 8003e4a:	d867      	bhi.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d05c      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0x15a>
 8003e50:	2b10      	cmp	r3, #16
 8003e52:	d05a      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0x15a>
 8003e54:	e062      	b.n	8003f1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e66:	f000 fb38 	bl	80044da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	609a      	str	r2, [r3, #8]
      break;
 8003e82:	e04f      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e94:	f000 fb21 	bl	80044da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ea6:	609a      	str	r2, [r3, #8]
      break;
 8003ea8:	e03c      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f000 fa98 	bl	80043ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2150      	movs	r1, #80	@ 0x50
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f000 faef 	bl	80044a6 <TIM_ITRx_SetConfig>
      break;
 8003ec8:	e02c      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ed6:	461a      	mov	r2, r3
 8003ed8:	f000 fab6 	bl	8004448 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2160      	movs	r1, #96	@ 0x60
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f000 fadf 	bl	80044a6 <TIM_ITRx_SetConfig>
      break;
 8003ee8:	e01c      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	f000 fa78 	bl	80043ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2140      	movs	r1, #64	@ 0x40
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 facf 	bl	80044a6 <TIM_ITRx_SetConfig>
      break;
 8003f08:	e00c      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4619      	mov	r1, r3
 8003f14:	4610      	mov	r0, r2
 8003f16:	f000 fac6 	bl	80044a6 <TIM_ITRx_SetConfig>
      break;
 8003f1a:	e003      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f20:	e000      	b.n	8003f24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003f22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}

08003f3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bc80      	pop	{r7}
 8003f4e:	4770      	bx	lr

08003f50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bc80      	pop	{r7}
 8003f60:	4770      	bx	lr

08003f62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f62:	b480      	push	{r7}
 8003f64:	b083      	sub	sp, #12
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f6a:	bf00      	nop
 8003f6c:	370c      	adds	r7, #12
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr

08003f74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr
	...

08003f88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4a39      	ldr	r2, [pc, #228]	@ (8004080 <TIM_Base_SetConfig+0xf8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d013      	beq.n	8003fc8 <TIM_Base_SetConfig+0x40>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a38      	ldr	r2, [pc, #224]	@ (8004084 <TIM_Base_SetConfig+0xfc>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d00f      	beq.n	8003fc8 <TIM_Base_SetConfig+0x40>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fae:	d00b      	beq.n	8003fc8 <TIM_Base_SetConfig+0x40>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a35      	ldr	r2, [pc, #212]	@ (8004088 <TIM_Base_SetConfig+0x100>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d007      	beq.n	8003fc8 <TIM_Base_SetConfig+0x40>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a34      	ldr	r2, [pc, #208]	@ (800408c <TIM_Base_SetConfig+0x104>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d003      	beq.n	8003fc8 <TIM_Base_SetConfig+0x40>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a33      	ldr	r2, [pc, #204]	@ (8004090 <TIM_Base_SetConfig+0x108>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d108      	bne.n	8003fda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	68fa      	ldr	r2, [r7, #12]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a28      	ldr	r2, [pc, #160]	@ (8004080 <TIM_Base_SetConfig+0xf8>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d013      	beq.n	800400a <TIM_Base_SetConfig+0x82>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a27      	ldr	r2, [pc, #156]	@ (8004084 <TIM_Base_SetConfig+0xfc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d00f      	beq.n	800400a <TIM_Base_SetConfig+0x82>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff0:	d00b      	beq.n	800400a <TIM_Base_SetConfig+0x82>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a24      	ldr	r2, [pc, #144]	@ (8004088 <TIM_Base_SetConfig+0x100>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <TIM_Base_SetConfig+0x82>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a23      	ldr	r2, [pc, #140]	@ (800408c <TIM_Base_SetConfig+0x104>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d003      	beq.n	800400a <TIM_Base_SetConfig+0x82>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a22      	ldr	r2, [pc, #136]	@ (8004090 <TIM_Base_SetConfig+0x108>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d108      	bne.n	800401c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	4313      	orrs	r3, r2
 800401a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68fa      	ldr	r2, [r7, #12]
 800402e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a0f      	ldr	r2, [pc, #60]	@ (8004080 <TIM_Base_SetConfig+0xf8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d003      	beq.n	8004050 <TIM_Base_SetConfig+0xc8>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a0e      	ldr	r2, [pc, #56]	@ (8004084 <TIM_Base_SetConfig+0xfc>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d103      	bne.n	8004058 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d005      	beq.n	8004076 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	f023 0201 	bic.w	r2, r3, #1
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	611a      	str	r2, [r3, #16]
  }
}
 8004076:	bf00      	nop
 8004078:	3714      	adds	r7, #20
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40012c00 	.word	0x40012c00
 8004084:	40013400 	.word	0x40013400
 8004088:	40000400 	.word	0x40000400
 800408c:	40000800 	.word	0x40000800
 8004090:	40000c00 	.word	0x40000c00

08004094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004094:	b480      	push	{r7}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	f023 0201 	bic.w	r2, r3, #1
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f023 0302 	bic.w	r3, r3, #2
 80040dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a20      	ldr	r2, [pc, #128]	@ (800416c <TIM_OC1_SetConfig+0xd8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d003      	beq.n	80040f8 <TIM_OC1_SetConfig+0x64>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004170 <TIM_OC1_SetConfig+0xdc>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d10c      	bne.n	8004112 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f023 0308 	bic.w	r3, r3, #8
 80040fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	4313      	orrs	r3, r2
 8004108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f023 0304 	bic.w	r3, r3, #4
 8004110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a15      	ldr	r2, [pc, #84]	@ (800416c <TIM_OC1_SetConfig+0xd8>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d003      	beq.n	8004122 <TIM_OC1_SetConfig+0x8e>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a14      	ldr	r2, [pc, #80]	@ (8004170 <TIM_OC1_SetConfig+0xdc>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d111      	bne.n	8004146 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	4313      	orrs	r3, r2
 8004144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	621a      	str	r2, [r3, #32]
}
 8004160:	bf00      	nop
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	40012c00 	.word	0x40012c00
 8004170:	40013400 	.word	0x40013400

08004174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004174:	b480      	push	{r7}
 8004176:	b087      	sub	sp, #28
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a1b      	ldr	r3, [r3, #32]
 8004188:	f023 0210 	bic.w	r2, r3, #16
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f023 0320 	bic.w	r3, r3, #32
 80041be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a21      	ldr	r2, [pc, #132]	@ (8004254 <TIM_OC2_SetConfig+0xe0>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d003      	beq.n	80041dc <TIM_OC2_SetConfig+0x68>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a20      	ldr	r2, [pc, #128]	@ (8004258 <TIM_OC2_SetConfig+0xe4>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10d      	bne.n	80041f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a16      	ldr	r2, [pc, #88]	@ (8004254 <TIM_OC2_SetConfig+0xe0>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d003      	beq.n	8004208 <TIM_OC2_SetConfig+0x94>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a15      	ldr	r2, [pc, #84]	@ (8004258 <TIM_OC2_SetConfig+0xe4>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d113      	bne.n	8004230 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800420e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004216:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	4313      	orrs	r3, r2
 8004222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	4313      	orrs	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	621a      	str	r2, [r3, #32]
}
 800424a:	bf00      	nop
 800424c:	371c      	adds	r7, #28
 800424e:	46bd      	mov	sp, r7
 8004250:	bc80      	pop	{r7}
 8004252:	4770      	bx	lr
 8004254:	40012c00 	.word	0x40012c00
 8004258:	40013400 	.word	0x40013400

0800425c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a1b      	ldr	r3, [r3, #32]
 800426a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800428a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f023 0303 	bic.w	r3, r3, #3
 8004292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	4313      	orrs	r3, r2
 800429c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	021b      	lsls	r3, r3, #8
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a21      	ldr	r2, [pc, #132]	@ (800433c <TIM_OC3_SetConfig+0xe0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d003      	beq.n	80042c2 <TIM_OC3_SetConfig+0x66>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a20      	ldr	r2, [pc, #128]	@ (8004340 <TIM_OC3_SetConfig+0xe4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d10d      	bne.n	80042de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	021b      	lsls	r3, r3, #8
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a16      	ldr	r2, [pc, #88]	@ (800433c <TIM_OC3_SetConfig+0xe0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d003      	beq.n	80042ee <TIM_OC3_SetConfig+0x92>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a15      	ldr	r2, [pc, #84]	@ (8004340 <TIM_OC3_SetConfig+0xe4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d113      	bne.n	8004316 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	011b      	lsls	r3, r3, #4
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4313      	orrs	r3, r2
 8004308:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4313      	orrs	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	621a      	str	r2, [r3, #32]
}
 8004330:	bf00      	nop
 8004332:	371c      	adds	r7, #28
 8004334:	46bd      	mov	sp, r7
 8004336:	bc80      	pop	{r7}
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40012c00 	.word	0x40012c00
 8004340:	40013400 	.word	0x40013400

08004344 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004344:	b480      	push	{r7}
 8004346:	b087      	sub	sp, #28
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800437a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	021b      	lsls	r3, r3, #8
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	4313      	orrs	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800438e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	031b      	lsls	r3, r3, #12
 8004396:	693a      	ldr	r2, [r7, #16]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a11      	ldr	r2, [pc, #68]	@ (80043e4 <TIM_OC4_SetConfig+0xa0>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d003      	beq.n	80043ac <TIM_OC4_SetConfig+0x68>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a10      	ldr	r2, [pc, #64]	@ (80043e8 <TIM_OC4_SetConfig+0xa4>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d109      	bne.n	80043c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80043b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	019b      	lsls	r3, r3, #6
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685a      	ldr	r2, [r3, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	621a      	str	r2, [r3, #32]
}
 80043da:	bf00      	nop
 80043dc:	371c      	adds	r7, #28
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40013400 	.word	0x40013400

080043ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b087      	sub	sp, #28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	f023 0201 	bic.w	r2, r3, #1
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004416:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	4313      	orrs	r3, r2
 8004420:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f023 030a 	bic.w	r3, r3, #10
 8004428:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4313      	orrs	r3, r2
 8004430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	621a      	str	r2, [r3, #32]
}
 800443e:	bf00      	nop
 8004440:	371c      	adds	r7, #28
 8004442:	46bd      	mov	sp, r7
 8004444:	bc80      	pop	{r7}
 8004446:	4770      	bx	lr

08004448 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	f023 0210 	bic.w	r2, r3, #16
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004472:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	031b      	lsls	r3, r3, #12
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004484:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	621a      	str	r2, [r3, #32]
}
 800449c:	bf00      	nop
 800449e:	371c      	adds	r7, #28
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bc80      	pop	{r7}
 80044a4:	4770      	bx	lr

080044a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b085      	sub	sp, #20
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
 80044ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044be:	683a      	ldr	r2, [r7, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	f043 0307 	orr.w	r3, r3, #7
 80044c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	609a      	str	r2, [r3, #8]
}
 80044d0:	bf00      	nop
 80044d2:	3714      	adds	r7, #20
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bc80      	pop	{r7}
 80044d8:	4770      	bx	lr

080044da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044da:	b480      	push	{r7}
 80044dc:	b087      	sub	sp, #28
 80044de:	af00      	add	r7, sp, #0
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	607a      	str	r2, [r7, #4]
 80044e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	021a      	lsls	r2, r3, #8
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	431a      	orrs	r2, r3
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	4313      	orrs	r3, r2
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	4313      	orrs	r3, r2
 8004506:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	609a      	str	r2, [r3, #8]
}
 800450e:	bf00      	nop
 8004510:	371c      	adds	r7, #28
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr

08004518 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f003 031f 	and.w	r3, r3, #31
 800452a:	2201      	movs	r2, #1
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a1a      	ldr	r2, [r3, #32]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	43db      	mvns	r3, r3
 800453a:	401a      	ands	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a1a      	ldr	r2, [r3, #32]
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f003 031f 	and.w	r3, r3, #31
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	fa01 f303 	lsl.w	r3, r1, r3
 8004550:	431a      	orrs	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	621a      	str	r2, [r3, #32]
}
 8004556:	bf00      	nop
 8004558:	371c      	adds	r7, #28
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr

08004560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004570:	2b01      	cmp	r3, #1
 8004572:	d101      	bne.n	8004578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004574:	2302      	movs	r3, #2
 8004576:	e050      	b.n	800461a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800459e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004624 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d018      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a19      	ldr	r2, [pc, #100]	@ (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d013      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ce:	d00e      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a15      	ldr	r2, [pc, #84]	@ (800462c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a14      	ldr	r2, [pc, #80]	@ (8004630 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a12      	ldr	r2, [pc, #72]	@ (8004634 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d10c      	bne.n	8004608 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr
 8004624:	40012c00 	.word	0x40012c00
 8004628:	40013400 	.word	0x40013400
 800462c:	40000400 	.word	0x40000400
 8004630:	40000800 	.word	0x40000800
 8004634:	40000c00 	.word	0x40000c00

08004638 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	bc80      	pop	{r7}
 8004648:	4770      	bx	lr

0800464a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004652:	bf00      	nop
 8004654:	370c      	adds	r7, #12
 8004656:	46bd      	mov	sp, r7
 8004658:	bc80      	pop	{r7}
 800465a:	4770      	bx	lr

0800465c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e042      	b.n	80046f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fd ff1e 	bl	80024c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2224      	movs	r2, #36	@ 0x24
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800469e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 f82b 	bl	80046fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	691a      	ldr	r2, [r3, #16]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695a      	ldr	r2, [r3, #20]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68da      	ldr	r2, [r3, #12]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	689a      	ldr	r2, [r3, #8]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	4313      	orrs	r3, r2
 800472a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004736:	f023 030c 	bic.w	r3, r3, #12
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	6812      	ldr	r2, [r2, #0]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	430b      	orrs	r3, r1
 8004742:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a2c      	ldr	r2, [pc, #176]	@ (8004810 <UART_SetConfig+0x114>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d103      	bne.n	800476c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004764:	f7fe fef8 	bl	8003558 <HAL_RCC_GetPCLK2Freq>
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	e002      	b.n	8004772 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800476c:	f7fe fee0 	bl	8003530 <HAL_RCC_GetPCLK1Freq>
 8004770:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	4613      	mov	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	009a      	lsls	r2, r3, #2
 800477c:	441a      	add	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	fbb2 f3f3 	udiv	r3, r2, r3
 8004788:	4a22      	ldr	r2, [pc, #136]	@ (8004814 <UART_SetConfig+0x118>)
 800478a:	fba2 2303 	umull	r2, r3, r2, r3
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	0119      	lsls	r1, r3, #4
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	009a      	lsls	r2, r3, #2
 800479c:	441a      	add	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80047a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004814 <UART_SetConfig+0x118>)
 80047aa:	fba3 0302 	umull	r0, r3, r3, r2
 80047ae:	095b      	lsrs	r3, r3, #5
 80047b0:	2064      	movs	r0, #100	@ 0x64
 80047b2:	fb00 f303 	mul.w	r3, r0, r3
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	3332      	adds	r3, #50	@ 0x32
 80047bc:	4a15      	ldr	r2, [pc, #84]	@ (8004814 <UART_SetConfig+0x118>)
 80047be:	fba2 2303 	umull	r2, r3, r2, r3
 80047c2:	095b      	lsrs	r3, r3, #5
 80047c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047c8:	4419      	add	r1, r3
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	4613      	mov	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	009a      	lsls	r2, r3, #2
 80047d4:	441a      	add	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80047e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004814 <UART_SetConfig+0x118>)
 80047e2:	fba3 0302 	umull	r0, r3, r3, r2
 80047e6:	095b      	lsrs	r3, r3, #5
 80047e8:	2064      	movs	r0, #100	@ 0x64
 80047ea:	fb00 f303 	mul.w	r3, r0, r3
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	3332      	adds	r3, #50	@ 0x32
 80047f4:	4a07      	ldr	r2, [pc, #28]	@ (8004814 <UART_SetConfig+0x118>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	095b      	lsrs	r3, r3, #5
 80047fc:	f003 020f 	and.w	r2, r3, #15
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	440a      	add	r2, r1
 8004806:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40013800 	.word	0x40013800
 8004814:	51eb851f 	.word	0x51eb851f

08004818 <memset>:
 8004818:	4603      	mov	r3, r0
 800481a:	4402      	add	r2, r0
 800481c:	4293      	cmp	r3, r2
 800481e:	d100      	bne.n	8004822 <memset+0xa>
 8004820:	4770      	bx	lr
 8004822:	f803 1b01 	strb.w	r1, [r3], #1
 8004826:	e7f9      	b.n	800481c <memset+0x4>

08004828 <__libc_init_array>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	2600      	movs	r6, #0
 800482c:	4d0c      	ldr	r5, [pc, #48]	@ (8004860 <__libc_init_array+0x38>)
 800482e:	4c0d      	ldr	r4, [pc, #52]	@ (8004864 <__libc_init_array+0x3c>)
 8004830:	1b64      	subs	r4, r4, r5
 8004832:	10a4      	asrs	r4, r4, #2
 8004834:	42a6      	cmp	r6, r4
 8004836:	d109      	bne.n	800484c <__libc_init_array+0x24>
 8004838:	f000 f81a 	bl	8004870 <_init>
 800483c:	2600      	movs	r6, #0
 800483e:	4d0a      	ldr	r5, [pc, #40]	@ (8004868 <__libc_init_array+0x40>)
 8004840:	4c0a      	ldr	r4, [pc, #40]	@ (800486c <__libc_init_array+0x44>)
 8004842:	1b64      	subs	r4, r4, r5
 8004844:	10a4      	asrs	r4, r4, #2
 8004846:	42a6      	cmp	r6, r4
 8004848:	d105      	bne.n	8004856 <__libc_init_array+0x2e>
 800484a:	bd70      	pop	{r4, r5, r6, pc}
 800484c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004850:	4798      	blx	r3
 8004852:	3601      	adds	r6, #1
 8004854:	e7ee      	b.n	8004834 <__libc_init_array+0xc>
 8004856:	f855 3b04 	ldr.w	r3, [r5], #4
 800485a:	4798      	blx	r3
 800485c:	3601      	adds	r6, #1
 800485e:	e7f2      	b.n	8004846 <__libc_init_array+0x1e>
 8004860:	080048b4 	.word	0x080048b4
 8004864:	080048b4 	.word	0x080048b4
 8004868:	080048b4 	.word	0x080048b4
 800486c:	080048b8 	.word	0x080048b8

08004870 <_init>:
 8004870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004872:	bf00      	nop
 8004874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004876:	bc08      	pop	{r3}
 8004878:	469e      	mov	lr, r3
 800487a:	4770      	bx	lr

0800487c <_fini>:
 800487c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800487e:	bf00      	nop
 8004880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004882:	bc08      	pop	{r3}
 8004884:	469e      	mov	lr, r3
 8004886:	4770      	bx	lr
