
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         0000e2bc  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000860  080162c0  080162c0  000262c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08016b20  08016b20  00030208  2**0
                  CONTENTS
  6 .ARM          00000008  08016b20  08016b20  00026b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08016b28  08016b28  00030208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  08016b28  08016b28  00026b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08016b2c  08016b2c  00026b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000208  20000000  08016b30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000a548  20000208  08016d38  00030208  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  2000a750  08016d38  0003a750  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 14 .debug_info   00033fca  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00006e36  00000000  00000000  00064202  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000113bb  00000000  00000000  0006b038  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_aranges 00001558  00000000  00000000  0007c3f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00002970  00000000  00000000  0007d950  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macro  00027eb1  00000000  00000000  000802c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0001aae7  00000000  00000000  000a8171  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    000cad36  00000000  00000000  000c2c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  0018d98e  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005eac  00000000  00000000  0018da0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000208 	.word	0x20000208
 800801c:	00000000 	.word	0x00000000
 8008020:	080162a4 	.word	0x080162a4

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	2000020c 	.word	0x2000020c
 800803c:	080162a4 	.word	0x080162a4

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
}


void InitPosition()
{
	Pos.X = 0;
 8008df8:	4b04      	ldr	r3, [pc, #16]	; (8008e0c <InitPosition+0x14>)
 8008dfa:	2200      	movs	r2, #0
	Pos.Y = 0;
	Pos.Car = north;
	Pos.Dir = front;
	Pos.Act = Wait;
 8008dfc:	2004      	movs	r0, #4
	Pos.WallSaf = wall_warn;//
 8008dfe:	2101      	movs	r1, #1
	Pos.Act = Wait;
 8008e00:	7198      	strb	r0, [r3, #6]
	Pos.WallSaf = wall_warn;//
 8008e02:	71d9      	strb	r1, [r3, #7]
	Pos.X = 0;
 8008e04:	801a      	strh	r2, [r3, #0]
	Pos.Car = north;
 8008e06:	715a      	strb	r2, [r3, #5]
	Pos.Dir = front;
 8008e08:	711a      	strb	r2, [r3, #4]

}
 8008e0a:	4770      	bx	lr
 8008e0c:	20000004 	.word	0x20000004

08008e10 <GetWallCtrlDirection>:

int GetWallCtrlDirection()
{
	//
	switch(my_mouse.now.car)
 8008e10:	4a31      	ldr	r2, [pc, #196]	; (8008ed8 <GetWallCtrlDirection+0xc8>)
 8008e12:	7a93      	ldrb	r3, [r2, #10]
 8008e14:	2b06      	cmp	r3, #6
 8008e16:	d855      	bhi.n	8008ec4 <GetWallCtrlDirection+0xb4>
 8008e18:	e8df f003 	tbb	[pc, r3]
 8008e1c:	542c5440 	.word	0x542c5440
 8008e20:	5418      	.short	0x5418
 8008e22:	04          	.byte	0x04
 8008e23:	00          	.byte	0x00
		{
			return N_WALL_PID;
		}
		break;
	case west:
		if(my_mouse.now.wall.west == wall)
 8008e24:	7b13      	ldrb	r3, [r2, #12]
 8008e26:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8008e2a:	2a40      	cmp	r2, #64	; 0x40
 8008e2c:	d04c      	beq.n	8008ec8 <GetWallCtrlDirection+0xb8>
		{
			return F_WALL_PID;
		}
		else if ( my_mouse.now.wall.north == wall && my_mouse.now.wall.south == wall)//.west == south )
 8008e2e:	f003 0233 	and.w	r2, r3, #51	; 0x33
 8008e32:	2a11      	cmp	r2, #17
 8008e34:	d04a      	beq.n	8008ecc <GetWallCtrlDirection+0xbc>
		{
			return D_WALL_PID;
		}
		else if ( my_mouse.now.wall.north == wall )
 8008e36:	f003 0203 	and.w	r2, r3, #3
 8008e3a:	2a01      	cmp	r2, #1
 8008e3c:	d048      	beq.n	8008ed0 <GetWallCtrlDirection+0xc0>
		{
			return R_WALL_PID;
		}
		else if ( my_mouse.now.wall.south == wall )
 8008e3e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e42:	2b10      	cmp	r3, #16
			return L_WALL_PID;
 8008e44:	bf14      	ite	ne
 8008e46:	2006      	movne	r0, #6
 8008e48:	2002      	moveq	r0, #2
 8008e4a:	4770      	bx	lr
		if(my_mouse.now.wall.south == wall)
 8008e4c:	7b13      	ldrb	r3, [r2, #12]
 8008e4e:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8008e52:	2a10      	cmp	r2, #16
 8008e54:	d038      	beq.n	8008ec8 <GetWallCtrlDirection+0xb8>
		else if(my_mouse.now.wall.east == wall && my_mouse.now.wall.west == wall)
 8008e56:	f003 02cc 	and.w	r2, r3, #204	; 0xcc
 8008e5a:	2a44      	cmp	r2, #68	; 0x44
 8008e5c:	d036      	beq.n	8008ecc <GetWallCtrlDirection+0xbc>
		else if(my_mouse.now.wall.east == wall)
 8008e5e:	f003 020c 	and.w	r2, r3, #12
 8008e62:	2a04      	cmp	r2, #4
 8008e64:	d036      	beq.n	8008ed4 <GetWallCtrlDirection+0xc4>
		else if(my_mouse.now.wall.west == wall)
 8008e66:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008e6a:	2b40      	cmp	r3, #64	; 0x40
			return R_WALL_PID;
 8008e6c:	bf14      	ite	ne
 8008e6e:	2006      	movne	r0, #6
 8008e70:	2003      	moveq	r0, #3
 8008e72:	4770      	bx	lr
		if(my_mouse.now.wall.east == wall)
 8008e74:	7b13      	ldrb	r3, [r2, #12]
 8008e76:	f003 020c 	and.w	r2, r3, #12
 8008e7a:	2a04      	cmp	r2, #4
 8008e7c:	d024      	beq.n	8008ec8 <GetWallCtrlDirection+0xb8>
		else if(my_mouse.now.wall.north == wall && my_mouse.now.wall.south == wall)//south)
 8008e7e:	f003 0233 	and.w	r2, r3, #51	; 0x33
 8008e82:	2a11      	cmp	r2, #17
 8008e84:	d022      	beq.n	8008ecc <GetWallCtrlDirection+0xbc>
		else if(my_mouse.now.wall.north == wall)
 8008e86:	f003 0203 	and.w	r2, r3, #3
 8008e8a:	2a01      	cmp	r2, #1
 8008e8c:	d022      	beq.n	8008ed4 <GetWallCtrlDirection+0xc4>
		else if(my_mouse.now.wall.south == wall)
 8008e8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e92:	2b10      	cmp	r3, #16
			return R_WALL_PID;
 8008e94:	bf14      	ite	ne
 8008e96:	2006      	movne	r0, #6
 8008e98:	2003      	moveq	r0, #3
 8008e9a:	4770      	bx	lr
		if(my_mouse.now.wall.north == wall) //
 8008e9c:	7b13      	ldrb	r3, [r2, #12]
 8008e9e:	f003 0203 	and.w	r2, r3, #3
 8008ea2:	2a01      	cmp	r2, #1
 8008ea4:	d010      	beq.n	8008ec8 <GetWallCtrlDirection+0xb8>
		else if(my_mouse.now.wall.east == wall && my_mouse.now.wall.west == wall)
 8008ea6:	f003 02cc 	and.w	r2, r3, #204	; 0xcc
 8008eaa:	2a44      	cmp	r2, #68	; 0x44
 8008eac:	d00e      	beq.n	8008ecc <GetWallCtrlDirection+0xbc>
		else if(my_mouse.now.wall.east == wall)
 8008eae:	f003 020c 	and.w	r2, r3, #12
 8008eb2:	2a04      	cmp	r2, #4
 8008eb4:	d00c      	beq.n	8008ed0 <GetWallCtrlDirection+0xc0>
		else if(my_mouse.now.wall.west == wall)
 8008eb6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008eba:	2b40      	cmp	r3, #64	; 0x40
			return L_WALL_PID;
 8008ebc:	bf14      	ite	ne
 8008ebe:	2006      	movne	r0, #6
 8008ec0:	2002      	moveq	r0, #2
 8008ec2:	4770      	bx	lr
		}
		break;

	default:
		//
		return N_WALL_PID;
 8008ec4:	2006      	movs	r0, #6
 8008ec6:	4770      	bx	lr
			return F_WALL_PID;
 8008ec8:	2008      	movs	r0, #8
 8008eca:	4770      	bx	lr
			return D_WALL_PID;
 8008ecc:	2001      	movs	r0, #1
 8008ece:	4770      	bx	lr
			return R_WALL_PID;
 8008ed0:	2003      	movs	r0, #3
		break;
	}

}
 8008ed2:	4770      	bx	lr
			return L_WALL_PID;
 8008ed4:	2002      	movs	r0, #2
 8008ed6:	4770      	bx	lr
 8008ed8:	20009a24 	.word	0x20009a24

08008edc <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8008edc:	b430      	push	{r4, r5}
 8008ede:	480a      	ldr	r0, [pc, #40]	; (8008f08 <WaitStopAndReset+0x2c>)
 8008ee0:	4d0a      	ldr	r5, [pc, #40]	; (8008f0c <WaitStopAndReset+0x30>)
 8008ee2:	4c0b      	ldr	r4, [pc, #44]	; (8008f10 <WaitStopAndReset+0x34>)
 8008ee4:	490b      	ldr	r1, [pc, #44]	; (8008f14 <WaitStopAndReset+0x38>)
 8008ee6:	4a0c      	ldr	r2, [pc, #48]	; (8008f18 <WaitStopAndReset+0x3c>)
//	ControlWall();//
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	60ab      	str	r3, [r5, #8]
		Acceleration = 0;
 8008eec:	6023      	str	r3, [r4, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 8008eee:	6003      	str	r3, [r0, #0]
		AngularAcceleration = 0;
 8008ef0:	600b      	str	r3, [r1, #0]
		//AngularV = 0;
//		if(CurrentVelocity[LEFT] > 500)
//			ChangeLED(3);
			//printf("\r\n");

	}while(CurrentVelocity[BODY] != 0);
 8008ef2:	edd2 7a02 	vldr	s15, [r2, #8]
 8008ef6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efe:	d1f4      	bne.n	8008eea <WaitStopAndReset+0xe>
	HAL_Delay(100);
 8008f00:	2064      	movs	r0, #100	; 0x64
}
 8008f02:	bc30      	pop	{r4, r5}
	HAL_Delay(100);
 8008f04:	f005 ba64 	b.w	800e3d0 <HAL_Delay>
 8008f08:	2000a198 	.word	0x2000a198
 8008f0c:	2000a188 	.word	0x2000a188
 8008f10:	20007f30 	.word	0x20007f30
 8008f14:	20007f38 	.word	0x20007f38
 8008f18:	2000a1c4 	.word	0x2000a1c4
 8008f1c:	00000000 	.word	0x00000000

08008f20 <Rotate>:
	//
	//Angle = (ang_v(t))dt
	//v = v0+at	|	t=v/a	||		ang_v = ang_v0 + ang_accel *t		||	t = ang_v/ang_accel
	//x=0.5*v*v/a	|	a = 0.5*v*v*/x		||		=ang_v0*t+0.5*ang_v^2/ang_accel	||	ang_accel =
	//(mm/((ms)^2)) =  (1ms)**(((mm/s)^2)) /(2*) x = v0t + 0.5at^2 	a=2*(x-v0*t)/t^2 	a = t*vv/(2*x)
	float accel_deg = deg*30/90;
 8008f20:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8008f24:	ee60 6a26 	vmul.f32	s13, s0, s13
 8008f28:	ed9f 6a99 	vldr	s12, [pc, #612]	; 8009190 <Rotate+0x270>
	float const_deg = deg*30/90;
	float decel_deg = deg*30/90;
	float angular_acceleration[3] = {
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008f2c:	eddf 7a99 	vldr	s15, [pc, #612]	; 8009194 <Rotate+0x274>
	TargetAngularV = 0;
 8008f30:	4b99      	ldr	r3, [pc, #612]	; (8009198 <Rotate+0x278>)
	float accel_deg = deg*30/90;
 8008f32:	ee86 7a86 	vdiv.f32	s14, s13, s12
{
 8008f36:	b510      	push	{r4, lr}
	TargetAngularV = 0;
 8008f38:	2400      	movs	r4, #0
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008f3a:	ee60 7aa7 	vmul.f32	s15, s1, s15
 8008f3e:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008f42:	ee67 7aa0 	vmul.f32	s15, s15, s1
{
 8008f46:	ed2d 8b04 	vpush	{d8-d9}
			0,
			64*T1*ang_v*ang_v / (2*decel_deg)
	};
	float move_angle[3] = {
			accel_deg * M_PI/ 180, //
 8008f4a:	ee17 0a10 	vmov	r0, s14
	TargetAngularV = 0;
 8008f4e:	601c      	str	r4, [r3, #0]
{
 8008f50:	eef0 8a60 	vmov.f32	s17, s1
			64*T1*ang_v*ang_v / (2*accel_deg),
 8008f54:	ee87 8aa6 	vdiv.f32	s16, s15, s13
{
 8008f58:	eeb0 9a40 	vmov.f32	s18, s0
			accel_deg * M_PI/ 180, //
 8008f5c:	f7ff fa2c 	bl	80083b8 <__aeabi_f2d>
 8008f60:	a387      	add	r3, pc, #540	; (adr r3, 8009180 <Rotate+0x260>)
 8008f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f66:	f7ff fa7f 	bl	8008468 <__aeabi_dmul>
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	4b8b      	ldr	r3, [pc, #556]	; (800919c <Rotate+0x27c>)
 8008f6e:	f7ff fba5 	bl	80086bc <__aeabi_ddiv>
 8008f72:	f7ff fd71 	bl	8008a58 <__aeabi_d2f>
		}

	}
#endif

	if( ang_v > 0)	//
 8008f76:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8008f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			accel_deg * M_PI/ 180, //
 8008f7e:	ee06 0a90 	vmov	s13, r0
	if( ang_v > 0)	//
 8008f82:	f340 80f2 	ble.w	800916a <Rotate+0x24a>
	{
		TargetAngle += move_angle[0];// : + =  
 8008f86:	4b86      	ldr	r3, [pc, #536]	; (80091a0 <Rotate+0x280>)
//		ChangeLED(2);
		//while
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f88:	4a86      	ldr	r2, [pc, #536]	; (80091a4 <Rotate+0x284>)
		TargetAngle += move_angle[0];// : + =  
 8008f8a:	edd3 7a00 	vldr	s15, [r3]
 8008f8e:	4986      	ldr	r1, [pc, #536]	; (80091a8 <Rotate+0x288>)
 8008f90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f94:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008f98:	ed93 7a00 	vldr	s14, [r3]
 8008f9c:	edd2 7a00 	vldr	s15, [r2]
 8008fa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fa8:	dd0a      	ble.n	8008fc0 <Rotate+0xa0>
		{
			//Angle0rad90Angle
			AngularAcceleration = angular_acceleration[0]; //
 8008faa:	ed81 8a00 	vstr	s16, [r1]
		while( (TargetAngle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8008fae:	ed93 7a00 	vldr	s14, [r3]
 8008fb2:	edd2 7a00 	vldr	s15, [r2]
 8008fb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fbe:	dcf4      	bgt.n	8008faa <Rotate+0x8a>
//					printf(" : %f,  : %f,  : %f\r\n", ZGyro, zg_offset, fin_angle );
//				}
//
//			}
		}
		TargetAngle += move_angle[1];// : + =  
 8008fc0:	edd3 7a00 	vldr	s15, [r3]
 8008fc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fc8:	edc3 7a00 	vstr	s15, [r3]
//		ChangeLED(3);
		while(TargetAngle > Angle)
 8008fcc:	ed93 7a00 	vldr	s14, [r3]
 8008fd0:	edd2 7a00 	vldr	s15, [r2]
 8008fd4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fdc:	dd0a      	ble.n	8008ff4 <Rotate+0xd4>
		{
			AngularAcceleration = angular_acceleration[1];//0
 8008fde:	2000      	movs	r0, #0
 8008fe0:	6008      	str	r0, [r1, #0]
		while(TargetAngle > Angle)
 8008fe2:	ed93 7a00 	vldr	s14, [r3]
 8008fe6:	edd2 7a00 	vldr	s15, [r2]
 8008fea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ff2:	dcf5      	bgt.n	8008fe0 <Rotate+0xc0>
//					printf(" : %f,  : %f,  : %f\r\n", ZGyro, zg_offset, fin_angle );
//				}
//
//			}
		}
		TargetAngle += move_angle[2];// : + =  
 8008ff4:	edd3 7a00 	vldr	s15, [r3]

		while(TargetAngle > Angle)
		{
			 AngularAcceleration = -angular_acceleration[2];
			 if( AngularV <= 0)
 8008ff8:	486c      	ldr	r0, [pc, #432]	; (80091ac <Rotate+0x28c>)
		TargetAngle += move_angle[2];// : + =  
 8008ffa:	ee76 6aa7 	vadd.f32	s13, s13, s15
			 AngularAcceleration = -angular_acceleration[2];
 8008ffe:	eeb1 8a48 	vneg.f32	s16, s16
		TargetAngle += move_angle[2];// : + =  
 8009002:	edc3 6a00 	vstr	s13, [r3]
		while(TargetAngle > Angle)
 8009006:	e008      	b.n	800901a <Rotate+0xfa>
			 AngularAcceleration = -angular_acceleration[2];
 8009008:	ed81 8a00 	vstr	s16, [r1]
			 if( AngularV <= 0)
 800900c:	edd0 7a00 	vldr	s15, [r0]
 8009010:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009018:	d908      	bls.n	800902c <Rotate+0x10c>
		while(TargetAngle > Angle)
 800901a:	ed93 7a00 	vldr	s14, [r3]
 800901e:	edd2 7a00 	vldr	s15, [r2]
 8009022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800902a:	dced      	bgt.n	8009008 <Rotate+0xe8>
			 		break;
			 }
		}

	}
	AngularAcceleration = 0;
 800902c:	2300      	movs	r3, #0
 800902e:	600b      	str	r3, [r1, #0]
	//TargetAngularV = 0;
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);

	WaitStopAndReset();
 8009030:	f7ff ff54 	bl	8008edc <WaitStopAndReset>
//	ControlWall();
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8009034:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80091b0 <Rotate+0x290>
 8009038:	eec9 7a27 	vdiv.f32	s15, s18, s15
 800903c:	ee17 0a90 	vmov	r0, s15
 8009040:	f7ff f9ba 	bl	80083b8 <__aeabi_f2d>
 8009044:	a350      	add	r3, pc, #320	; (adr r3, 8009188 <Rotate+0x268>)
 8009046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800904a:	f7ff fa0d 	bl	8008468 <__aeabi_dmul>
 800904e:	f7ff fcbb 	bl	80089c8 <__aeabi_d2iz>
	if(ang_v < 0)
 8009052:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8009056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 800905a:	4602      	mov	r2, r0
	if(ang_v < 0)
 800905c:	d475      	bmi.n	800914a <Rotate+0x22a>
		KeepPulse[LEFT] -= target_pulse/2;
		KeepPulse[RIGHT] += target_pulse/2;
	}
	else 	if(ang_v > 0)
	{
		KeepPulse[LEFT] += target_pulse/2;
 800905e:	4b55      	ldr	r3, [pc, #340]	; (80091b4 <Rotate+0x294>)
 8009060:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8009064:	681a      	ldr	r2, [r3, #0]
 8009066:	1040      	asrs	r0, r0, #1
 8009068:	4402      	add	r2, r0
 800906a:	601a      	str	r2, [r3, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 800906c:	685a      	ldr	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];

	//
//	ChangeCardinal();
	//printf("\r\n");
}
 800906e:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] -= target_pulse/2;
 8009072:	1a10      	subs	r0, r2, r0
 8009074:	6058      	str	r0, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 8009076:	689a      	ldr	r2, [r3, #8]
 8009078:	609a      	str	r2, [r3, #8]
}
 800907a:	bd10      	pop	{r4, pc}
		TargetAngle -= move_angle[0];// : + =  
 800907c:	4b48      	ldr	r3, [pc, #288]	; (80091a0 <Rotate+0x280>)
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800907e:	4a49      	ldr	r2, [pc, #292]	; (80091a4 <Rotate+0x284>)
		TargetAngle -= move_angle[0];// : + =  
 8009080:	edd3 7a00 	vldr	s15, [r3]
 8009084:	4948      	ldr	r1, [pc, #288]	; (80091a8 <Rotate+0x288>)
 8009086:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800908a:	edc3 7a00 	vstr	s15, [r3]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800908e:	ed93 7a00 	vldr	s14, [r3]
 8009092:	edd2 7a00 	vldr	s15, [r2]
 8009096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800909a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800909e:	d50c      	bpl.n	80090ba <Rotate+0x19a>
 80090a0:	eeb1 6a48 	vneg.f32	s12, s16
			AngularAcceleration = -angular_acceleration[0]; //
 80090a4:	ed81 6a00 	vstr	s12, [r1]
		while( (TargetAngle < Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 80090a8:	ed93 7a00 	vldr	s14, [r3]
 80090ac:	edd2 7a00 	vldr	s15, [r2]
 80090b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090b8:	d4f4      	bmi.n	80090a4 <Rotate+0x184>
		TargetAngle -= move_angle[1];// : + =  
 80090ba:	edd3 7a00 	vldr	s15, [r3]
 80090be:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80090c2:	edc3 7a00 	vstr	s15, [r3]
		while(TargetAngle < Angle)
 80090c6:	ed93 7a00 	vldr	s14, [r3]
 80090ca:	edd2 7a00 	vldr	s15, [r2]
 80090ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090d6:	d50a      	bpl.n	80090ee <Rotate+0x1ce>
			AngularAcceleration = angular_acceleration[1];//0
 80090d8:	2000      	movs	r0, #0
 80090da:	6008      	str	r0, [r1, #0]
		while(TargetAngle < Angle)
 80090dc:	ed93 7a00 	vldr	s14, [r3]
 80090e0:	edd2 7a00 	vldr	s15, [r2]
 80090e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ec:	d4f5      	bmi.n	80090da <Rotate+0x1ba>
		TargetAngle -= move_angle[2];// : + =  
 80090ee:	edd3 7a00 	vldr	s15, [r3]
			 if( AngularV >= 0)
 80090f2:	482e      	ldr	r0, [pc, #184]	; (80091ac <Rotate+0x28c>)
		TargetAngle -= move_angle[2];// : + =  
 80090f4:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80090f8:	edc3 6a00 	vstr	s13, [r3]
		while(TargetAngle < Angle)
 80090fc:	e008      	b.n	8009110 <Rotate+0x1f0>
			 AngularAcceleration = angular_acceleration[2];
 80090fe:	ed81 8a00 	vstr	s16, [r1]
			 if( AngularV >= 0)
 8009102:	edd0 7a00 	vldr	s15, [r0]
 8009106:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800910a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800910e:	da08      	bge.n	8009122 <Rotate+0x202>
		while(TargetAngle < Angle)
 8009110:	ed93 7a00 	vldr	s14, [r3]
 8009114:	edd2 7a00 	vldr	s15, [r2]
 8009118:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800911c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009120:	d4ed      	bmi.n	80090fe <Rotate+0x1de>
	AngularAcceleration = 0;
 8009122:	2300      	movs	r3, #0
 8009124:	600b      	str	r3, [r1, #0]
	WaitStopAndReset();
 8009126:	f7ff fed9 	bl	8008edc <WaitStopAndReset>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 800912a:	eddf 7a21 	vldr	s15, [pc, #132]	; 80091b0 <Rotate+0x290>
 800912e:	eec9 7a27 	vdiv.f32	s15, s18, s15
 8009132:	ee17 0a90 	vmov	r0, s15
 8009136:	f7ff f93f 	bl	80083b8 <__aeabi_f2d>
 800913a:	a313      	add	r3, pc, #76	; (adr r3, 8009188 <Rotate+0x268>)
 800913c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009140:	f7ff f992 	bl	8008468 <__aeabi_dmul>
 8009144:	f7ff fc40 	bl	80089c8 <__aeabi_d2iz>
 8009148:	4602      	mov	r2, r0
		KeepPulse[LEFT] -= target_pulse/2;
 800914a:	4b1a      	ldr	r3, [pc, #104]	; (80091b4 <Rotate+0x294>)
 800914c:	6819      	ldr	r1, [r3, #0]
 800914e:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8009152:	eba1 0162 	sub.w	r1, r1, r2, asr #1
 8009156:	6019      	str	r1, [r3, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 8009158:	6858      	ldr	r0, [r3, #4]
}
 800915a:	ecbd 8b04 	vpop	{d8-d9}
		KeepPulse[RIGHT] += target_pulse/2;
 800915e:	eb00 0262 	add.w	r2, r0, r2, asr #1
 8009162:	605a      	str	r2, [r3, #4]
	KeepPulse[BODY] = KeepPulse[BODY];
 8009164:	689a      	ldr	r2, [r3, #8]
 8009166:	609a      	str	r2, [r3, #8]
}
 8009168:	bd10      	pop	{r4, pc}
	else if( ang_v < 0)
 800916a:	d487      	bmi.n	800907c <Rotate+0x15c>
	AngularAcceleration = 0;
 800916c:	4b0e      	ldr	r3, [pc, #56]	; (80091a8 <Rotate+0x288>)
 800916e:	601c      	str	r4, [r3, #0]
	WaitStopAndReset();
 8009170:	f7ff feb4 	bl	8008edc <WaitStopAndReset>
}
 8009174:	ecbd 8b04 	vpop	{d8-d9}
 8009178:	4b0e      	ldr	r3, [pc, #56]	; (80091b4 <Rotate+0x294>)
	KeepPulse[BODY] = KeepPulse[BODY];
 800917a:	689a      	ldr	r2, [r3, #8]
 800917c:	609a      	str	r2, [r3, #8]
}
 800917e:	bd10      	pop	{r4, pc}
 8009180:	54442d18 	.word	0x54442d18
 8009184:	400921fb 	.word	0x400921fb
 8009188:	cb326649 	.word	0xcb326649
 800918c:	40fa15d6 	.word	0x40fa15d6
 8009190:	42b40000 	.word	0x42b40000
 8009194:	3d83126f 	.word	0x3d83126f
 8009198:	2000a198 	.word	0x2000a198
 800919c:	40668000 	.word	0x40668000
 80091a0:	20007f44 	.word	0x20007f44
 80091a4:	20007f34 	.word	0x20007f34
 80091a8:	20007f38 	.word	0x20007f38
 80091ac:	20007f40 	.word	0x20007f40
 80091b0:	43b40000 	.word	0x43b40000
 80091b4:	2000a1ec 	.word	0x2000a1ec

080091b8 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 80091b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//
	float now_angv = AngularV;
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091bc:	4c7c      	ldr	r4, [pc, #496]	; (80093b0 <SlalomRight+0x1f8>)
	float now_angv = AngularV;
 80091be:	f8df 8218 	ldr.w	r8, [pc, #536]	; 80093d8 <SlalomRight+0x220>
	float fol = Sla.Fol;         //
 80091c2:	4a7c      	ldr	r2, [pc, #496]	; (80093b4 <SlalomRight+0x1fc>)
	float now_angv = AngularV;
 80091c4:	f8d8 3000 	ldr.w	r3, [r8]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091c8:	6823      	ldr	r3, [r4, #0]
 80091ca:	6860      	ldr	r0, [r4, #4]
//		}
//
//	}
//	else//
//	{
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80091cc:	edd2 7a00 	vldr	s15, [r2]
 80091d0:	6821      	ldr	r1, [r4, #0]
	Control_Mode = A_VELO_PID;
 80091d2:	f8df a208 	ldr.w	sl, [pc, #520]	; 80093dc <SlalomRight+0x224>
 80091d6:	4d78      	ldr	r5, [pc, #480]	; (80093b8 <SlalomRight+0x200>)
 80091d8:	4f78      	ldr	r7, [pc, #480]	; (80093bc <SlalomRight+0x204>)
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80091da:	4403      	add	r3, r0
 80091dc:	ee07 3a10 	vmov	s14, r3
{
 80091e0:	ed2d 8b06 	vpush	{d8-d10}
	float fol = Sla.Fol;         //
 80091e4:	edd2 aa01 	vldr	s21, [r2, #4]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 80091e8:	edd2 8a02 	vldr	s17, [r2, #8]
	float ang1 = Sla.Theta1;         //0ang1
 80091ec:	ed92 aa04 	vldr	s20, [r2, #16]
	float ang2 = Sla.Theta2;         //ang1ang2
 80091f0:	edd2 9a05 	vldr	s19, [r2, #20]
	float ang3 = Sla.Theta3;         //ang2ang3
 80091f4:	ed92 9a06 	vldr	s18, [r2, #24]
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80091f8:	6862      	ldr	r2, [r4, #4]
	float v_turn = ExploreVelocity;       //
 80091fa:	4b71      	ldr	r3, [pc, #452]	; (80093c0 <SlalomRight+0x208>)
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80091fc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009200:	4411      	add	r1, r2
 8009202:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009206:	ee07 1a90 	vmov	s15, r1
 800920a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Pos.Act = slalom;
 800920e:	4a6d      	ldr	r2, [pc, #436]	; (80093c4 <SlalomRight+0x20c>)
	float v_turn = ExploreVelocity;       //
 8009210:	681e      	ldr	r6, [r3, #0]
	Pos.Act = slalom;
 8009212:	2102      	movs	r1, #2
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009214:	eeb4 7ae7 	vcmpe.f32	s14, s15
	Pos.Act = slalom;
 8009218:	7191      	strb	r1, [r2, #6]
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800921a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	Control_Mode = A_VELO_PID;
 800921e:	f04f 0200 	mov.w	r2, #0
 8009222:	f8ca 2000 	str.w	r2, [sl]
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009226:	dd15      	ble.n	8009254 <SlalomRight+0x9c>
 8009228:	4a67      	ldr	r2, [pc, #412]	; (80093c8 <SlalomRight+0x210>)
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 800922a:	2100      	movs	r1, #0
 800922c:	6029      	str	r1, [r5, #0]
				AngularLeapsity = 0;
				AngularAcceleration = 0;
 800922e:	6039      	str	r1, [r7, #0]
				TargetVelocity[BODY] = v_turn;
 8009230:	6096      	str	r6, [r2, #8]
		while( now_pulse + pre > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009232:	6823      	ldr	r3, [r4, #0]
 8009234:	6860      	ldr	r0, [r4, #4]
 8009236:	4403      	add	r3, r0
 8009238:	ee07 3a90 	vmov	s15, r3
 800923c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009240:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009248:	d4f0      	bmi.n	800922c <SlalomRight+0x74>
 800924a:	f8df 9194 	ldr.w	r9, [pc, #404]	; 80093e0 <SlalomRight+0x228>
 800924e:	f8c9 1000 	str.w	r1, [r9]
 8009252:	e001      	b.n	8009258 <SlalomRight+0xa0>
 8009254:	f8df 9188 	ldr.w	r9, [pc, #392]	; 80093e0 <SlalomRight+0x228>

				////printf("1\r\n");
		}
//	}
	now_angv = AngularV;
 8009258:	f8d8 3000 	ldr.w	r3, [r8]
	ChangeLED(3);
 800925c:	2003      	movs	r0, #3
 800925e:	f004 fad7 	bl	800d810 <ChangeLED>
	float start_angle = Angle;
 8009262:	4b5a      	ldr	r3, [pc, #360]	; (80093cc <SlalomRight+0x214>)
 8009264:	ed93 7a00 	vldr	s14, [r3]
	Control_Mode = NOT_CTRL_PID;
	while(start_angle + ang1 > Angle)
 8009268:	edd3 7a00 	vldr	s15, [r3]
 800926c:	ee7a 6a07 	vadd.f32	s13, s20, s14
	Control_Mode = NOT_CTRL_PID;
 8009270:	220a      	movs	r2, #10
	while(start_angle + ang1 > Angle)
 8009272:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	Control_Mode = NOT_CTRL_PID;
 800927a:	f8ca 2000 	str.w	r2, [sl]
	while(start_angle + ang1 > Angle)
 800927e:	dd0a      	ble.n	8009296 <SlalomRight+0xde>
 8009280:	4a51      	ldr	r2, [pc, #324]	; (80093c8 <SlalomRight+0x210>)

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
		//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009282:	edc7 8a00 	vstr	s17, [r7]
			TargetVelocity[BODY] = v_turn;
 8009286:	6096      	str	r6, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009288:	edd3 7a00 	vldr	s15, [r3]
 800928c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009294:	d4f5      	bmi.n	8009282 <SlalomRight+0xca>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009296:	2200      	movs	r2, #0
 8009298:	603a      	str	r2, [r7, #0]
	AngularLeapsity = 0;
	now_angv = AngularV;
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 800929a:	ee79 6a87 	vadd.f32	s13, s19, s14
	now_angv = AngularV;
 800929e:	f8d8 1000 	ldr.w	r1, [r8]
	while(start_angle + ang2 > Angle)
 80092a2:	edd3 7a00 	vldr	s15, [r3]
	AngularLeapsity = 0;
 80092a6:	f8c9 2000 	str.w	r2, [r9]
	while(start_angle + ang2 > Angle)
 80092aa:	eef4 6ae7 	vcmpe.f32	s13, s15
 80092ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b2:	dd0a      	ble.n	80092ca <SlalomRight+0x112>
 80092b4:	4a44      	ldr	r2, [pc, #272]	; (80093c8 <SlalomRight+0x210>)
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 80092b6:	6829      	ldr	r1, [r5, #0]
 80092b8:	6029      	str	r1, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 80092ba:	6096      	str	r6, [r2, #8]
	while(start_angle + ang2 > Angle)
 80092bc:	edd3 7a00 	vldr	s15, [r3]
 80092c0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80092c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092c8:	d4f5      	bmi.n	80092b6 <SlalomRight+0xfe>

			}
#endif
	}

	now_angv = AngularV;
 80092ca:	f8d8 2000 	ldr.w	r2, [r8]
	while( start_angle + ang3 > Angle)
 80092ce:	edd3 7a00 	vldr	s15, [r3]
 80092d2:	ee39 7a07 	vadd.f32	s14, s18, s14
 80092d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092de:	dd1d      	ble.n	800931c <SlalomRight+0x164>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 80092e0:	eef1 8a68 	vneg.f32	s17, s17
 80092e4:	edc7 8a00 	vstr	s17, [r7]
			if(TargetAngularV < 0)
 80092e8:	edd5 7a00 	vldr	s15, [r5]
 80092ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80092f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f4:	d453      	bmi.n	800939e <SlalomRight+0x1e6>
 80092f6:	4a34      	ldr	r2, [pc, #208]	; (80093c8 <SlalomRight+0x210>)
 80092f8:	e008      	b.n	800930c <SlalomRight+0x154>
			AngularAcceleration = -alpha_turn;
 80092fa:	edc7 8a00 	vstr	s17, [r7]
			if(TargetAngularV < 0)
 80092fe:	edd5 7a00 	vldr	s15, [r5]
 8009302:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800930a:	d448      	bmi.n	800939e <SlalomRight+0x1e6>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 800930c:	6096      	str	r6, [r2, #8]
	while( start_angle + ang3 > Angle)
 800930e:	edd3 7a00 	vldr	s15, [r3]
 8009312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800931a:	d4ee      	bmi.n	80092fa <SlalomRight+0x142>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 800931c:	2200      	movs	r2, #0
 800931e:	603a      	str	r2, [r7, #0]
	AngularLeapsity = 0;
	TargetAngularV = 0;
 8009320:	602a      	str	r2, [r5, #0]
	//Calc = SearchOrFast; //
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	6861      	ldr	r1, [r4, #4]
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 8009326:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80093c8 <SlalomRight+0x210>
			//printf("2\r\n");

			//
			if(Calc == 0)
 800932a:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 80093e4 <SlalomRight+0x22c>
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 800932e:	440b      	add	r3, r1
 8009330:	ee08 3a10 	vmov	s16, r3
 8009334:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
			TargetAngularV = 0;
 8009338:	4617      	mov	r7, r2
 800933a:	ee38 8a2a 	vadd.f32	s16, s16, s21
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800933e:	e005      	b.n	800934c <SlalomRight+0x194>
			TargetAngularV = 0;
 8009340:	602f      	str	r7, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009342:	f8c8 6008 	str.w	r6, [r8, #8]
			if(Calc == 0)
 8009346:	f8d9 3000 	ldr.w	r3, [r9]
 800934a:	b313      	cbz	r3, 8009392 <SlalomRight+0x1da>
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	6862      	ldr	r2, [r4, #4]
 8009350:	4413      	add	r3, r2
 8009352:	ee07 3a90 	vmov	s15, r3
 8009356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800935a:	eef4 7ac8 	vcmpe.f32	s15, s16
 800935e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009362:	d4ed      	bmi.n	8009340 <SlalomRight+0x188>
				updateRealSearch();
#endif
				Calc = 1;
			}
	}
	TargetAngle += 90*M_PI/180;
 8009364:	4d1a      	ldr	r5, [pc, #104]	; (80093d0 <SlalomRight+0x218>)
 8009366:	6828      	ldr	r0, [r5, #0]
 8009368:	f7ff f826 	bl	80083b8 <__aeabi_f2d>
 800936c:	a30e      	add	r3, pc, #56	; (adr r3, 80093a8 <SlalomRight+0x1f0>)
 800936e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009372:	f7fe fec3 	bl	80080fc <__adddf3>
 8009376:	f7ff fb6f 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800937a:	4a16      	ldr	r2, [pc, #88]	; (80093d4 <SlalomRight+0x21c>)
	TargetAngle += 90*M_PI/180;
 800937c:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 800937e:	ecbd 8b06 	vpop	{d8-d10}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009382:	68a3      	ldr	r3, [r4, #8]
 8009384:	6890      	ldr	r0, [r2, #8]
 8009386:	6891      	ldr	r1, [r2, #8]
 8009388:	1a1b      	subs	r3, r3, r0
 800938a:	440b      	add	r3, r1
 800938c:	6093      	str	r3, [r2, #8]
}
 800938e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				updateRealSearch();
 8009392:	f003 fc9f 	bl	800ccd4 <updateRealSearch>
				Calc = 1;
 8009396:	2301      	movs	r3, #1
 8009398:	f8c9 3000 	str.w	r3, [r9]
 800939c:	e7d6      	b.n	800934c <SlalomRight+0x194>
				TargetAngularV = 0;
 800939e:	2300      	movs	r3, #0
 80093a0:	602b      	str	r3, [r5, #0]
				break;
 80093a2:	e7bb      	b.n	800931c <SlalomRight+0x164>
 80093a4:	f3af 8000 	nop.w
 80093a8:	54442d18 	.word	0x54442d18
 80093ac:	3ff921fb 	.word	0x3ff921fb
 80093b0:	2000a1b8 	.word	0x2000a1b8
 80093b4:	2000a1d0 	.word	0x2000a1d0
 80093b8:	2000a198 	.word	0x2000a198
 80093bc:	20007f38 	.word	0x20007f38
 80093c0:	2000a2ac 	.word	0x2000a2ac
 80093c4:	20000004 	.word	0x20000004
 80093c8:	2000a188 	.word	0x2000a188
 80093cc:	20007f34 	.word	0x20007f34
 80093d0:	20007f44 	.word	0x20007f44
 80093d4:	2000a1ec 	.word	0x2000a1ec
 80093d8:	20007f40 	.word	0x20007f40
 80093dc:	2000a17c 	.word	0x2000a17c
 80093e0:	20007f3c 	.word	0x20007f3c
 80093e4:	2000a428 	.word	0x2000a428

080093e8 <SlalomLeft>:
void SlalomLeft()	//
{
 80093e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80093ec:	4c70      	ldr	r4, [pc, #448]	; (80095b0 <SlalomLeft+0x1c8>)
	float fol = Sla.Fol;         //
 80093ee:	4a71      	ldr	r2, [pc, #452]	; (80095b4 <SlalomLeft+0x1cc>)
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 80093f0:	6823      	ldr	r3, [r4, #0]
 80093f2:	6866      	ldr	r6, [r4, #4]
//
//
//	}
//	else//
//	{
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 80093f4:	6821      	ldr	r1, [r4, #0]
 80093f6:	6865      	ldr	r5, [r4, #4]
 80093f8:	edd2 7a00 	vldr	s15, [r2]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 80093fc:	edd2 5a02 	vldr	s11, [r2, #8]
	Pos.Act = slalom;
 8009400:	486d      	ldr	r0, [pc, #436]	; (80095b8 <SlalomLeft+0x1d0>)
	Control_Mode = A_VELO_PID;
 8009402:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80095dc <SlalomLeft+0x1f4>
	float fol = Sla.Fol;         //
 8009406:	ed92 4a01 	vldr	s8, [r2, #4]
	float ang1 = Sla.Theta1;         //0ang1
 800940a:	ed92 6a04 	vldr	s12, [r2, #16]
	float ang2 = Sla.Theta2;         //ang1ang2
 800940e:	edd2 6a05 	vldr	s13, [r2, #20]
	float ang3 = Sla.Theta3;         //ang2ang3
 8009412:	edd2 3a06 	vldr	s7, [r2, #24]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009416:	4433      	add	r3, r6
 8009418:	ee07 3a10 	vmov	s14, r3
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800941c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009420:	4429      	add	r1, r5
 8009422:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009426:	ee07 1a90 	vmov	s15, r1
 800942a:	eef8 4ae7 	vcvt.f32.s32	s9, s15
	float v_turn = ExploreVelocity;       //
 800942e:	4b63      	ldr	r3, [pc, #396]	; (80095bc <SlalomLeft+0x1d4>)
 8009430:	4d63      	ldr	r5, [pc, #396]	; (80095c0 <SlalomLeft+0x1d8>)
 8009432:	681e      	ldr	r6, [r3, #0]
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009434:	eeb4 7ae4 	vcmpe.f32	s14, s9
	Pos.Act = slalom;
 8009438:	2102      	movs	r1, #2
	Control_Mode = A_VELO_PID;
 800943a:	2200      	movs	r2, #0
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800943c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8009440:	ed2d 8b02 	vpush	{d8}
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009444:	eeb1 5a65 	vneg.f32	s10, s11
	Pos.Act = slalom;
 8009448:	7181      	strb	r1, [r0, #6]
	Control_Mode = A_VELO_PID;
 800944a:	f8cc 2000 	str.w	r2, [ip]
 800944e:	495d      	ldr	r1, [pc, #372]	; (80095c4 <SlalomLeft+0x1dc>)
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009450:	dd10      	ble.n	8009474 <SlalomLeft+0x8c>
 8009452:	4a5d      	ldr	r2, [pc, #372]	; (80095c8 <SlalomLeft+0x1e0>)
		{
				//velocity_ctrl_flag = 1;
				TargetAngularV = 0;
 8009454:	2000      	movs	r0, #0
 8009456:	6028      	str	r0, [r5, #0]
				AngularAcceleration = 0;
 8009458:	6008      	str	r0, [r1, #0]
				TargetVelocity[BODY] = v_turn;
 800945a:	6096      	str	r6, [r2, #8]
		while( now_pulse + pre  > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 800945c:	6823      	ldr	r3, [r4, #0]
 800945e:	6867      	ldr	r7, [r4, #4]
 8009460:	443b      	add	r3, r7
 8009462:	ee07 3a90 	vmov	s15, r3
 8009466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800946a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800946e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009472:	d4f0      	bmi.n	8009456 <SlalomLeft+0x6e>
				////printf("1\r\n");
		}
//	}

	Control_Mode = NOT_CTRL_PID;
	float start_angle = Angle;
 8009474:	4b55      	ldr	r3, [pc, #340]	; (80095cc <SlalomLeft+0x1e4>)
 8009476:	edd3 7a00 	vldr	s15, [r3]
	while(start_angle - ang1 < Angle)
 800947a:	ed93 7a00 	vldr	s14, [r3]
 800947e:	ee37 6ac6 	vsub.f32	s12, s15, s12
	Control_Mode = NOT_CTRL_PID;
 8009482:	220a      	movs	r2, #10
	while(start_angle - ang1 < Angle)
 8009484:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8009488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	Control_Mode = NOT_CTRL_PID;
 800948c:	f8cc 2000 	str.w	r2, [ip]
	while(start_angle - ang1 < Angle)
 8009490:	d50a      	bpl.n	80094a8 <SlalomLeft+0xc0>
 8009492:	4a4d      	ldr	r2, [pc, #308]	; (80095c8 <SlalomLeft+0x1e0>)

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			//AngularLeapsity = alalpha_turn;
			AngularAcceleration = alpha_turn;
 8009494:	ed81 5a00 	vstr	s10, [r1]
			TargetVelocity[BODY] = v_turn;
 8009498:	6096      	str	r6, [r2, #8]
	while(start_angle - ang1 < Angle)
 800949a:	ed93 7a00 	vldr	s14, [r3]
 800949e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80094a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a6:	dcf5      	bgt.n	8009494 <SlalomLeft+0xac>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 80094a8:	2200      	movs	r2, #0
 80094aa:	600a      	str	r2, [r1, #0]
	AngularLeapsity = 0;
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 80094ac:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80094b0:	ed93 7a00 	vldr	s14, [r3]
	AngularLeapsity = 0;
 80094b4:	4846      	ldr	r0, [pc, #280]	; (80095d0 <SlalomLeft+0x1e8>)
	while(start_angle - ang2 < Angle)
 80094b6:	eef4 6ac7 	vcmpe.f32	s13, s14
 80094ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	AngularLeapsity = 0;
 80094be:	6002      	str	r2, [r0, #0]
	while(start_angle - ang2 < Angle)
 80094c0:	d50a      	bpl.n	80094d8 <SlalomLeft+0xf0>
 80094c2:	4a41      	ldr	r2, [pc, #260]	; (80095c8 <SlalomLeft+0x1e0>)
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 80094c4:	6828      	ldr	r0, [r5, #0]
 80094c6:	6028      	str	r0, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 80094c8:	6096      	str	r6, [r2, #8]
	while(start_angle - ang2 < Angle)
 80094ca:	ed93 7a00 	vldr	s14, [r3]
 80094ce:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80094d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094d6:	dcf5      	bgt.n	80094c4 <SlalomLeft+0xdc>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 80094d8:	ee77 7ae3 	vsub.f32	s15, s15, s7
 80094dc:	ed93 7a00 	vldr	s14, [r3]
 80094e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094e8:	d51b      	bpl.n	8009522 <SlalomLeft+0x13a>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
		//AngularLeapsity = -alalpha_turn;
			AngularAcceleration = -alpha_turn;
 80094ea:	edc1 5a00 	vstr	s11, [r1]
			if(TargetAngularV > 0)
 80094ee:	ed95 7a00 	vldr	s14, [r5]
 80094f2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80094f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094fa:	dc52      	bgt.n	80095a2 <SlalomLeft+0x1ba>
 80094fc:	4a32      	ldr	r2, [pc, #200]	; (80095c8 <SlalomLeft+0x1e0>)
 80094fe:	e008      	b.n	8009512 <SlalomLeft+0x12a>
			AngularAcceleration = -alpha_turn;
 8009500:	edc1 5a00 	vstr	s11, [r1]
			if(TargetAngularV > 0)
 8009504:	ed95 7a00 	vldr	s14, [r5]
 8009508:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800950c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009510:	dc47      	bgt.n	80095a2 <SlalomLeft+0x1ba>
			{
				TargetAngularV = 0;
				break;
			}
			TargetVelocity[BODY] = v_turn;
 8009512:	6096      	str	r6, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009514:	ed93 7a00 	vldr	s14, [r3]
 8009518:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800951c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009520:	dcee      	bgt.n	8009500 <SlalomLeft+0x118>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009522:	2700      	movs	r7, #0
 8009524:	600f      	str	r7, [r1, #0]
	AngularLeapsity = 0;
	TargetAngularV = 0;
 8009526:	602f      	str	r7, [r5, #0]
//	Calc = SearchOrFast; //
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	6862      	ldr	r2, [r4, #4]
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
			TargetVelocity[BODY] = v_turn;
 800952c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80095c8 <SlalomLeft+0x1e0>
			//printf("2\r\n");
			if(Calc == 0)
 8009530:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 80095e0 <SlalomLeft+0x1f8>
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009534:	4413      	add	r3, r2
 8009536:	ee08 3a10 	vmov	s16, r3
 800953a:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800953e:	ee38 8a04 	vadd.f32	s16, s16, s8
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009542:	e005      	b.n	8009550 <SlalomLeft+0x168>
			TargetAngularV = 0;
 8009544:	602f      	str	r7, [r5, #0]
			TargetVelocity[BODY] = v_turn;
 8009546:	f8c8 6008 	str.w	r6, [r8, #8]
			if(Calc == 0)
 800954a:	f8d9 3000 	ldr.w	r3, [r9]
 800954e:	b313      	cbz	r3, 8009596 <SlalomLeft+0x1ae>
	while( now_pulse + fol > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009550:	6823      	ldr	r3, [r4, #0]
 8009552:	6862      	ldr	r2, [r4, #4]
 8009554:	4413      	add	r3, r2
 8009556:	ee07 3a90 	vmov	s15, r3
 800955a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800955e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009566:	dced      	bgt.n	8009544 <SlalomLeft+0x15c>
				updateRealSearch();
#endif
				Calc = 1;
			}
	}
	TargetAngle += -90*M_PI/180;
 8009568:	4d1a      	ldr	r5, [pc, #104]	; (80095d4 <SlalomLeft+0x1ec>)
 800956a:	6828      	ldr	r0, [r5, #0]
 800956c:	f7fe ff24 	bl	80083b8 <__aeabi_f2d>
 8009570:	a30d      	add	r3, pc, #52	; (adr r3, 80095a8 <SlalomLeft+0x1c0>)
 8009572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009576:	f7fe fdbf 	bl	80080f8 <__aeabi_dsub>
 800957a:	f7ff fa6d 	bl	8008a58 <__aeabi_d2f>
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 800957e:	4a16      	ldr	r2, [pc, #88]	; (80095d8 <SlalomLeft+0x1f0>)
	TargetAngle += -90*M_PI/180;
 8009580:	6028      	str	r0, [r5, #0]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009582:	ecbd 8b02 	vpop	{d8}
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009586:	68a3      	ldr	r3, [r4, #8]
 8009588:	6890      	ldr	r0, [r2, #8]
 800958a:	6891      	ldr	r1, [r2, #8]
 800958c:	1a1b      	subs	r3, r3, r0
 800958e:	440b      	add	r3, r1
 8009590:	6093      	str	r3, [r2, #8]
}
 8009592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				updateRealSearch();
 8009596:	f003 fb9d 	bl	800ccd4 <updateRealSearch>
				Calc = 1;
 800959a:	2301      	movs	r3, #1
 800959c:	f8c9 3000 	str.w	r3, [r9]
 80095a0:	e7d6      	b.n	8009550 <SlalomLeft+0x168>
				TargetAngularV = 0;
 80095a2:	2300      	movs	r3, #0
 80095a4:	602b      	str	r3, [r5, #0]
				break;
 80095a6:	e7bc      	b.n	8009522 <SlalomLeft+0x13a>
 80095a8:	54442d18 	.word	0x54442d18
 80095ac:	3ff921fb 	.word	0x3ff921fb
 80095b0:	2000a1b8 	.word	0x2000a1b8
 80095b4:	2000a1d0 	.word	0x2000a1d0
 80095b8:	20000004 	.word	0x20000004
 80095bc:	2000a2ac 	.word	0x2000a2ac
 80095c0:	2000a198 	.word	0x2000a198
 80095c4:	20007f38 	.word	0x20007f38
 80095c8:	2000a188 	.word	0x2000a188
 80095cc:	20007f34 	.word	0x20007f34
 80095d0:	20007f3c 	.word	0x20007f3c
 80095d4:	20007f44 	.word	0x20007f44
 80095d8:	2000a1ec 	.word	0x2000a1ec
 80095dc:	2000a17c 	.word	0x2000a17c
 80095e0:	2000a428 	.word	0x2000a428
 80095e4:	00000000 	.word	0x00000000

080095e8 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
//	Pos.Act = accel;
//	ControlWall();
	TargetAngularV = 0;
 80095e8:	4a39      	ldr	r2, [pc, #228]	; (80096d0 <Accel+0xe8>)
	//printf("%f,%f,%f\r\n",additional_speed,explore_speed,CurrentVelocity[BODY]);
	// =  - 
	//0
	 //TotalPulse[BODY];
//	HAL_Delay(1000);
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 80095ea:	eddf 7a3a 	vldr	s15, [pc, #232]	; 80096d4 <Accel+0xec>
{
 80095ee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	TargetAngularV = 0;
 80095f2:	2100      	movs	r1, #0
	additional_speed = explore_speed - CurrentVelocity[BODY];
 80095f4:	4b38      	ldr	r3, [pc, #224]	; (80096d8 <Accel+0xf0>)
	TargetAngularV = 0;
 80095f6:	6011      	str	r1, [r2, #0]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 80095f8:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 80095fc:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 80096e8 <Accel+0x100>
 8009600:	4d36      	ldr	r5, [pc, #216]	; (80096dc <Accel+0xf4>)
 8009602:	4e37      	ldr	r6, [pc, #220]	; (80096e0 <Accel+0xf8>)
	additional_speed = explore_speed - CurrentVelocity[BODY];
 8009604:	ee70 0ac7 	vsub.f32	s1, s1, s14
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009608:	ee30 0a00 	vadd.f32	s0, s0, s0
 800960c:	ee60 7aa7 	vmul.f32	s15, s1, s15
//	WallWarn();
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009610:	ee10 0a10 	vmov	r0, s0
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 8009614:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8009618:	ee87 7a80 	vdiv.f32	s14, s15, s0
 800961c:	ed8b 7a00 	vstr	s14, [fp]
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 8009620:	f7fe feca 	bl	80083b8 <__aeabi_f2d>
 8009624:	a326      	add	r3, pc, #152	; (adr r3, 80096c0 <Accel+0xd8>)
 8009626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962a:	f7ff f847 	bl	80086bc <__aeabi_ddiv>
 800962e:	f7ff f9cb 	bl	80089c8 <__aeabi_d2iz>
 8009632:	4604      	mov	r4, r0
	//90mm060000
	//printf("");
//	_Bool wall_cut = false;
	//ChangeLED(1);

	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009634:	e020      	b.n	8009678 <Accel+0x90>
	{
		//printf("%d, %d, %d, %f, %f, %d, %f, %f, %d, %f, %f\r\n", TotalPulse[BODY], target_pulse, KeepPulse[BODY], TargetVelocity[BODY], Acceleration, VelocityLeftOut ,TargetVelocity[LEFT], CurrentVelocity[LEFT], Pid[L_VELO_PID].out, Pid[L_VELO_PID].KP,Pid[L_VELO_PID].KI);
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009636:	f7fe fead 	bl	8008394 <__aeabi_i2d>
 800963a:	a323      	add	r3, pc, #140	; (adr r3, 80096c8 <Accel+0xe0>)
 800963c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009640:	f7fe ff12 	bl	8008468 <__aeabi_dmul>
 8009644:	f8d5 a008 	ldr.w	sl, [r5, #8]
 8009648:	68b7      	ldr	r7, [r6, #8]
 800964a:	4680      	mov	r8, r0
 800964c:	4650      	mov	r0, sl
 800964e:	4689      	mov	r9, r1
 8009650:	f7fe fea0 	bl	8008394 <__aeabi_i2d>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4640      	mov	r0, r8
 800965a:	4649      	mov	r1, r9
 800965c:	f7fe fd4e 	bl	80080fc <__adddf3>
 8009660:	4680      	mov	r8, r0
 8009662:	4638      	mov	r0, r7
 8009664:	4689      	mov	r9, r1
 8009666:	f7fe fe95 	bl	8008394 <__aeabi_i2d>
 800966a:	4602      	mov	r2, r0
 800966c:	460b      	mov	r3, r1
 800966e:	4640      	mov	r0, r8
 8009670:	4649      	mov	r1, r9
 8009672:	f7ff f96b 	bl	800894c <__aeabi_dcmplt>
 8009676:	b9b0      	cbnz	r0, 80096a6 <Accel+0xbe>
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009678:	68ab      	ldr	r3, [r5, #8]
 800967a:	68b2      	ldr	r2, [r6, #8]
 800967c:	4423      	add	r3, r4
 800967e:	4293      	cmp	r3, r2
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009680:	4620      	mov	r0, r4
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 8009682:	dcd8      	bgt.n	8009636 <Accel+0x4e>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 8009684:	2300      	movs	r3, #0
 8009686:	f8cb 3000 	str.w	r3, [fp]
	//
//	wall_cut = false;
//	ChangeLED(0);
	KeepPulse[BODY] += target_pulse;
 800968a:	68ab      	ldr	r3, [r5, #8]
 800968c:	4423      	add	r3, r4
 800968e:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 8009690:	682b      	ldr	r3, [r5, #0]
 8009692:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8009696:	1064      	asrs	r4, r4, #1
 8009698:	4423      	add	r3, r4
 800969a:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800969c:	686b      	ldr	r3, [r5, #4]
 800969e:	441c      	add	r4, r3
 80096a0:	606c      	str	r4, [r5, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 80096a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 80096a6:	4b0f      	ldr	r3, [pc, #60]	; (80096e4 <Accel+0xfc>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1e4      	bne.n	8009678 <Accel+0x90>
			updateRealSearch();
 80096ae:	f003 fb11 	bl	800ccd4 <updateRealSearch>
			Calc = 1;
 80096b2:	4a0c      	ldr	r2, [pc, #48]	; (80096e4 <Accel+0xfc>)
 80096b4:	2301      	movs	r3, #1
 80096b6:	6013      	str	r3, [r2, #0]
 80096b8:	e7de      	b.n	8009678 <Accel+0x90>
 80096ba:	bf00      	nop
 80096bc:	f3af 8000 	nop.w
 80096c0:	23ca2666 	.word	0x23ca2666
 80096c4:	3f509268 	.word	0x3f509268
 80096c8:	9999999a 	.word	0x9999999a
 80096cc:	3fe99999 	.word	0x3fe99999
 80096d0:	2000a198 	.word	0x2000a198
 80096d4:	3a83126f 	.word	0x3a83126f
 80096d8:	2000a1c4 	.word	0x2000a1c4
 80096dc:	2000a1ec 	.word	0x2000a1ec
 80096e0:	2000a1b8 	.word	0x2000a1b8
 80096e4:	2000a428 	.word	0x2000a428
 80096e8:	20007f30 	.word	0x20007f30
 80096ec:	00000000 	.word	0x00000000

080096f0 <Decel>:
void Decel(float dec_distance, float end_speed)
{
//	Pos.Act = decel;
	float down_speed=0;
	down_speed = CurrentVelocity[BODY] - end_speed; //end_speed0
 80096f0:	4b5b      	ldr	r3, [pc, #364]	; (8009860 <Decel+0x170>)
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 80096f2:	eddf 7a5c 	vldr	s15, [pc, #368]	; 8009864 <Decel+0x174>
	down_speed = CurrentVelocity[BODY] - end_speed; //end_speed0
 80096f6:	ed93 7a02 	vldr	s14, [r3, #8]
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 80096fa:	4b5b      	ldr	r3, [pc, #364]	; (8009868 <Decel+0x178>)
	down_speed = CurrentVelocity[BODY] - end_speed; //end_speed0
 80096fc:	ee37 7a60 	vsub.f32	s14, s14, s1
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009700:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009704:	ee67 7a27 	vmul.f32	s15, s14, s15
{
 8009708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800970c:	ee67 7a87 	vmul.f32	s15, s15, s14
{
 8009710:	ed2d 8b02 	vpush	{d8}
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009714:	ee87 7a80 	vdiv.f32	s14, s15, s0
{
 8009718:	b083      	sub	sp, #12
 800971a:	4e54      	ldr	r6, [pc, #336]	; (800986c <Decel+0x17c>)
 800971c:	4d54      	ldr	r5, [pc, #336]	; (8009870 <Decel+0x180>)
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800971e:	f04f 0a00 	mov.w	sl, #0
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009722:	ee10 0a10 	vmov	r0, s0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 8009726:	eef1 7a47 	vneg.f32	s15, s14
 800972a:	edc3 7a00 	vstr	s15, [r3]
{
 800972e:	eeb0 8a60 	vmov.f32	s16, s1
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 8009732:	f7fe fe41 	bl	80083b8 <__aeabi_f2d>
 8009736:	a346      	add	r3, pc, #280	; (adr r3, 8009850 <Decel+0x160>)
 8009738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973c:	f7fe ffbe 	bl	80086bc <__aeabi_ddiv>
 8009740:	f7ff f942 	bl	80089c8 <__aeabi_d2iz>
 8009744:	4b4b      	ldr	r3, [pc, #300]	; (8009874 <Decel+0x184>)
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009746:	eddf 8a4c 	vldr	s17, [pc, #304]	; 8009878 <Decel+0x188>
 800974a:	f8d3 b000 	ldr.w	fp, [r3]
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800974e:	4604      	mov	r4, r0
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 8009750:	e034      	b.n	80097bc <Decel+0xcc>
 8009752:	4a4a      	ldr	r2, [pc, #296]	; (800987c <Decel+0x18c>)
 8009754:	68ab      	ldr	r3, [r5, #8]
 8009756:	6892      	ldr	r2, [r2, #8]
 8009758:	4423      	add	r3, r4
 800975a:	4293      	cmp	r3, r2
 800975c:	dd58      	ble.n	8009810 <Decel+0x120>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= end_speed) //
 800975e:	4b48      	ldr	r3, [pc, #288]	; (8009880 <Decel+0x190>)
 8009760:	edd3 7a02 	vldr	s15, [r3, #8]
 8009764:	eef4 7ac8 	vcmpe.f32	s15, s16
 8009768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800976c:	d956      	bls.n	800981c <Decel+0x12c>
//
//			ChangeLED(k);
//			k++;
			break;
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800976e:	f7fe fe11 	bl	8008394 <__aeabi_i2d>
 8009772:	a339      	add	r3, pc, #228	; (adr r3, 8009858 <Decel+0x168>)
 8009774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009778:	68af      	ldr	r7, [r5, #8]
 800977a:	9701      	str	r7, [sp, #4]
 800977c:	f7fe fe74 	bl	8008468 <__aeabi_dmul>
 8009780:	4680      	mov	r8, r0
 8009782:	9801      	ldr	r0, [sp, #4]
 8009784:	4f3d      	ldr	r7, [pc, #244]	; (800987c <Decel+0x18c>)
 8009786:	4689      	mov	r9, r1
 8009788:	f7fe fe04 	bl	8008394 <__aeabi_i2d>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4640      	mov	r0, r8
 8009792:	4649      	mov	r1, r9
 8009794:	f7fe fcb2 	bl	80080fc <__adddf3>
 8009798:	68bf      	ldr	r7, [r7, #8]
 800979a:	4680      	mov	r8, r0
 800979c:	4638      	mov	r0, r7
 800979e:	4689      	mov	r9, r1
 80097a0:	f7fe fdf8 	bl	8008394 <__aeabi_i2d>
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	4640      	mov	r0, r8
 80097aa:	4649      	mov	r1, r9
 80097ac:	f7ff f8ce 	bl	800894c <__aeabi_dcmplt>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	bf1c      	itt	ne
 80097b4:	f04f 0a01 	movne.w	sl, #1
 80097b8:	f04f 0b00 	movne.w	fp, #0
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 80097bc:	ed96 7a03 	vldr	s14, [r6, #12]
 80097c0:	edd6 7a00 	vldr	s15, [r6]
 80097c4:	ee77 7a27 	vadd.f32	s15, s14, s15
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 80097c8:	4620      	mov	r0, r4
	while( (	(Photo[FR]+Photo[FL]) < 3800) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 80097ca:	eef4 7ae8 	vcmpe.f32	s15, s17
 80097ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d2:	d4be      	bmi.n	8009752 <Decel+0x62>
 80097d4:	f1ba 0f00 	cmp.w	sl, #0
 80097d8:	d12e      	bne.n	8009838 <Decel+0x148>
 80097da:	492a      	ldr	r1, [pc, #168]	; (8009884 <Decel+0x194>)
 80097dc:	4a2a      	ldr	r2, [pc, #168]	; (8009888 <Decel+0x198>)
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID , 1);
			Control_Mode = A_VELO_PID;
		}
	}
	TargetVelocity[BODY] = end_speed;
 80097de:	4828      	ldr	r0, [pc, #160]	; (8009880 <Decel+0x190>)
 80097e0:	ed80 8a02 	vstr	s16, [r0, #8]
	Acceleration = 0;
 80097e4:	4820      	ldr	r0, [pc, #128]	; (8009868 <Decel+0x178>)
 80097e6:	2300      	movs	r3, #0
 80097e8:	6003      	str	r3, [r0, #0]
	TargetAngularV = 0;
 80097ea:	600b      	str	r3, [r1, #0]
	AngularAcceleration = 0;
 80097ec:	6013      	str	r3, [r2, #0]
	//ChangeLED(2);
	KeepPulse[BODY] += target_pulse;
 80097ee:	68ab      	ldr	r3, [r5, #8]
 80097f0:	4423      	add	r3, r4
 80097f2:	60ab      	str	r3, [r5, #8]
	KeepPulse[LEFT] += target_pulse/2;
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 80097fa:	1064      	asrs	r4, r4, #1
 80097fc:	4423      	add	r3, r4
 80097fe:	602b      	str	r3, [r5, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 8009800:	686b      	ldr	r3, [r5, #4]
 8009802:	441c      	add	r4, r3
 8009804:	606c      	str	r4, [r5, #4]


}
 8009806:	b003      	add	sp, #12
 8009808:	ecbd 8b02 	vpop	{d8}
 800980c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009810:	491c      	ldr	r1, [pc, #112]	; (8009884 <Decel+0x194>)
 8009812:	f1ba 0f00 	cmp.w	sl, #0
 8009816:	d113      	bne.n	8009840 <Decel+0x150>
 8009818:	4a1b      	ldr	r2, [pc, #108]	; (8009888 <Decel+0x198>)
 800981a:	e7e0      	b.n	80097de <Decel+0xee>
 800981c:	f1ba 0f00 	cmp.w	sl, #0
 8009820:	d112      	bne.n	8009848 <Decel+0x158>
			TargetVelocity[BODY] = end_speed;
 8009822:	4817      	ldr	r0, [pc, #92]	; (8009880 <Decel+0x190>)
			TargetAngularV = 0;
 8009824:	4917      	ldr	r1, [pc, #92]	; (8009884 <Decel+0x194>)
			TargetVelocity[BODY] = end_speed;
 8009826:	ed80 8a02 	vstr	s16, [r0, #8]
			AngularAcceleration = 0;
 800982a:	4a17      	ldr	r2, [pc, #92]	; (8009888 <Decel+0x198>)
			Acceleration = 0;
 800982c:	480e      	ldr	r0, [pc, #56]	; (8009868 <Decel+0x178>)
 800982e:	2300      	movs	r3, #0
 8009830:	6003      	str	r3, [r0, #0]
			TargetAngularV = 0;
 8009832:	600b      	str	r3, [r1, #0]
			AngularAcceleration = 0;
 8009834:	6013      	str	r3, [r2, #0]
			break;
 8009836:	e7d2      	b.n	80097de <Decel+0xee>
 8009838:	4b0e      	ldr	r3, [pc, #56]	; (8009874 <Decel+0x184>)
 800983a:	f8c3 b000 	str.w	fp, [r3]
 800983e:	e7cc      	b.n	80097da <Decel+0xea>
 8009840:	4b0c      	ldr	r3, [pc, #48]	; (8009874 <Decel+0x184>)
 8009842:	f8c3 b000 	str.w	fp, [r3]
 8009846:	e7e7      	b.n	8009818 <Decel+0x128>
 8009848:	4b0a      	ldr	r3, [pc, #40]	; (8009874 <Decel+0x184>)
 800984a:	f8c3 b000 	str.w	fp, [r3]
 800984e:	e7e8      	b.n	8009822 <Decel+0x132>
 8009850:	23ca2666 	.word	0x23ca2666
 8009854:	3f509268 	.word	0x3f509268
 8009858:	cccccccd 	.word	0xcccccccd
 800985c:	3fe4cccc 	.word	0x3fe4cccc
 8009860:	2000a1c4 	.word	0x2000a1c4
 8009864:	3a83126f 	.word	0x3a83126f
 8009868:	20007f30 	.word	0x20007f30
 800986c:	2000a1f8 	.word	0x2000a1f8
 8009870:	2000a1ec 	.word	0x2000a1ec
 8009874:	2000a17c 	.word	0x2000a17c
 8009878:	456d8000 	.word	0x456d8000
 800987c:	2000a1b8 	.word	0x2000a1b8
 8009880:	2000a188 	.word	0x2000a188
 8009884:	2000a198 	.word	0x2000a198
 8009888:	20007f38 	.word	0x20007f38
 800988c:	00000000 	.word	0x00000000

08009890 <GoStraight>:
	Pid[wall_ctrl].flag = 0;
	TargetAngularV = 0;
	return 45;
}
void GoStraight(float move_distance,  float explore_speed, int accel_or_decel)
{
 8009890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	ed2d 8b02 	vpush	{d8}
	//v = v0 + at
	//x = v0t + 0.5*at^2
	//
	Control_Mode = A_VELO_PID;
	//
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 8009898:	ee70 7a00 	vadd.f32	s15, s0, s0
	Control_Mode = A_VELO_PID;
 800989c:	4b8e      	ldr	r3, [pc, #568]	; (8009ad8 <GoStraight+0x248>)
 800989e:	2500      	movs	r5, #0
{
 80098a0:	b083      	sub	sp, #12
 80098a2:	4604      	mov	r4, r0
	Control_Mode = A_VELO_PID;
 80098a4:	601d      	str	r5, [r3, #0]
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 80098a6:	ee17 0a90 	vmov	r0, s15
{
 80098aa:	eeb0 8a40 	vmov.f32	s16, s0
 80098ae:	eef0 8a60 	vmov.f32	s17, s1
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 80098b2:	f7fe fd81 	bl	80083b8 <__aeabi_f2d>
 80098b6:	a382      	add	r3, pc, #520	; (adr r3, 8009ac0 <GoStraight+0x230>)
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	f7fe fefe 	bl	80086bc <__aeabi_ddiv>
 80098c0:	f7ff f882 	bl	80089c8 <__aeabi_d2iz>
	if(accel_or_decel == 1) //
 80098c4:	2c01      	cmp	r4, #1
 80098c6:	f000 8098 	beq.w	80099fa <GoStraight+0x16a>
	{
		//explore_speed += AddVelocity;
		VelocityMax = true;
		Accel( move_distance , explore_speed);	//	//explore
	}
	else if(accel_or_decel == -1) //. 
 80098ca:	3401      	adds	r4, #1
 80098cc:	4683      	mov	fp, r0
 80098ce:	f000 80a1 	beq.w	8009a14 <GoStraight+0x184>
//		Pos.Act = straight;
//		WallSafe();
//		ControlWall();
		_Bool wall_cut=false;	//
		_Bool face_check  = false; //
		int ctrl_mode = GetWallCtrlDirection();
 80098d2:	f7ff fa9d 	bl	8008e10 <GetWallCtrlDirection>
		//, . .
		if (ctrl_mode == N_WALL_PID )//|| ctrl_mode == F_WALL_PID)
			ctrl_mode = A_VELO_PID;
 80098d6:	4603      	mov	r3, r0
 80098d8:	2806      	cmp	r0, #6
 80098da:	bf08      	it	eq
 80098dc:	2300      	moveq	r3, #0
 80098de:	4c7f      	ldr	r4, [pc, #508]	; (8009adc <GoStraight+0x24c>)
 80098e0:	4d7f      	ldr	r5, [pc, #508]	; (8009ae0 <GoStraight+0x250>)
 80098e2:	9301      	str	r3, [sp, #4]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 80098e4:	68a3      	ldr	r3, [r4, #8]
 80098e6:	68aa      	ldr	r2, [r5, #8]
 80098e8:	445b      	add	r3, fp
 80098ea:	4293      	cmp	r3, r2
//				}//
//				else{
//					Control_Mode = ctrl_mode;
//				}//
//			}
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] ){
 80098ec:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 80098ee:	dd58      	ble.n	80099a2 <GoStraight+0x112>
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] ){
 80098f0:	f7fe fd50 	bl	8008394 <__aeabi_i2d>
 80098f4:	68a6      	ldr	r6, [r4, #8]
 80098f6:	4681      	mov	r9, r0
 80098f8:	4630      	mov	r0, r6
 80098fa:	468a      	mov	sl, r1
 80098fc:	f7fe fd4a 	bl	8008394 <__aeabi_i2d>
 8009900:	a371      	add	r3, pc, #452	; (adr r3, 8009ac8 <GoStraight+0x238>)
 8009902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009906:	4606      	mov	r6, r0
 8009908:	460f      	mov	r7, r1
 800990a:	4648      	mov	r0, r9
 800990c:	4651      	mov	r1, sl
 800990e:	f7fe fdab 	bl	8008468 <__aeabi_dmul>
 8009912:	4602      	mov	r2, r0
 8009914:	460b      	mov	r3, r1
 8009916:	4630      	mov	r0, r6
 8009918:	4639      	mov	r1, r7
 800991a:	f7fe fbef 	bl	80080fc <__adddf3>
 800991e:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009922:	4606      	mov	r6, r0
 8009924:	4640      	mov	r0, r8
 8009926:	460f      	mov	r7, r1
 8009928:	f7fe fd34 	bl	8008394 <__aeabi_i2d>
 800992c:	460b      	mov	r3, r1
 800992e:	4602      	mov	r2, r0
 8009930:	4639      	mov	r1, r7
 8009932:	4630      	mov	r0, r6
 8009934:	f7ff f80a 	bl	800894c <__aeabi_dcmplt>
				Control_Mode = A_VELO_PID;
 8009938:	2300      	movs	r3, #0
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] ){
 800993a:	2800      	cmp	r0, #0
 800993c:	d059      	beq.n	80099f2 <GoStraight+0x162>
				Control_Mode = A_VELO_PID;
 800993e:	4a66      	ldr	r2, [pc, #408]	; (8009ad8 <GoStraight+0x248>)
 8009940:	6013      	str	r3, [r2, #0]
			}
			else Control_Mode = ctrl_mode;//
			//ControlWall();
			// <=   
			//TotalPulseKeepPulse
			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 8009942:	68a0      	ldr	r0, [r4, #8]
 8009944:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8009948:	f7fe fd24 	bl	8008394 <__aeabi_i2d>
 800994c:	a360      	add	r3, pc, #384	; (adr r3, 8009ad0 <GoStraight+0x240>)
 800994e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009952:	4606      	mov	r6, r0
 8009954:	460f      	mov	r7, r1
 8009956:	4648      	mov	r0, r9
 8009958:	4651      	mov	r1, sl
 800995a:	f7fe fd85 	bl	8008468 <__aeabi_dmul>
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4630      	mov	r0, r6
 8009964:	4639      	mov	r1, r7
 8009966:	f7fe fbc9 	bl	80080fc <__adddf3>
 800996a:	4606      	mov	r6, r0
 800996c:	4640      	mov	r0, r8
 800996e:	460f      	mov	r7, r1
 8009970:	f7fe fd10 	bl	8008394 <__aeabi_i2d>
 8009974:	4602      	mov	r2, r0
 8009976:	460b      	mov	r3, r1
 8009978:	4630      	mov	r0, r6
 800997a:	4639      	mov	r1, r7
 800997c:	f7fe ffe6 	bl	800894c <__aeabi_dcmplt>
 8009980:	2800      	cmp	r0, #0
 8009982:	d0af      	beq.n	80098e4 <GoStraight+0x54>
 8009984:	4b57      	ldr	r3, [pc, #348]	; (8009ae4 <GoStraight+0x254>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1ab      	bne.n	80098e4 <GoStraight+0x54>
			{
				updateRealSearch();
 800998c:	f003 f9a2 	bl	800ccd4 <updateRealSearch>
				Calc = 1;
 8009990:	4a54      	ldr	r2, [pc, #336]	; (8009ae4 <GoStraight+0x254>)
 8009992:	2301      	movs	r3, #1
 8009994:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 8009996:	68a3      	ldr	r3, [r4, #8]
 8009998:	68aa      	ldr	r2, [r5, #8]
 800999a:	445b      	add	r3, fp
 800999c:	4293      	cmp	r3, r2
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] ){
 800999e:	4658      	mov	r0, fp
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 80099a0:	dca6      	bgt.n	80098f0 <GoStraight+0x60>
	//			Acceleration = 0;
	//		}
		}
		Control_Mode = A_VELO_PID;
		wall_cut = false;
		Acceleration = 0;
 80099a2:	4b51      	ldr	r3, [pc, #324]	; (8009ae8 <GoStraight+0x258>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	601a      	str	r2, [r3, #0]
		KeepPulse[BODY] += target_pulse;
 80099a8:	68a3      	ldr	r3, [r4, #8]
		Control_Mode = A_VELO_PID;
 80099aa:	4a4b      	ldr	r2, [pc, #300]	; (8009ad8 <GoStraight+0x248>)
		KeepPulse[BODY] += target_pulse;
 80099ac:	445b      	add	r3, fp
 80099ae:	60a3      	str	r3, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.5f;
 80099b0:	ed94 7a00 	vldr	s14, [r4]
 80099b4:	ee07 ba90 	vmov	s15, fp
 80099b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80099bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099c0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80099c4:	eea7 7aa6 	vfma.f32	s14, s15, s13
		Control_Mode = A_VELO_PID;
 80099c8:	2300      	movs	r3, #0
 80099ca:	6013      	str	r3, [r2, #0]
		KeepPulse[LEFT] += target_pulse*0.5f;
 80099cc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80099d0:	ed84 7a00 	vstr	s14, [r4]
		KeepPulse[RIGHT] += target_pulse*0.5f;
 80099d4:	ed94 7a01 	vldr	s14, [r4, #4]
 80099d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80099dc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80099e0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80099e4:	edc4 7a01 	vstr	s15, [r4, #4]
	//WallWarn();
	//keep_pulse = TotalPulse[BODY];
	//
	//U
	//
}
 80099e8:	b003      	add	sp, #12
 80099ea:	ecbd 8b02 	vpop	{d8}
 80099ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			else Control_Mode = ctrl_mode;//
 80099f2:	4b39      	ldr	r3, [pc, #228]	; (8009ad8 <GoStraight+0x248>)
 80099f4:	9a01      	ldr	r2, [sp, #4]
 80099f6:	601a      	str	r2, [r3, #0]
 80099f8:	e7a3      	b.n	8009942 <GoStraight+0xb2>
		VelocityMax = true;
 80099fa:	4b3c      	ldr	r3, [pc, #240]	; (8009aec <GoStraight+0x25c>)
		Accel( move_distance , explore_speed);	//	//explore
 80099fc:	eef0 0a68 	vmov.f32	s1, s17
 8009a00:	eeb0 0a48 	vmov.f32	s0, s16
		VelocityMax = true;
 8009a04:	701c      	strb	r4, [r3, #0]
}
 8009a06:	b003      	add	sp, #12
 8009a08:	ecbd 8b02 	vpop	{d8}
 8009a0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		Accel( move_distance , explore_speed);	//	//explore
 8009a10:	f7ff bdea 	b.w	80095e8 <Accel>
		VelocityMax = false;
 8009a14:	4b35      	ldr	r3, [pc, #212]	; (8009aec <GoStraight+0x25c>)
 8009a16:	4c31      	ldr	r4, [pc, #196]	; (8009adc <GoStraight+0x24c>)
 8009a18:	701d      	strb	r5, [r3, #0]
		Decel( move_distance*0.75f, explore_speed); //0.8
 8009a1a:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8009a1e:	eef0 0a68 	vmov.f32	s1, s17
 8009a22:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009a26:	f7ff fe63 	bl	80096f0 <Decel>
 8009a2a:	ee07 ba90 	vmov	s15, fp
 8009a2e:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 8009a32:	eeb5 8a00 	vmov.f32	s16, #80	; 0x3e800000  0.250
 8009a36:	ee28 8a88 	vmul.f32	s16, s17, s16
 8009a3a:	4d29      	ldr	r5, [pc, #164]	; (8009ae0 <GoStraight+0x250>)
			if(Calc == 0)//
 8009a3c:	4e29      	ldr	r6, [pc, #164]	; (8009ae4 <GoStraight+0x254>)
				Calc = 1;
 8009a3e:	2701      	movs	r7, #1
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009a40:	e001      	b.n	8009a46 <GoStraight+0x1b6>
			if(Calc == 0)//
 8009a42:	6833      	ldr	r3, [r6, #0]
 8009a44:	b3bb      	cbz	r3, 8009ab6 <GoStraight+0x226>
		while( ( KeepPulse[BODY] +(target_pulse*0.25f)) > ( TotalPulse[BODY]) ) //0.2
 8009a46:	edd4 7a02 	vldr	s15, [r4, #8]
 8009a4a:	ed95 7a02 	vldr	s14, [r5, #8]
 8009a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a52:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009a56:	ee77 7a88 	vadd.f32	s15, s15, s16
 8009a5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a62:	dcee      	bgt.n	8009a42 <GoStraight+0x1b2>
		KeepPulse[BODY] += target_pulse*0.2f;
 8009a64:	edd4 7a02 	vldr	s15, [r4, #8]
 8009a68:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8009af0 <GoStraight+0x260>
 8009a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a70:	ee28 7a87 	vmul.f32	s14, s17, s14
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009a74:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
		KeepPulse[BODY] += target_pulse*0.2f;
 8009a78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009a7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009a80:	edc4 7a02 	vstr	s15, [r4, #8]
		KeepPulse[LEFT] += target_pulse*0.2f*0.5f;
 8009a84:	edd4 7a00 	vldr	s15, [r4]
 8009a88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a8c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009a90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009a94:	edc4 7a00 	vstr	s15, [r4]
		KeepPulse[RIGHT] += target_pulse*0.2f*0.5f;
 8009a98:	edd4 7a01 	vldr	s15, [r4, #4]
 8009a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009aa0:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009aa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009aa8:	edc4 7a01 	vstr	s15, [r4, #4]
}
 8009aac:	b003      	add	sp, #12
 8009aae:	ecbd 8b02 	vpop	{d8}
 8009ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				updateRealSearch();
 8009ab6:	f003 f90d 	bl	800ccd4 <updateRealSearch>
				Calc = 1;
 8009aba:	6037      	str	r7, [r6, #0]
 8009abc:	e7c3      	b.n	8009a46 <GoStraight+0x1b6>
 8009abe:	bf00      	nop
 8009ac0:	23ca2666 	.word	0x23ca2666
 8009ac4:	3f509268 	.word	0x3f509268
 8009ac8:	9999999a 	.word	0x9999999a
 8009acc:	3fd99999 	.word	0x3fd99999
 8009ad0:	9999999a 	.word	0x9999999a
 8009ad4:	3fe99999 	.word	0x3fe99999
 8009ad8:	2000a17c 	.word	0x2000a17c
 8009adc:	2000a1ec 	.word	0x2000a1ec
 8009ae0:	2000a1b8 	.word	0x2000a1b8
 8009ae4:	2000a428 	.word	0x2000a428
 8009ae8:	20007f30 	.word	0x20007f30
 8009aec:	2000a2aa 	.word	0x2000a2aa
 8009af0:	3e4ccccd 	.word	0x3e4ccccd

08009af4 <TurnRight>:
void TurnRight(char mode)
{
	//

	switch( mode )
 8009af4:	2853      	cmp	r0, #83	; 0x53
 8009af6:	d02a      	beq.n	8009b4e <TurnRight+0x5a>
 8009af8:	2854      	cmp	r0, #84	; 0x54
 8009afa:	d127      	bne.n	8009b4c <TurnRight+0x58>
{
 8009afc:	b510      	push	{r4, lr}
	{
	case 'T' :

		Decel(45, 0);
 8009afe:	eddf 0a15 	vldr	s1, [pc, #84]	; 8009b54 <TurnRight+0x60>
 8009b02:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8009b58 <TurnRight+0x64>
//		ChangeLED(5);
		//AjustCenter();
		EmitterOFF();
//		Pid[Control_Mode].flag = 0;
//		PIDReset(Control_Mode);
		Control_Mode = NOT_CTRL_PID;
 8009b06:	4c15      	ldr	r4, [pc, #84]	; (8009b5c <TurnRight+0x68>)
		Decel(45, 0);
 8009b08:	f7ff fdf2 	bl	80096f0 <Decel>
		WaitStopAndReset();
 8009b0c:	f7ff f9e6 	bl	8008edc <WaitStopAndReset>
		EmitterOFF();
 8009b10:	f003 fe70 	bl	800d7f4 <EmitterOFF>
		//
		//
		//

//		PIDChangeFlag(A_VELO_PID, 0);
		Rotate( 90 , 2*M_PI);//1.5
 8009b14:	eddf 0a12 	vldr	s1, [pc, #72]	; 8009b60 <TurnRight+0x6c>
 8009b18:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8009b64 <TurnRight+0x70>
		Control_Mode = NOT_CTRL_PID;
 8009b1c:	230a      	movs	r3, #10
 8009b1e:	6023      	str	r3, [r4, #0]
		Rotate( 90 , 2*M_PI);//1.5
 8009b20:	f7ff f9fe 	bl	8008f20 <Rotate>
		my_mouse.now.car += 2;
 8009b24:	4a10      	ldr	r2, [pc, #64]	; (8009b68 <TurnRight+0x74>)
 8009b26:	7a93      	ldrb	r3, [r2, #10]
 8009b28:	3302      	adds	r3, #2
 8009b2a:	7293      	strb	r3, [r2, #10]

//		ChangeLED(0);
		//RotateTest(90);

//		float acc = AjustCenter();
		EmitterON();
 8009b2c:	f003 fe54 	bl	800d7d8 <EmitterON>

//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		HAL_Delay(100);
 8009b30:	2064      	movs	r0, #100	; 0x64
 8009b32:	f004 fc4d 	bl	800e3d0 <HAL_Delay>
//														printProfile(&my_mouse);
//														printAllWeight(&my_map, &(my_mouse.goal_lesser));
//													}
//												}
//												cc ++;
		Accel(45, ExploreVelocity);
 8009b36:	4b0d      	ldr	r3, [pc, #52]	; (8009b6c <TurnRight+0x78>)
 8009b38:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8009b58 <TurnRight+0x64>
 8009b3c:	edd3 0a00 	vldr	s1, [r3]
		Control_Mode = A_VELO_PID; //
 8009b40:	2300      	movs	r3, #0
 8009b42:	6023      	str	r3, [r4, #0]
	default :
		break;
	}


}
 8009b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Accel(45, ExploreVelocity);
 8009b48:	f7ff bd4e 	b.w	80095e8 <Accel>
 8009b4c:	4770      	bx	lr
		SlalomRight();
 8009b4e:	f7ff bb33 	b.w	80091b8 <SlalomRight>
 8009b52:	bf00      	nop
 8009b54:	00000000 	.word	0x00000000
 8009b58:	42340000 	.word	0x42340000
 8009b5c:	2000a17c 	.word	0x2000a17c
 8009b60:	40c90fdb 	.word	0x40c90fdb
 8009b64:	42b40000 	.word	0x42b40000
 8009b68:	20009a24 	.word	0x20009a24
 8009b6c:	2000a2ac 	.word	0x2000a2ac

08009b70 <TurnLeft>:
	//
	//
	//
	//

	switch( mode )
 8009b70:	2853      	cmp	r0, #83	; 0x53
 8009b72:	d02d      	beq.n	8009bd0 <TurnLeft+0x60>
 8009b74:	2854      	cmp	r0, #84	; 0x54
 8009b76:	d12a      	bne.n	8009bce <TurnLeft+0x5e>
{
 8009b78:	b510      	push	{r4, lr}
	{
	case 'T' :
		//
		Decel(45, 0);
 8009b7a:	eddf 0a16 	vldr	s1, [pc, #88]	; 8009bd4 <TurnLeft+0x64>
 8009b7e:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8009bd8 <TurnLeft+0x68>
		//ChangeLED(5);

		//AjustCenter();
		EmitterOFF();
//		PIDChangeFlag(A_VELO_PID, 0);
		Control_Mode = NOT_CTRL_PID;
 8009b82:	4c16      	ldr	r4, [pc, #88]	; (8009bdc <TurnLeft+0x6c>)
		Decel(45, 0);
 8009b84:	f7ff fdb4 	bl	80096f0 <Decel>
		WaitStopAndReset();
 8009b88:	f7ff f9a8 	bl	8008edc <WaitStopAndReset>
		EmitterOFF();
 8009b8c:	f003 fe32 	bl	800d7f4 <EmitterOFF>
		Rotate( 90 , -2*M_PI);//-1.5
 8009b90:	eddf 0a13 	vldr	s1, [pc, #76]	; 8009be0 <TurnLeft+0x70>
 8009b94:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8009be4 <TurnLeft+0x74>
		Control_Mode = NOT_CTRL_PID;
 8009b98:	230a      	movs	r3, #10
 8009b9a:	6023      	str	r3, [r4, #0]
		Rotate( 90 , -2*M_PI);//-1.5
 8009b9c:	f7ff f9c0 	bl	8008f20 <Rotate>
		my_mouse.now.car -= 2;
 8009ba0:	4a11      	ldr	r2, [pc, #68]	; (8009be8 <TurnLeft+0x78>)
 8009ba2:	7a93      	ldrb	r3, [r2, #10]
 8009ba4:	3b02      	subs	r3, #2
 8009ba6:	7293      	strb	r3, [r2, #10]
		//RotateTest(-90);
//		PIDReset(L_VELO_PID);
//		PIDReset(R_VELO_PID);
//		PIDReset(A_VELO_PID);
		EmitterON();
 8009ba8:	f003 fe16 	bl	800d7d8 <EmitterON>
		HAL_Delay(100);
 8009bac:	2064      	movs	r0, #100	; 0x64
 8009bae:	f004 fc0f 	bl	800e3d0 <HAL_Delay>
//		float acc = AjustCenter();
		HAL_Delay(100);
 8009bb2:	2064      	movs	r0, #100	; 0x64
 8009bb4:	f004 fc0c 	bl	800e3d0 <HAL_Delay>
		Control_Mode = A_VELO_PID;
//		PIDChangeFlag( A_VELO_PID , 1);
		Accel(45, ExploreVelocity);
 8009bb8:	4b0c      	ldr	r3, [pc, #48]	; (8009bec <TurnLeft+0x7c>)
 8009bba:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8009bd8 <TurnLeft+0x68>
 8009bbe:	edd3 0a00 	vldr	s1, [r3]
		Control_Mode = A_VELO_PID;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	6023      	str	r3, [r4, #0]
		break;
	default :
		break;
	}

}
 8009bc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Accel(45, ExploreVelocity);
 8009bca:	f7ff bd0d 	b.w	80095e8 <Accel>
 8009bce:	4770      	bx	lr
		SlalomLeft();
 8009bd0:	f7ff bc0a 	b.w	80093e8 <SlalomLeft>
 8009bd4:	00000000 	.word	0x00000000
 8009bd8:	42340000 	.word	0x42340000
 8009bdc:	2000a17c 	.word	0x2000a17c
 8009be0:	c0c90fdb 	.word	0xc0c90fdb
 8009be4:	42b40000 	.word	0x42b40000
 8009be8:	20009a24 	.word	0x20009a24
 8009bec:	2000a2ac 	.word	0x2000a2ac

08009bf0 <GoBack>:
void GoBack()
{
 8009bf0:	b570      	push	{r4, r5, r6, lr}
 8009bf2:	ed2d 8b04 	vpush	{d8-d9}
	//
	Decel(45, 0);
 8009bf6:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8009c5c <GoBack+0x6c>

#else
	Pos.Dir = right;
	Control_Mode = NOT_CTRL_PID;
//	PIDChangeFlag(A_VELO_PID, 0);
	Rotate(90, 2*M_PI);// //
 8009bfa:	ed9f 9a19 	vldr	s18, [pc, #100]	; 8009c60 <GoBack+0x70>
 8009bfe:	eddf 8a19 	vldr	s17, [pc, #100]	; 8009c64 <GoBack+0x74>
	Pos.Dir = right;
 8009c02:	4c19      	ldr	r4, [pc, #100]	; (8009c68 <GoBack+0x78>)
	Decel(45, 0);
 8009c04:	eddf 0a19 	vldr	s1, [pc, #100]	; 8009c6c <GoBack+0x7c>
	Control_Mode = NOT_CTRL_PID;
 8009c08:	4d19      	ldr	r5, [pc, #100]	; (8009c70 <GoBack+0x80>)
	Decel(45, 0);
 8009c0a:	eeb0 0a48 	vmov.f32	s0, s16
 8009c0e:	f7ff fd6f 	bl	80096f0 <Decel>
	Pos.Dir = right;
 8009c12:	2602      	movs	r6, #2
	WaitStopAndReset();
 8009c14:	f7ff f962 	bl	8008edc <WaitStopAndReset>
	Control_Mode = NOT_CTRL_PID;
 8009c18:	230a      	movs	r3, #10
	Rotate(90, 2*M_PI);// //
 8009c1a:	eef0 0a49 	vmov.f32	s1, s18
 8009c1e:	eeb0 0a68 	vmov.f32	s0, s17
	Control_Mode = NOT_CTRL_PID;
 8009c22:	602b      	str	r3, [r5, #0]
	Pos.Dir = right;
 8009c24:	7126      	strb	r6, [r4, #4]
	Rotate(90, 2*M_PI);// //
 8009c26:	f7ff f97b 	bl	8008f20 <Rotate>
	//acc = AjustCenter();
	Pos.Dir = right;
	Rotate(90, 2*M_PI);
 8009c2a:	eef0 0a49 	vmov.f32	s1, s18
 8009c2e:	eeb0 0a68 	vmov.f32	s0, s17
	Pos.Dir = right;
 8009c32:	7126      	strb	r6, [r4, #4]
	Rotate(90, 2*M_PI);
 8009c34:	f7ff f974 	bl	8008f20 <Rotate>
	Control_Mode = A_VELO_PID;
//	PIDChangeFlag(A_VELO_PID, 1);
	Pos.Dir = back;
 8009c38:	2304      	movs	r3, #4
	Control_Mode = A_VELO_PID;
 8009c3a:	2200      	movs	r2, #0
#endif

	//acc = AjustCenter();
//	/Angle = TargetAngle;

	HAL_Delay(200);
 8009c3c:	20c8      	movs	r0, #200	; 0xc8
	Pos.Dir = back;
 8009c3e:	7123      	strb	r3, [r4, #4]
	Control_Mode = A_VELO_PID;
 8009c40:	602a      	str	r2, [r5, #0]
	HAL_Delay(200);
 8009c42:	f004 fbc5 	bl	800e3d0 <HAL_Delay>

	Accel(45, ExploreVelocity);
 8009c46:	eeb0 0a48 	vmov.f32	s0, s16
	//

}
 8009c4a:	ecbd 8b04 	vpop	{d8-d9}
	Accel(45, ExploreVelocity);
 8009c4e:	4b09      	ldr	r3, [pc, #36]	; (8009c74 <GoBack+0x84>)
}
 8009c50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Accel(45, ExploreVelocity);
 8009c54:	edd3 0a00 	vldr	s1, [r3]
 8009c58:	f7ff bcc6 	b.w	80095e8 <Accel>
 8009c5c:	42340000 	.word	0x42340000
 8009c60:	40c90fdb 	.word	0x40c90fdb
 8009c64:	42b40000 	.word	0x42b40000
 8009c68:	20000004 	.word	0x20000004
 8009c6c:	00000000 	.word	0x00000000
 8009c70:	2000a17c 	.word	0x2000a17c
 8009c74:	2000a2ac 	.word	0x2000a2ac

08009c78 <Explore_IT>:
	//40.5ms
}


void Explore_IT()
{
 8009c78:	b570      	push	{r4, r5, r6, lr}

//*-----------------*/

	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009c7a:	4c53      	ldr	r4, [pc, #332]	; (8009dc8 <Explore_IT+0x150>)
 8009c7c:	4853      	ldr	r0, [pc, #332]	; (8009dcc <Explore_IT+0x154>)
 8009c7e:	6a61      	ldr	r1, [r4, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009c80:	4a53      	ldr	r2, [pc, #332]	; (8009dd0 <Explore_IT+0x158>)
	TIM4->CNT = INITIAL_PULSE;

	// mm/s
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009c82:	eddf 7a54 	vldr	s15, [pc, #336]	; 8009dd4 <Explore_IT+0x15c>
 8009c86:	4d54      	ldr	r5, [pc, #336]	; (8009dd8 <Explore_IT+0x160>)

	//switch
	static int keep_mode = A_VELO_PID;

	//0
	if( Control_Mode != keep_mode){
 8009c88:	4e54      	ldr	r6, [pc, #336]	; (8009ddc <Explore_IT+0x164>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009c8a:	f247 532f 	movw	r3, #29999	; 0x752f
 8009c8e:	1a59      	subs	r1, r3, r1
 8009c90:	6001      	str	r1, [r0, #0]
	TIM3->CNT = INITIAL_PULSE;
 8009c92:	6263      	str	r3, [r4, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009c94:	6a54      	ldr	r4, [r2, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 8009c96:	6253      	str	r3, [r2, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009c98:	1b1b      	subs	r3, r3, r4
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009c9a:	ee07 3a10 	vmov	s14, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009c9e:	ee06 1a90 	vmov	s13, r1
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009ca2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009ca6:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009caa:	ee27 7a27 	vmul.f32	s14, s14, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009cae:	ee66 6aa7 	vmul.f32	s13, s13, s15
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009cb2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009cb6:	edc5 6a00 	vstr	s13, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009cba:	ed85 7a01 	vstr	s14, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009cbe:	edd5 7a00 	vldr	s15, [r5]
 8009cc2:	ed95 7a01 	vldr	s14, [r5, #4]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009cc6:	4a46      	ldr	r2, [pc, #280]	; (8009de0 <Explore_IT+0x168>)
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009cc8:	6043      	str	r3, [r0, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009cca:	ee77 7a87 	vadd.f32	s15, s15, s14
	if( Control_Mode != keep_mode){
 8009cce:	4c45      	ldr	r4, [pc, #276]	; (8009de4 <Explore_IT+0x16c>)
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009cd0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8009cd4:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009cd8:	6810      	ldr	r0, [r2, #0]
 8009cda:	4401      	add	r1, r0
 8009cdc:	6011      	str	r1, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009cde:	6851      	ldr	r1, [r2, #4]
	Update_IMU(&AngularV, &Angle); //.
 8009ce0:	4841      	ldr	r0, [pc, #260]	; (8009de8 <Explore_IT+0x170>)
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009ce2:	440b      	add	r3, r1
 8009ce4:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009ce6:	6813      	ldr	r3, [r2, #0]
 8009ce8:	6851      	ldr	r1, [r2, #4]
 8009cea:	440b      	add	r3, r1
	Update_IMU(&AngularV, &Angle); //.
 8009cec:	493f      	ldr	r1, [pc, #252]	; (8009dec <Explore_IT+0x174>)
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009cee:	6093      	str	r3, [r2, #8]
	Update_IMU(&AngularV, &Angle); //.
 8009cf0:	f003 fc46 	bl	800d580 <Update_IMU>
	if( Control_Mode != keep_mode){
 8009cf4:	6820      	ldr	r0, [r4, #0]
 8009cf6:	6833      	ldr	r3, [r6, #0]
 8009cf8:	4283      	cmp	r3, r0
 8009cfa:	d14a      	bne.n	8009d92 <Explore_IT+0x11a>
 8009cfc:	4a3c      	ldr	r2, [pc, #240]	; (8009df0 <Explore_IT+0x178>)
		PIDReset(keep_mode);
//		PIDChangeFlag(, 0);
		Pid[keep_mode].flag = 0;
	}
	Pid[Control_Mode].flag = 1;
	keep_mode = Control_Mode;
 8009cfe:	6020      	str	r0, [r4, #0]
	Pid[Control_Mode].flag = 1;
 8009d00:	232c      	movs	r3, #44	; 0x2c
 8009d02:	fb03 2300 	mla	r3, r3, r0, r2
 8009d06:	2201      	movs	r2, #1
 8009d08:	629a      	str	r2, [r3, #40]	; 0x28
					TargetAngularV = (float)ang_out;

					//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
				}
#endif
	switch(Control_Mode)
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d04c      	beq.n	8009da8 <Explore_IT+0x130>
 8009d0e:	4b39      	ldr	r3, [pc, #228]	; (8009df4 <Explore_IT+0x17c>)
//
//				//TargetVelocity[BODY] = 0.1*PIDControl( FD_WALL_PID,   Photo[FR]+Photo[FL],4000);
//			}
//		}

	TargetVelocity[BODY] += Acceleration;
 8009d10:	4c39      	ldr	r4, [pc, #228]	; (8009df8 <Explore_IT+0x180>)
 8009d12:	4a3a      	ldr	r2, [pc, #232]	; (8009dfc <Explore_IT+0x184>)
	//AngularAcceleration += AngularLeapsity;
	TargetAngularV += AngularAcceleration;
	//TargetAngularV += AngularAcceleration;
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009d14:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8009e00 <Explore_IT+0x188>
	TargetVelocity[BODY] += Acceleration;
 8009d18:	ed92 7a00 	vldr	s14, [r2]
 8009d1c:	edd4 7a02 	vldr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009d20:	4a38      	ldr	r2, [pc, #224]	; (8009e04 <Explore_IT+0x18c>)
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009d22:	4e39      	ldr	r6, [pc, #228]	; (8009e08 <Explore_IT+0x190>)
	TargetVelocity[BODY] += Acceleration;
 8009d24:	ee77 7a87 	vadd.f32	s15, s15, s14
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009d28:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	TargetVelocity[BODY] += Acceleration;
 8009d2c:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009d30:	ed92 7a00 	vldr	s14, [r2]
 8009d34:	edd3 7a00 	vldr	s15, [r3]
 8009d38:	ee77 7a87 	vadd.f32	s15, s15, s14
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009d3c:	2004      	movs	r0, #4
	TargetAngularV += AngularAcceleration;
 8009d3e:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009d42:	edd4 7a02 	vldr	s15, [r4, #8]
 8009d46:	ed93 7a00 	vldr	s14, [r3]
 8009d4a:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 8009d4e:	eee7 7a06 	vfma.f32	s15, s14, s12
 8009d52:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 8009d56:	ed93 7a00 	vldr	s14, [r3]
 8009d5a:	edd4 7a01 	vldr	s15, [r4, #4]
 8009d5e:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009d62:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009d66:	ed94 0a00 	vldr	s0, [r4]
 8009d6a:	edd5 0a00 	vldr	s1, [r5]
 8009d6e:	f004 f98f 	bl	800e090 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009d72:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009d76:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009d78:	edd5 0a01 	vldr	s1, [r5, #4]
 8009d7c:	2005      	movs	r0, #5
 8009d7e:	f004 f987 	bl	800e090 <PIDControl>
 8009d82:	4b22      	ldr	r3, [pc, #136]	; (8009e0c <Explore_IT+0x194>)
 8009d84:	4601      	mov	r1, r0

	//
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009d86:	6830      	ldr	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009d88:	6019      	str	r1, [r3, #0]
//			ChangeLED(7);
//	else
//	{
//		ChangeLED(4);
//	}
}
 8009d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009d8e:	f003 bdcb 	b.w	800d928 <Motor_Switch>
		PIDReset(keep_mode);
 8009d92:	f004 f96f 	bl	800e074 <PIDReset>
		Pid[keep_mode].flag = 0;
 8009d96:	4a16      	ldr	r2, [pc, #88]	; (8009df0 <Explore_IT+0x178>)
 8009d98:	6823      	ldr	r3, [r4, #0]
 8009d9a:	6830      	ldr	r0, [r6, #0]
 8009d9c:	212c      	movs	r1, #44	; 0x2c
 8009d9e:	fb01 2303 	mla	r3, r1, r3, r2
 8009da2:	2100      	movs	r1, #0
 8009da4:	6299      	str	r1, [r3, #40]	; 0x28
 8009da6:	e7aa      	b.n	8009cfe <Explore_IT+0x86>
		ang_out = PIDControl( Control_Mode,  TargetAngle, Angle);
 8009da8:	4b10      	ldr	r3, [pc, #64]	; (8009dec <Explore_IT+0x174>)
 8009daa:	4a19      	ldr	r2, [pc, #100]	; (8009e10 <Explore_IT+0x198>)
 8009dac:	ed92 0a00 	vldr	s0, [r2]
 8009db0:	edd3 0a00 	vldr	s1, [r3]
 8009db4:	f004 f96c 	bl	800e090 <PIDControl>
		TargetAngularV = (float)ang_out;	//
 8009db8:	ee07 0a90 	vmov	s15, r0
 8009dbc:	4b0d      	ldr	r3, [pc, #52]	; (8009df4 <Explore_IT+0x17c>)
 8009dbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009dc2:	edc3 7a00 	vstr	s15, [r3]
		break;
 8009dc6:	e7a3      	b.n	8009d10 <Explore_IT+0x98>
 8009dc8:	40000400 	.word	0x40000400
 8009dcc:	2000a374 	.word	0x2000a374
 8009dd0:	40000800 	.word	0x40000800
 8009dd4:	3f8177cd 	.word	0x3f8177cd
 8009dd8:	2000a1c4 	.word	0x2000a1c4
 8009ddc:	2000a17c 	.word	0x2000a17c
 8009de0:	2000a1b8 	.word	0x2000a1b8
 8009de4:	20007f28 	.word	0x20007f28
 8009de8:	20007f40 	.word	0x20007f40
 8009dec:	20007f34 	.word	0x20007f34
 8009df0:	20009834 	.word	0x20009834
 8009df4:	2000a198 	.word	0x2000a198
 8009df8:	2000a188 	.word	0x2000a188
 8009dfc:	20007f30 	.word	0x20007f30
 8009e00:	4209999a 	.word	0x4209999a
 8009e04:	20007f38 	.word	0x20007f38
 8009e08:	2000a2b0 	.word	0x2000a2b0
 8009e0c:	2000a2cc 	.word	0x2000a2cc
 8009e10:	20007f44 	.word	0x20007f44
 8009e14:	00000000 	.word	0x00000000

08009e18 <WritingFree_IT>:
void WritingFree_IT()
{
 8009e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e1c:	f8df c1f4 	ldr.w	ip, [pc, #500]	; 800a014 <WritingFree_IT+0x1fc>
 8009e20:	4969      	ldr	r1, [pc, #420]	; (8009fc8 <WritingFree_IT+0x1b0>)
 8009e22:	f8dc 6024 	ldr.w	r6, [ip, #36]	; 0x24
	TIM3->CNT = INITIAL_PULSE;
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e26:	4869      	ldr	r0, [pc, #420]	; (8009fcc <WritingFree_IT+0x1b4>)
	TIM4->CNT = INITIAL_PULSE;

	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e28:	eddf 6a69 	vldr	s13, [pc, #420]	; 8009fd0 <WritingFree_IT+0x1b8>
 8009e2c:	4d69      	ldr	r5, [pc, #420]	; (8009fd4 <WritingFree_IT+0x1bc>)
//			velodebug_flag = 0;
//		}
//
//	}
	// mm/ms
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009e2e:	4a6a      	ldr	r2, [pc, #424]	; (8009fd8 <WritingFree_IT+0x1c0>)
	static float zg_last=0;
	float zg_law;
	//uint8_t zgb,zgf;
	ZGyro = ReadIMU(0x37, 0x38);
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009e30:	4f6a      	ldr	r7, [pc, #424]	; (8009fdc <WritingFree_IT+0x1c4>)
			}
		}
#endif

	AngularAcceleration += AngularLeapsity;
	TargetVelocity[BODY] += Acceleration;
 8009e32:	4c6b      	ldr	r4, [pc, #428]	; (8009fe0 <WritingFree_IT+0x1c8>)
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e34:	f247 532f 	movw	r3, #29999	; 0x752f
 8009e38:	1b9e      	subs	r6, r3, r6
{
 8009e3a:	ed2d 8b02 	vpush	{d8}
	PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 8009e3e:	600e      	str	r6, [r1, #0]
	TIM3->CNT = INITIAL_PULSE;
 8009e40:	f8cc 3024 	str.w	r3, [ip, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e44:	f8d0 c024 	ldr.w	ip, [r0, #36]	; 0x24
	TIM4->CNT = INITIAL_PULSE;
 8009e48:	6243      	str	r3, [r0, #36]	; 0x24
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e4a:	eba3 030c 	sub.w	r3, r3, ip
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e4e:	ee07 3a90 	vmov	s15, r3
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e52:	ee07 6a10 	vmov	s14, r6
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e5a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e62:	ee27 7a26 	vmul.f32	s14, s14, s13
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e66:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 8009e6a:	ed85 7a00 	vstr	s14, [r5]
	CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 8009e6e:	edc5 7a01 	vstr	s15, [r5, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e72:	edd5 7a00 	vldr	s15, [r5]
 8009e76:	ed95 7a01 	vldr	s14, [r5, #4]
	PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 8009e7a:	604b      	str	r3, [r1, #4]
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e7c:	ee77 7a87 	vadd.f32	s15, s15, s14
	ZGyro = ReadIMU(0x37, 0x38);
 8009e80:	2138      	movs	r1, #56	; 0x38
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e82:	ee67 7aa8 	vmul.f32	s15, s15, s17
	ZGyro = ReadIMU(0x37, 0x38);
 8009e86:	2037      	movs	r0, #55	; 0x37
	CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 8009e88:	edc5 7a02 	vstr	s15, [r5, #8]
	TotalPulse[LEFT] += PulseDisplacement[LEFT];
 8009e8c:	f8d2 c000 	ldr.w	ip, [r2]
 8009e90:	4466      	add	r6, ip
 8009e92:	6016      	str	r6, [r2, #0]
	TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 8009e94:	6856      	ldr	r6, [r2, #4]
 8009e96:	4433      	add	r3, r6
 8009e98:	6053      	str	r3, [r2, #4]
	TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 8009e9a:	6813      	ldr	r3, [r2, #0]
 8009e9c:	6856      	ldr	r6, [r2, #4]
 8009e9e:	4433      	add	r3, r6
 8009ea0:	6093      	str	r3, [r2, #8]
	ZGyro = ReadIMU(0x37, 0x38);
 8009ea2:	f003 fb01 	bl	800d4a8 <ReadIMU>
 8009ea6:	4b4f      	ldr	r3, [pc, #316]	; (8009fe4 <WritingFree_IT+0x1cc>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009ea8:	4a4f      	ldr	r2, [pc, #316]	; (8009fe8 <WritingFree_IT+0x1d0>)
	ZGyro = ReadIMU(0x37, 0x38);
 8009eaa:	ed83 0a00 	vstr	s0, [r3]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009eae:	ed93 8a00 	vldr	s16, [r3]
 8009eb2:	ed92 7a00 	vldr	s14, [r2]
 8009eb6:	4b4d      	ldr	r3, [pc, #308]	; (8009fec <WritingFree_IT+0x1d4>)
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009eb8:	6838      	ldr	r0, [r7, #0]
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009eba:	edd3 7a00 	vldr	s15, [r3]
	AngularAcceleration += AngularLeapsity;
 8009ebe:	4e4c      	ldr	r6, [pc, #304]	; (8009ff0 <WritingFree_IT+0x1d8>)
    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 8009ec0:	ee38 8a47 	vsub.f32	s16, s16, s14
 8009ec4:	ee28 8a27 	vmul.f32	s16, s16, s15
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009ec8:	f7fe fa76 	bl	80083b8 <__aeabi_f2d>
 8009ecc:	a33a      	add	r3, pc, #232	; (adr r3, 8009fb8 <WritingFree_IT+0x1a0>)
 8009ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed2:	f7fe fac9 	bl	8008468 <__aeabi_dmul>
 8009ed6:	4680      	mov	r8, r0
 8009ed8:	ee18 0a10 	vmov	r0, s16
 8009edc:	4689      	mov	r9, r1
 8009ede:	f7fe fa6b 	bl	80083b8 <__aeabi_f2d>
 8009ee2:	a337      	add	r3, pc, #220	; (adr r3, 8009fc0 <WritingFree_IT+0x1a8>)
 8009ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee8:	f7fe fabe 	bl	8008468 <__aeabi_dmul>
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	4640      	mov	r0, r8
 8009ef2:	4649      	mov	r1, r9
 8009ef4:	f7fe f902 	bl	80080fc <__adddf3>
 8009ef8:	f7fe fdae 	bl	8008a58 <__aeabi_d2f>
 8009efc:	4b3d      	ldr	r3, [pc, #244]	; (8009ff4 <WritingFree_IT+0x1dc>)
	Angle += AngularV * T1;
 8009efe:	493e      	ldr	r1, [pc, #248]	; (8009ff8 <WritingFree_IT+0x1e0>)
 8009f00:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8009ffc <WritingFree_IT+0x1e4>
	AngularAcceleration += AngularLeapsity;
 8009f04:	4a3e      	ldr	r2, [pc, #248]	; (800a000 <WritingFree_IT+0x1e8>)
 8009f06:	ed96 6a00 	vldr	s12, [r6]
	TargetVelocity[BODY] += Acceleration;
 8009f0a:	f8df c10c 	ldr.w	ip, [pc, #268]	; 800a018 <WritingFree_IT+0x200>
	TargetAngularV += AngularAcceleration;

	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f0e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a004 <WritingFree_IT+0x1ec>
    zg_last = zg_law;
 8009f12:	ed87 8a00 	vstr	s16, [r7]
    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 8009f16:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8009f1a:	6018      	str	r0, [r3, #0]
	Angle += AngularV * T1;
 8009f1c:	edd3 5a00 	vldr	s11, [r3]
 8009f20:	ed91 7a00 	vldr	s14, [r1]
	TargetAngularV += AngularAcceleration;
 8009f24:	4b38      	ldr	r3, [pc, #224]	; (800a008 <WritingFree_IT+0x1f0>)
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];

	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f26:	4e39      	ldr	r6, [pc, #228]	; (800a00c <WritingFree_IT+0x1f4>)
	Angle += AngularV * T1;
 8009f28:	eea5 7aa7 	vfma.f32	s14, s11, s15
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f2c:	2004      	movs	r0, #4
	Angle += AngularV * T1;
 8009f2e:	ed81 7a00 	vstr	s14, [r1]
	AngularAcceleration += AngularLeapsity;
 8009f32:	edd2 7a00 	vldr	s15, [r2]
 8009f36:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009f3a:	edc2 7a00 	vstr	s15, [r2]
	TargetVelocity[BODY] += Acceleration;
 8009f3e:	ed9c 7a00 	vldr	s14, [ip]
 8009f42:	edd4 7a02 	vldr	s15, [r4, #8]
 8009f46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009f4a:	edc4 7a02 	vstr	s15, [r4, #8]
	TargetAngularV += AngularAcceleration;
 8009f4e:	ed92 7a00 	vldr	s14, [r2]
 8009f52:	edd3 7a00 	vldr	s15, [r3]
 8009f56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009f5a:	edc3 7a00 	vstr	s15, [r3]
	TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 8009f5e:	edd4 7a02 	vldr	s15, [r4, #8]
 8009f62:	ed93 7a00 	vldr	s14, [r3]
 8009f66:	ee26 7ac7 	vnmul.f32	s14, s13, s14
 8009f6a:	eee7 7a28 	vfma.f32	s15, s14, s17
 8009f6e:	edc4 7a01 	vstr	s15, [r4, #4]
	TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 8009f72:	ed93 7a00 	vldr	s14, [r3]
 8009f76:	edd4 7a01 	vldr	s15, [r4, #4]
 8009f7a:	eee7 7a26 	vfma.f32	s15, s14, s13
 8009f7e:	edc4 7a00 	vstr	s15, [r4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f82:	ed94 0a00 	vldr	s0, [r4]
 8009f86:	edd5 0a00 	vldr	s1, [r5]
 8009f8a:	f004 f881 	bl	800e090 <PIDControl>
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f8e:	ed94 0a01 	vldr	s0, [r4, #4]
	VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 8009f92:	6030      	str	r0, [r6, #0]
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009f94:	edd5 0a01 	vldr	s1, [r5, #4]
 8009f98:	2005      	movs	r0, #5
 8009f9a:	f004 f879 	bl	800e090 <PIDControl>

	Motor_Switch( VelocityLeftOut, VelocityRightOut );


}
 8009f9e:	ecbd 8b02 	vpop	{d8}
	VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 8009fa2:	4b1b      	ldr	r3, [pc, #108]	; (800a010 <WritingFree_IT+0x1f8>)
 8009fa4:	4601      	mov	r1, r0
 8009fa6:	6019      	str	r1, [r3, #0]
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009fa8:	6830      	ldr	r0, [r6, #0]
}
 8009faa:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Motor_Switch( VelocityLeftOut, VelocityRightOut );
 8009fae:	f003 bcbb 	b.w	800d928 <Motor_Switch>
 8009fb2:	bf00      	nop
 8009fb4:	f3af 8000 	nop.w
 8009fb8:	7ae147ae 	.word	0x7ae147ae
 8009fbc:	3fefae14 	.word	0x3fefae14
 8009fc0:	47ae147b 	.word	0x47ae147b
 8009fc4:	3f847ae1 	.word	0x3f847ae1
 8009fc8:	2000a374 	.word	0x2000a374
 8009fcc:	40000800 	.word	0x40000800
 8009fd0:	3f8177cd 	.word	0x3f8177cd
 8009fd4:	2000a1c4 	.word	0x2000a1c4
 8009fd8:	2000a1b8 	.word	0x2000a1b8
 8009fdc:	20007f2c 	.word	0x20007f2c
 8009fe0:	2000a188 	.word	0x2000a188
 8009fe4:	200097e4 	.word	0x200097e4
 8009fe8:	200097f0 	.word	0x200097f0
 8009fec:	08016668 	.word	0x08016668
 8009ff0:	20007f3c 	.word	0x20007f3c
 8009ff4:	20007f40 	.word	0x20007f40
 8009ff8:	20007f34 	.word	0x20007f34
 8009ffc:	3a83126f 	.word	0x3a83126f
 800a000:	20007f38 	.word	0x20007f38
 800a004:	4209999a 	.word	0x4209999a
 800a008:	2000a198 	.word	0x2000a198
 800a00c:	2000a2b0 	.word	0x2000a2b0
 800a010:	2000a2cc 	.word	0x2000a2cc
 800a014:	40000400 	.word	0x40000400
 800a018:	20007f30 	.word	0x20007f30

0800a01c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if( htim == &htim1)
 800a01c:	4b28      	ldr	r3, [pc, #160]	; (800a0c0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800a01e:	4298      	cmp	r0, r3
{
 800a020:	b570      	push	{r4, r5, r6, lr}
 800a022:	4604      	mov	r4, r0
	if( htim == &htim1)
 800a024:	d003      	beq.n	800a02e <HAL_TIM_PeriodElapsedCallback+0x12>
		default :
			break;
		}
	}

	if( htim == &htim8)
 800a026:	4b27      	ldr	r3, [pc, #156]	; (800a0c4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800a028:	429c      	cmp	r4, r3
 800a02a:	d012      	beq.n	800a052 <HAL_TIM_PeriodElapsedCallback+0x36>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
	}
}
 800a02c:	bd70      	pop	{r4, r5, r6, pc}
		switch(IT_mode){
 800a02e:	4b26      	ldr	r3, [pc, #152]	; (800a0c8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	2b06      	cmp	r3, #6
 800a034:	d030      	beq.n	800a098 <HAL_TIM_PeriodElapsedCallback+0x7c>
 800a036:	2b07      	cmp	r3, #7
 800a038:	d02b      	beq.n	800a092 <HAL_TIM_PeriodElapsedCallback+0x76>
 800a03a:	2b05      	cmp	r3, #5
 800a03c:	d1f3      	bne.n	800a026 <HAL_TIM_PeriodElapsedCallback+0xa>
			if(timer1 < 5000)
 800a03e:	4d23      	ldr	r5, [pc, #140]	; (800a0cc <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800a040:	682a      	ldr	r2, [r5, #0]
 800a042:	f241 3387 	movw	r3, #4999	; 0x1387
 800a046:	429a      	cmp	r2, r3
 800a048:	dd29      	ble.n	800a09e <HAL_TIM_PeriodElapsedCallback+0x82>
			else t = 0;
 800a04a:	4b21      	ldr	r3, [pc, #132]	; (800a0d0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800a04c:	2200      	movs	r2, #0
 800a04e:	601a      	str	r2, [r3, #0]
 800a050:	e7e9      	b.n	800a026 <HAL_TIM_PeriodElapsedCallback+0xa>
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a052:	4e20      	ldr	r6, [pc, #128]	; (800a0d4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800a054:	4c20      	ldr	r4, [pc, #128]	; (800a0d8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800a056:	6831      	ldr	r1, [r6, #0]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a058:	4d20      	ldr	r5, [pc, #128]	; (800a0dc <HAL_TIM_PeriodElapsedCallback+0xc0>)
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a05a:	2200      	movs	r2, #0
 800a05c:	200a      	movs	r0, #10
 800a05e:	f003 fcbf 	bl	800d9e0 <GetWallDataAverage>
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a062:	6871      	ldr	r1, [r6, #4]
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800a064:	ed84 0a00 	vstr	s0, [r4]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a068:	2201      	movs	r2, #1
 800a06a:	200a      	movs	r0, #10
 800a06c:	f003 fcb8 	bl	800d9e0 <GetWallDataAverage>
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a070:	6829      	ldr	r1, [r5, #0]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800a072:	ed84 0a01 	vstr	s0, [r4, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a076:	2202      	movs	r2, #2
 800a078:	200a      	movs	r0, #10
 800a07a:	f003 fcb1 	bl	800d9e0 <GetWallDataAverage>
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a07e:	6869      	ldr	r1, [r5, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800a080:	ed84 0a02 	vstr	s0, [r4, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800a084:	2203      	movs	r2, #3
 800a086:	200a      	movs	r0, #10
 800a088:	f003 fcaa 	bl	800d9e0 <GetWallDataAverage>
 800a08c:	ed84 0a03 	vstr	s0, [r4, #12]
}
 800a090:	bd70      	pop	{r4, r5, r6, pc}
			WritingFree_IT();
 800a092:	f7ff fec1 	bl	8009e18 <WritingFree_IT>
			break;
 800a096:	e7c6      	b.n	800a026 <HAL_TIM_PeriodElapsedCallback+0xa>
			Explore_IT();
 800a098:	f7ff fdee 	bl	8009c78 <Explore_IT>
			break;
 800a09c:	e7c3      	b.n	800a026 <HAL_TIM_PeriodElapsedCallback+0xa>
				Update_IMU(&AngularV, &Angle);
 800a09e:	4e10      	ldr	r6, [pc, #64]	; (800a0e0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800a0a0:	4810      	ldr	r0, [pc, #64]	; (800a0e4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800a0a2:	4631      	mov	r1, r6
 800a0a4:	f003 fa6c 	bl	800d580 <Update_IMU>
				timer1 += t;
 800a0a8:	4b09      	ldr	r3, [pc, #36]	; (800a0d0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
				debugVL[timer1] = Angle;
 800a0aa:	6829      	ldr	r1, [r5, #0]
 800a0ac:	4a0e      	ldr	r2, [pc, #56]	; (800a0e8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
				timer1 += t;
 800a0ae:	681b      	ldr	r3, [r3, #0]
				debugVL[timer1] = Angle;
 800a0b0:	6830      	ldr	r0, [r6, #0]
 800a0b2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
				timer1 += t;
 800a0b6:	440b      	add	r3, r1
				debugVL[timer1] = Angle;
 800a0b8:	6010      	str	r0, [r2, #0]
				timer1 += t;
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	e7b3      	b.n	800a026 <HAL_TIM_PeriodElapsedCallback+0xa>
 800a0be:	bf00      	nop
 800a0c0:	2000a674 	.word	0x2000a674
 800a0c4:	2000a42c 	.word	0x2000a42c
 800a0c8:	2000a174 	.word	0x2000a174
 800a0cc:	2000a180 	.word	0x2000a180
 800a0d0:	2000a170 	.word	0x2000a170
 800a0d4:	200097d0 	.word	0x200097d0
 800a0d8:	2000a1f8 	.word	0x2000a1f8
 800a0dc:	200097dc 	.word	0x200097dc
 800a0e0:	20007f34 	.word	0x20007f34
 800a0e4:	20007f40 	.word	0x20007f40
 800a0e8:	20000228 	.word	0x20000228

0800a0ec <flashStoreNodes>:
			}
	}
}
void flashStoreNodes()
{
	uint32_t address=start_adress_sector1;
 800a0ec:	4b1b      	ldr	r3, [pc, #108]	; (800a15c <flashStoreNodes+0x70>)
{
 800a0ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t address=start_adress_sector1;
 800a0f2:	f8d3 9000 	ldr.w	r9, [r3]
 800a0f6:	f8df a068 	ldr.w	sl, [pc, #104]	; 800a160 <flashStoreNodes+0x74>
 800a0fa:	ebc9 78c9 	rsb	r8, r9, r9, lsl #31
 800a0fe:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800a102:	464c      	mov	r4, r9
 800a104:	2700      	movs	r7, #0
 800a106:	eb07 0508 	add.w	r5, r7, r8

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a10a:	4455      	add	r5, sl
 800a10c:	f104 0628 	add.w	r6, r4, #40	; 0x28
 800a110:	f815 1014 	ldrb.w	r1, [r5, r4, lsl #1]
 800a114:	4620      	mov	r0, r4
				address += 4;
 800a116:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.RawNode[i][j].existence);
 800a118:	f003 f8dc 	bl	800d2d4 <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a11c:	42b4      	cmp	r4, r6
 800a11e:	d1f7      	bne.n	800a110 <flashStoreNodes+0x24>
 800a120:	3750      	adds	r7, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a122:	f5b7 7f34 	cmp.w	r7, #720	; 0x2d0
 800a126:	f1a8 0850 	sub.w	r8, r8, #80	; 0x50
 800a12a:	d1ec      	bne.n	800a106 <flashStoreNodes+0x1a>
 800a12c:	4f0c      	ldr	r7, [pc, #48]	; (800a160 <flashStoreNodes+0x74>)
 800a12e:	f509 74b4 	add.w	r4, r9, #360	; 0x168
 800a132:	f509 7934 	add.w	r9, r9, #720	; 0x2d0
 800a136:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a13a:	463d      	mov	r5, r7
	//
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a13c:	f895 12d0 	ldrb.w	r1, [r5, #720]	; 0x2d0
 800a140:	4620      	mov	r0, r4
				address += 4;
 800a142:	3404      	adds	r4, #4
				FLASH_Write_Word(address+0, my_map.ColumnNode[i][j].existence);
 800a144:	f003 f8c6 	bl	800d2d4 <FLASH_Write_Word>
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a148:	42a6      	cmp	r6, r4
 800a14a:	f105 0508 	add.w	r5, r5, #8
 800a14e:	d1f5      	bne.n	800a13c <flashStoreNodes+0x50>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a150:	454e      	cmp	r6, r9
 800a152:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800a156:	d1ee      	bne.n	800a136 <flashStoreNodes+0x4a>
			}
	}
}
 800a158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a15c:	08016660 	.word	0x08016660
 800a160:	20009bd0 	.word	0x20009bd0

0800a164 <wall_init>:
void wall_init(){
 800a164:	4920      	ldr	r1, [pc, #128]	; (800a1e8 <wall_init+0x84>)
 800a166:	b470      	push	{r4, r5, r6}

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a168:	2500      	movs	r5, #0
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
				Wall[i][j].north = UNKNOWN;
 800a16a:	24aa      	movs	r4, #170	; 0xaa
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a16c:	2300      	movs	r3, #0
				Wall[i][j].north = UNKNOWN;
 800a16e:	eb05 00c5 	add.w	r0, r5, r5, lsl #3
 800a172:	18c2      	adds	r2, r0, r3
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a174:	3301      	adds	r3, #1
 800a176:	2b09      	cmp	r3, #9
				Wall[i][j].north = UNKNOWN;
 800a178:	f801 4012 	strb.w	r4, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800a17c:	d1f9      	bne.n	800a172 <wall_init+0xe>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800a17e:	3501      	adds	r5, #1
 800a180:	2d09      	cmp	r5, #9
 800a182:	d1f3      	bne.n	800a16c <wall_init+0x8>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a184:	2300      	movs	r3, #0
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a186:	2201      	movs	r2, #1
 800a188:	eb03 00c3 	add.w	r0, r3, r3, lsl #3
 800a18c:	eb01 0540 	add.w	r5, r1, r0, lsl #1
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a190:	f103 0448 	add.w	r4, r3, #72	; 0x48
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800a194:	7c2e      	ldrb	r6, [r5, #16]
 800a196:	f362 0601 	bfi	r6, r2, #0, #2
 800a19a:	742e      	strb	r6, [r5, #16]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800a19c:	f811 5014 	ldrb.w	r5, [r1, r4, lsl #1]
 800a1a0:	f362 0583 	bfi	r5, r2, #2, #2
 800a1a4:	f801 5014 	strb.w	r5, [r1, r4, lsl #1]
		Wall[n][0].south = WALL;
 800a1a8:	f811 4010 	ldrb.w	r4, [r1, r0, lsl #1]
 800a1ac:	f362 1405 	bfi	r4, r2, #4, #2
 800a1b0:	f801 4010 	strb.w	r4, [r1, r0, lsl #1]
		Wall[0][n].west = WALL;
 800a1b4:	f811 0013 	ldrb.w	r0, [r1, r3, lsl #1]
 800a1b8:	f362 1087 	bfi	r0, r2, #6, #2
 800a1bc:	f801 0013 	strb.w	r0, [r1, r3, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	2b09      	cmp	r3, #9
 800a1c4:	d1e0      	bne.n	800a188 <wall_init+0x24>
	}

	//
	Wall[0][0].east = WALL;
 800a1c6:	780b      	ldrb	r3, [r1, #0]
	Wall[0][0].north = NOWALL;
	Wall[1][0].west = WALL;
 800a1c8:	7c8c      	ldrb	r4, [r1, #18]
	Wall[0][1].south = NOWALL;
 800a1ca:	7888      	ldrb	r0, [r1, #2]
	Wall[0][0].east = WALL;
 800a1cc:	f362 0383 	bfi	r3, r2, #2, #2
	Wall[1][0].west = WALL;
 800a1d0:	f362 1487 	bfi	r4, r2, #6, #2
	Wall[0][0].north = NOWALL;
 800a1d4:	f36f 0301 	bfc	r3, #0, #2
	Wall[0][1].south = NOWALL;
 800a1d8:	f36f 1005 	bfc	r0, #4, #2
	Wall[1][0].west = WALL;
 800a1dc:	748c      	strb	r4, [r1, #18]
	Wall[0][0].north = NOWALL;
 800a1de:	700b      	strb	r3, [r1, #0]
	Wall[0][1].south = NOWALL;
 800a1e0:	7088      	strb	r0, [r1, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800a1e2:	bc70      	pop	{r4, r5, r6}
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	2000a380 	.word	0x2000a380

0800a1ec <flashCopyNodesToRam>:
	}

}
//
void flashCopyNodesToRam()
{
 800a1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t address=start_adress_sector1;
 800a1f0:	4b21      	ldr	r3, [pc, #132]	; (800a278 <flashCopyNodesToRam+0x8c>)
 800a1f2:	f8df b088 	ldr.w	fp, [pc, #136]	; 800a27c <flashCopyNodesToRam+0x90>
 800a1f6:	f8d3 a000 	ldr.w	sl, [r3]
 800a1fa:	f04f 0800 	mov.w	r8, #0
 800a1fe:	ebca 79ca 	rsb	r9, sl, sl, lsl #31
{
 800a202:	b083      	sub	sp, #12
 800a204:	ea4f 0949 	mov.w	r9, r9, lsl #1
	uint32_t address=start_adress_sector1;
 800a208:	4654      	mov	r4, sl

	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
			{
				uint32_t wall_data=0;
 800a20a:	4647      	mov	r7, r8
 800a20c:	eb08 0509 	add.w	r5, r8, r9
				FLASH_Read_Word(address, &wall_data);
				my_map.RawNode[i][j].existence = wall_data;
 800a210:	445d      	add	r5, fp
 800a212:	f104 0628 	add.w	r6, r4, #40	; 0x28
				FLASH_Read_Word(address, &wall_data);
 800a216:	4620      	mov	r0, r4
 800a218:	a901      	add	r1, sp, #4
				uint32_t wall_data=0;
 800a21a:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a21c:	f003 f882 	bl	800d324 <FLASH_Read_Word>
				my_map.RawNode[i][j].existence = wall_data;
 800a220:	9b01      	ldr	r3, [sp, #4]
 800a222:	f805 3014 	strb.w	r3, [r5, r4, lsl #1]
				address += 4;
 800a226:	3404      	adds	r4, #4
			for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a228:	42b4      	cmp	r4, r6
 800a22a:	d1f4      	bne.n	800a216 <flashCopyNodesToRam+0x2a>
 800a22c:	f108 0850 	add.w	r8, r8, #80	; 0x50
	for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a230:	f5b8 7f34 	cmp.w	r8, #720	; 0x2d0
 800a234:	f1a9 0950 	sub.w	r9, r9, #80	; 0x50
 800a238:	d1e8      	bne.n	800a20c <flashCopyNodesToRam+0x20>
 800a23a:	f8df 8040 	ldr.w	r8, [pc, #64]	; 800a27c <flashCopyNodesToRam+0x90>
 800a23e:	f50a 74b4 	add.w	r4, sl, #360	; 0x168
	}
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
	{
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
			{
				uint32_t wall_data=0;
 800a242:	2700      	movs	r7, #0
 800a244:	f50a 7a34 	add.w	sl, sl, #720	; 0x2d0
 800a248:	f104 0624 	add.w	r6, r4, #36	; 0x24
	uint32_t address=start_adress_sector1;
 800a24c:	4645      	mov	r5, r8
				FLASH_Read_Word(address, &wall_data);
 800a24e:	4620      	mov	r0, r4
 800a250:	a901      	add	r1, sp, #4
				my_map.ColumnNode[i][j].existence = wall_data;
				address += 4;
 800a252:	3404      	adds	r4, #4
				uint32_t wall_data=0;
 800a254:	9701      	str	r7, [sp, #4]
				FLASH_Read_Word(address, &wall_data);
 800a256:	f003 f865 	bl	800d324 <FLASH_Read_Word>
				my_map.ColumnNode[i][j].existence = wall_data;
 800a25a:	9b01      	ldr	r3, [sp, #4]
 800a25c:	f885 32d0 	strb.w	r3, [r5, #720]	; 0x2d0
			for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a260:	42a6      	cmp	r6, r4
 800a262:	f105 0508 	add.w	r5, r5, #8
 800a266:	d1f2      	bne.n	800a24e <flashCopyNodesToRam+0x62>
	for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a268:	4556      	cmp	r6, sl
 800a26a:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800a26e:	d1eb      	bne.n	800a248 <flashCopyNodesToRam+0x5c>
			}
	}
}
 800a270:	b003      	add	sp, #12
 800a272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a276:	bf00      	nop
 800a278:	08016660 	.word	0x08016660
 800a27c:	20009bd0 	.word	0x20009bd0

0800a280 <printAllWeight>:
        printf("[   ] = [%u %u %u %u]\r\n", route[k].wall.north, route[k].wall.east, route[k].wall.south, route[k].wall.west);
        printf("\r\n");
    }
}
void printAllWeight(maze_node *maze, position *pos)
{
 800a280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a284:	b085      	sub	sp, #20
 800a286:	4606      	mov	r6, r0
 800a288:	9003      	str	r0, [sp, #12]
    //3
    //0 31;1m
    //
    //
    //
    printf("\r\n");
 800a28a:	4852      	ldr	r0, [pc, #328]	; (800a3d4 <printAllWeight+0x154>)

    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
    {
        //
        printf("  +  ");
 800a28c:	f8df 9154 	ldr.w	r9, [pc, #340]	; 800a3e4 <printAllWeight+0x164>
            {
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
            }
            else
            {
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a290:	4d51      	ldr	r5, [pc, #324]	; (800a3d8 <printAllWeight+0x158>)
            else
            {
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
            }
            if(x < NUMBER_OF_SQUARES_X)
                printf("     ");
 800a292:	f8df 8154 	ldr.w	r8, [pc, #340]	; 800a3e8 <printAllWeight+0x168>
{
 800a296:	460c      	mov	r4, r1
    printf("\r\n");
 800a298:	f008 fbda 	bl	8012a50 <puts>
 800a29c:	4633      	mov	r3, r6
 800a29e:	3340      	adds	r3, #64	; 0x40
 800a2a0:	9301      	str	r3, [sp, #4]
 800a2a2:	2304      	movs	r3, #4
 800a2a4:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a2a6:	2709      	movs	r7, #9
        printf("  +  ");
 800a2a8:	4648      	mov	r0, r9
 800a2aa:	f008 fb49 	bl	8012940 <iprintf>
 800a2ae:	9b01      	ldr	r3, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a2b0:	f04f 0b00 	mov.w	fp, #0
 800a2b4:	f103 0608 	add.w	r6, r3, #8
 800a2b8:	e010      	b.n	800a2dc <printAllWeight+0x5c>
            if(judgeRawNodeGoal(maze, x,y) == true || ((pos->x == x) && (pos->y == y)))//
 800a2ba:	7823      	ldrb	r3, [r4, #0]
 800a2bc:	455b      	cmp	r3, fp
 800a2be:	d102      	bne.n	800a2c6 <printAllWeight+0x46>
 800a2c0:	7863      	ldrb	r3, [r4, #1]
 800a2c2:	42bb      	cmp	r3, r7
 800a2c4:	d018      	beq.n	800a2f8 <printAllWeight+0x78>
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a2c6:	f008 fb3b 	bl	8012940 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a2ca:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a2ce:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a2d0:	d01a      	beq.n	800a308 <printAllWeight+0x88>
                 printf("  +  ");
 800a2d2:	f008 fb35 	bl	8012940 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
 800a2d6:	f10b 0b01 	add.w	fp, fp, #1
 800a2da:	3650      	adds	r6, #80	; 0x50
    if(maze->RawNode[x][y].weight == 0)
 800a2dc:	8872      	ldrh	r2, [r6, #2]
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a2de:	f1ab 0304 	sub.w	r3, fp, #4
 800a2e2:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->RawNode[x][y].weight);
 800a2e4:	4611      	mov	r1, r2
 800a2e6:	4628      	mov	r0, r5
    if(maze->RawNode[x][y].weight == 0)
 800a2e8:	2a00      	cmp	r2, #0
 800a2ea:	d1e6      	bne.n	800a2ba <printAllWeight+0x3a>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x,y-1) )
 800a2ec:	2b01      	cmp	r3, #1
 800a2ee:	d8e4      	bhi.n	800a2ba <printAllWeight+0x3a>
 800a2f0:	1f3b      	subs	r3, r7, #4
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b02      	cmp	r3, #2
 800a2f6:	d8e0      	bhi.n	800a2ba <printAllWeight+0x3a>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->RawNode[x][y].weight);
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	4838      	ldr	r0, [pc, #224]	; (800a3dc <printAllWeight+0x15c>)
 800a2fc:	f008 fb20 	bl	8012940 <iprintf>
            if(x < NUMBER_OF_SQUARES_X-1)
 800a300:	f1bb 0f08 	cmp.w	fp, #8
                 printf("  +  ");
 800a304:	4648      	mov	r0, r9
            if(x < NUMBER_OF_SQUARES_X-1)
 800a306:	d1e4      	bne.n	800a2d2 <printAllWeight+0x52>
 800a308:	1e7b      	subs	r3, r7, #1
 800a30a:	461e      	mov	r6, r3
        printf("\r\n");
 800a30c:	4834      	ldr	r0, [pc, #208]	; (800a3e0 <printAllWeight+0x160>)
 800a30e:	9302      	str	r3, [sp, #8]
 800a310:	f008 fb9e 	bl	8012a50 <puts>
 800a314:	4633      	mov	r3, r6
 800a316:	b2f6      	uxtb	r6, r6
 800a318:	1af6      	subs	r6, r6, r3
 800a31a:	00f6      	lsls	r6, r6, #3
 800a31c:	f8dd a004 	ldr.w	sl, [sp, #4]
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a320:	f04f 0b00 	mov.w	fp, #0
 800a324:	e00d      	b.n	800a342 <printAllWeight+0xc2>
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a326:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a32a:	f008 fb09 	bl	8012940 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a32e:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a332:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a334:	d022      	beq.n	800a37c <printAllWeight+0xfc>
                printf("     ");
 800a336:	f008 fb03 	bl	8012940 <iprintf>
        for(int x=0; x < NUMBER_OF_SQUARES_X+1; x++)
 800a33a:	f10b 0b01 	add.w	fp, fp, #1
 800a33e:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
    if(maze->ColumnNode[x][y].weight == 0)
 800a342:	eb0a 0106 	add.w	r1, sl, r6
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a346:	f1ab 0304 	sub.w	r3, fp, #4
    if(maze->ColumnNode[x][y].weight == 0)
 800a34a:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a34e:	b2db      	uxtb	r3, r3
                printf(" %3x ",maze->ColumnNode[x][y-1].weight);
 800a350:	4628      	mov	r0, r5
    if(maze->ColumnNode[x][y].weight == 0)
 800a352:	b921      	cbnz	r1, 800a35e <printAllWeight+0xde>
        if ( __JUDGE_GOAL__ (x,y) || __JUDGE_GOAL__(x-1,y) )
 800a354:	2b02      	cmp	r3, #2
 800a356:	d802      	bhi.n	800a35e <printAllWeight+0xde>
 800a358:	9b00      	ldr	r3, [sp, #0]
 800a35a:	2b01      	cmp	r3, #1
 800a35c:	d905      	bls.n	800a36a <printAllWeight+0xea>
            if(judgeColumnNodeGoal(maze, x,y-1) == true || ((pos->x == x) && (pos->y == y)))
 800a35e:	7823      	ldrb	r3, [r4, #0]
 800a360:	455b      	cmp	r3, fp
 800a362:	d1e0      	bne.n	800a326 <printAllWeight+0xa6>
 800a364:	7863      	ldrb	r3, [r4, #1]
 800a366:	42bb      	cmp	r3, r7
 800a368:	d1dd      	bne.n	800a326 <printAllWeight+0xa6>
                printf(" \x1B[31;1m%3x\x1B[37;m ",maze->ColumnNode[x][y-1].weight);
 800a36a:	f8ba 12d2 	ldrh.w	r1, [sl, #722]	; 0x2d2
 800a36e:	481b      	ldr	r0, [pc, #108]	; (800a3dc <printAllWeight+0x15c>)
 800a370:	f008 fae6 	bl	8012940 <iprintf>
            if(x < NUMBER_OF_SQUARES_X)
 800a374:	f1bb 0f09 	cmp.w	fp, #9
                printf("     ");
 800a378:	4640      	mov	r0, r8
            if(x < NUMBER_OF_SQUARES_X)
 800a37a:	d1dc      	bne.n	800a336 <printAllWeight+0xb6>
        }
        printf("\r\n");
 800a37c:	4818      	ldr	r0, [pc, #96]	; (800a3e0 <printAllWeight+0x160>)
 800a37e:	f008 fb67 	bl	8012a50 <puts>
 800a382:	9b00      	ldr	r3, [sp, #0]
 800a384:	9f02      	ldr	r7, [sp, #8]
 800a386:	f103 3aff 	add.w	sl, r3, #4294967295
 800a38a:	9b01      	ldr	r3, [sp, #4]
 800a38c:	3b08      	subs	r3, #8
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	fa5f f38a 	uxtb.w	r3, sl
 800a394:	9300      	str	r3, [sp, #0]
    for(int y=NUMBER_OF_SQUARES_Y; y > 0; y--)
 800a396:	2f00      	cmp	r7, #0
 800a398:	d186      	bne.n	800a2a8 <printAllWeight+0x28>
    }
    //y 0
    printf("  +  ");
 800a39a:	4812      	ldr	r0, [pc, #72]	; (800a3e4 <printAllWeight+0x164>)
    for(int x=0; x < NUMBER_OF_SQUARES_X; x++)
    {
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a39c:	4e0e      	ldr	r6, [pc, #56]	; (800a3d8 <printAllWeight+0x158>)
        if(x < NUMBER_OF_SQUARES_X-1)
                printf("  +  ");
 800a39e:	4607      	mov	r7, r0
    printf("  +  ");
 800a3a0:	f008 face 	bl	8012940 <iprintf>
 800a3a4:	9b03      	ldr	r3, [sp, #12]
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	8859      	ldrh	r1, [r3, #2]
 800a3aa:	461c      	mov	r4, r3
 800a3ac:	f008 fac8 	bl	8012940 <iprintf>
 800a3b0:	f504 7520 	add.w	r5, r4, #640	; 0x280
                printf("  +  ");
 800a3b4:	4638      	mov	r0, r7
 800a3b6:	f008 fac3 	bl	8012940 <iprintf>
 800a3ba:	3450      	adds	r4, #80	; 0x50
        printf(" %3x ",maze->RawNode[x][0].weight);
 800a3bc:	8861      	ldrh	r1, [r4, #2]
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f008 fabe 	bl	8012940 <iprintf>
        if(x < NUMBER_OF_SQUARES_X-1)
 800a3c4:	42ac      	cmp	r4, r5
 800a3c6:	d1f5      	bne.n	800a3b4 <printAllWeight+0x134>
    }
    printf("\r\n");
 800a3c8:	4805      	ldr	r0, [pc, #20]	; (800a3e0 <printAllWeight+0x160>)
    
    
}
 800a3ca:	b005      	add	sp, #20
 800a3cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a3d0:	f008 bb3e 	b.w	8012a50 <puts>
 800a3d4:	08016304 	.word	0x08016304
 800a3d8:	08016338 	.word	0x08016338
 800a3dc:	08016324 	.word	0x08016324
 800a3e0:	0801663c 	.word	0x0801663c
 800a3e4:	0801631c 	.word	0x0801631c
 800a3e8:	08016340 	.word	0x08016340

0800a3ec <initWeight>:
            maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].draw == true) ? MAX_WEIGHT : 0;     //
        }
    }
}
void initWeight(maze_node *maze)
{
 800a3ec:	b410      	push	{r4}
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	f500 7434 	add.w	r4, r0, #720	; 0x2d0
    // }
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800a3f4:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a3f8:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800a3fc:	8059      	strh	r1, [r3, #2]
 800a3fe:	3308      	adds	r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a400:	4293      	cmp	r3, r2
 800a402:	d1fb      	bne.n	800a3fc <initWeight+0x10>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a404:	42a3      	cmp	r3, r4
 800a406:	d1f7      	bne.n	800a3f8 <initWeight+0xc>
    }
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800a408:	f640 71ff 	movw	r1, #4095	; 0xfff
 800a40c:	f100 0248 	add.w	r2, r0, #72	; 0x48
 800a410:	f8a0 12d2 	strh.w	r1, [r0, #722]	; 0x2d2
 800a414:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a416:	4282      	cmp	r2, r0
 800a418:	d1fa      	bne.n	800a410 <initWeight+0x24>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d1f6      	bne.n	800a40c <initWeight+0x20>
        }
    }
}
 800a41e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <initMaze>:
void initMaze(maze_node *maze) //
{
 800a424:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a426:	2700      	movs	r7, #0
 800a428:	4604      	mov	r4, r0
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a42a:	4684      	mov	ip, r0
        {
            maze->RawNode[i][j].existence = UNKNOWN;
            maze->RawNode[i][j].draw = false;//
 800a42c:	4639      	mov	r1, r7
            maze->RawNode[i][j].existence = UNKNOWN;
 800a42e:	2602      	movs	r6, #2
 800a430:	b2fd      	uxtb	r5, r7
{
 800a432:	4663      	mov	r3, ip
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a434:	2201      	movs	r2, #1
            maze->RawNode[i][j].rc = 0;
            maze->RawNode[i][j].pos.x = i;
            maze->RawNode[i][j].pos.y = j;
 800a436:	73da      	strb	r2, [r3, #15]
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a438:	3201      	adds	r2, #1
 800a43a:	2a09      	cmp	r2, #9
            maze->RawNode[i][j].existence = UNKNOWN;
 800a43c:	721e      	strb	r6, [r3, #8]
            maze->RawNode[i][j].draw = false;//
 800a43e:	7319      	strb	r1, [r3, #12]
            maze->RawNode[i][j].rc = 0;
 800a440:	7359      	strb	r1, [r3, #13]
            maze->RawNode[i][j].pos.x = i;
 800a442:	739d      	strb	r5, [r3, #14]
 800a444:	f103 0308 	add.w	r3, r3, #8
        for(int j=1; j < NUMBER_OF_SQUARES_Y; j++)
 800a448:	d1f5      	bne.n	800a436 <initMaze+0x12>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a44a:	3701      	adds	r7, #1
 800a44c:	2f09      	cmp	r7, #9
 800a44e:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800a452:	d1ed      	bne.n	800a430 <initMaze+0xc>
        }
    }
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800a454:	f04f 0c01 	mov.w	ip, #1
    {
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            maze->ColumnNode[i][j].existence = UNKNOWN;
            maze->ColumnNode[i][j].draw = false;
            maze->ColumnNode[i][j].rc = 1;
 800a458:	4667      	mov	r7, ip
 800a45a:	f100 0e48 	add.w	lr, r0, #72	; 0x48
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a45e:	2602      	movs	r6, #2
            maze->ColumnNode[i][j].draw = false;
 800a460:	2500      	movs	r5, #0
 800a462:	fa5f f18c 	uxtb.w	r1, ip
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a466:	4673      	mov	r3, lr
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a468:	2200      	movs	r2, #0
            maze->ColumnNode[i][j].pos.x = i;
            maze->ColumnNode[i][j].pos.y = j;
 800a46a:	f883 22d7 	strb.w	r2, [r3, #727]	; 0x2d7
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a46e:	3201      	adds	r2, #1
 800a470:	2a09      	cmp	r2, #9
            maze->ColumnNode[i][j].existence = UNKNOWN;
 800a472:	f883 62d0 	strb.w	r6, [r3, #720]	; 0x2d0
            maze->ColumnNode[i][j].draw = false;
 800a476:	f883 52d4 	strb.w	r5, [r3, #724]	; 0x2d4
            maze->ColumnNode[i][j].rc = 1;
 800a47a:	f883 72d5 	strb.w	r7, [r3, #725]	; 0x2d5
            maze->ColumnNode[i][j].pos.x = i;
 800a47e:	f883 12d6 	strb.w	r1, [r3, #726]	; 0x2d6
 800a482:	f103 0308 	add.w	r3, r3, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a486:	d1f0      	bne.n	800a46a <initMaze+0x46>
    for(int i=1; i < NUMBER_OF_SQUARES_X; i++)
 800a488:	f10c 0c01 	add.w	ip, ip, #1
 800a48c:	f1bc 0f09 	cmp.w	ip, #9
 800a490:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 800a494:	d1e5      	bne.n	800a462 <initMaze+0x3e>
        }
    }
    
    // 
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a496:	2200      	movs	r2, #0
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1

        maze->RawNode[i][0].draw = true;                        
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;

        maze->RawNode[i][0].rc = 0;
 800a498:	4616      	mov	r6, r2
 800a49a:	4603      	mov	r3, r0
        maze->RawNode[i][0].existence = WALL;                       //1
 800a49c:	2101      	movs	r1, #1
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;

        maze->RawNode[i][0].pos.x = i;
 800a49e:	b2d5      	uxtb	r5, r2
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a4a0:	3201      	adds	r2, #1
 800a4a2:	2a09      	cmp	r2, #9
        maze->RawNode[i][0].existence = WALL;                       //1
 800a4a4:	7019      	strb	r1, [r3, #0]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].existence = WALL;     //1
 800a4a6:	f883 1048 	strb.w	r1, [r3, #72]	; 0x48
        maze->RawNode[i][0].draw = true;                        
 800a4aa:	7119      	strb	r1, [r3, #4]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].draw = true;
 800a4ac:	f883 104c 	strb.w	r1, [r3, #76]	; 0x4c
        maze->RawNode[i][0].rc = 0;
 800a4b0:	715e      	strb	r6, [r3, #5]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].rc = 0;
 800a4b2:	f883 604d 	strb.w	r6, [r3, #77]	; 0x4d
        maze->RawNode[i][0].pos.y = NUMBER_OF_SQUARES_Y;
 800a4b6:	f883 c007 	strb.w	ip, [r3, #7]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.y = NUMBER_OF_SQUARES_Y;
 800a4ba:	f883 c04f 	strb.w	ip, [r3, #79]	; 0x4f
        maze->RawNode[i][0].pos.x = i;
 800a4be:	719d      	strb	r5, [r3, #6]
        maze->RawNode[i][NUMBER_OF_SQUARES_Y].pos.x = i;
 800a4c0:	f883 504e 	strb.w	r5, [r3, #78]	; 0x4e
 800a4c4:	f103 0350 	add.w	r3, r3, #80	; 0x50
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a4c8:	d1e9      	bne.n	800a49e <initMaze+0x7a>
    }
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a4ca:	2100      	movs	r1, #0
    {
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800a4cc:	2301      	movs	r3, #1

        maze->ColumnNode[0][j].rc = 1;
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;

        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
        maze->ColumnNode[0][j].pos.y = j;
 800a4ce:	b2cd      	uxtb	r5, r1
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a4d0:	3101      	adds	r1, #1
 800a4d2:	2909      	cmp	r1, #9
        maze->ColumnNode[0][j].existence = WALL;                    //1
 800a4d4:	f884 32d0 	strb.w	r3, [r4, #720]	; 0x2d0
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].existence = WALL;  //1
 800a4d8:	f884 3558 	strb.w	r3, [r4, #1368]	; 0x558
        maze->ColumnNode[0][j].draw = true;                    
 800a4dc:	f884 32d4 	strb.w	r3, [r4, #724]	; 0x2d4
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].draw = true;
 800a4e0:	f884 355c 	strb.w	r3, [r4, #1372]	; 0x55c
        maze->ColumnNode[0][j].rc = 1;
 800a4e4:	f884 32d5 	strb.w	r3, [r4, #725]	; 0x2d5
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].rc = 1;
 800a4e8:	f884 355d 	strb.w	r3, [r4, #1373]	; 0x55d
        maze->ColumnNode[0][j].pos.x = NUMBER_OF_SQUARES_X;
 800a4ec:	f884 22d6 	strb.w	r2, [r4, #726]	; 0x2d6
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.x = NUMBER_OF_SQUARES_X;
 800a4f0:	f884 255e 	strb.w	r2, [r4, #1374]	; 0x55e
        maze->ColumnNode[0][j].pos.y = j;
 800a4f4:	f884 52d7 	strb.w	r5, [r4, #727]	; 0x2d7
        maze->ColumnNode[NUMBER_OF_SQUARES_X][j].pos.y = j;
 800a4f8:	f884 555f 	strb.w	r5, [r4, #1375]	; 0x55f
 800a4fc:	f104 0408 	add.w	r4, r4, #8
    for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a500:	d1e5      	bne.n	800a4ce <initMaze+0xaa>
    }
    maze->ColumnNode[1][0].existence = WALL;    //1
    maze->RawNode[0][1].existence = NOWALL;     //0
 800a502:	2200      	movs	r2, #0
    maze->ColumnNode[1][0].existence = WALL;    //1
 800a504:	f880 3318 	strb.w	r3, [r0, #792]	; 0x318

    maze->ColumnNode[1][0].draw = true;    //1
 800a508:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
    maze->RawNode[0][1].existence = NOWALL;     //0
 800a50c:	7202      	strb	r2, [r0, #8]
    maze->RawNode[0][1].draw = false;     //0
 800a50e:	7302      	strb	r2, [r0, #12]
}
 800a510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a512:	bf00      	nop

0800a514 <printAllNodeExistence>:
        printf("\r\n");
    }
    printf("\r\n");
}
void printAllNodeExistence(maze_node *mn)
{
 800a514:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a518:	4680      	mov	r8, r0
 800a51a:	4605      	mov	r5, r0
    printf("\r\n");
 800a51c:	481a      	ldr	r0, [pc, #104]	; (800a588 <printAllNodeExistence+0x74>)
    //
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
    {
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
        {
            printf("%u,",mn->RawNode[i][j].existence);
 800a51e:	4f1b      	ldr	r7, [pc, #108]	; (800a58c <printAllNodeExistence+0x78>)
        }
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
        {
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800a520:	4e1b      	ldr	r6, [pc, #108]	; (800a590 <printAllNodeExistence+0x7c>)
            if(j < NUMBER_OF_SQUARES_Y-1)
                printf(",");
        }
        printf("\r\n");
 800a522:	f8df a070 	ldr.w	sl, [pc, #112]	; 800a594 <printAllNodeExistence+0x80>
 800a526:	f108 0848 	add.w	r8, r8, #72	; 0x48
 800a52a:	f505 7934 	add.w	r9, r5, #720	; 0x2d0
    printf("\r\n");
 800a52e:	f008 fa8f 	bl	8012a50 <puts>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a532:	2401      	movs	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800a534:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 800a538:	4638      	mov	r0, r7
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a53a:	3401      	adds	r4, #1
            printf("%u,",mn->RawNode[i][j].existence);
 800a53c:	f008 fa00 	bl	8012940 <iprintf>
        for(int j=1; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a540:	2c0a      	cmp	r4, #10
 800a542:	d1f7      	bne.n	800a534 <printAllNodeExistence+0x20>
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800a544:	f898 12d0 	ldrb.w	r1, [r8, #720]	; 0x2d0
 800a548:	4630      	mov	r0, r6
 800a54a:	f008 f9f9 	bl	8012940 <iprintf>
 800a54e:	f108 0b40 	add.w	fp, r8, #64	; 0x40
 800a552:	4644      	mov	r4, r8
                printf(",");
 800a554:	202c      	movs	r0, #44	; 0x2c
 800a556:	f008 fa0b 	bl	8012970 <putchar>
 800a55a:	3408      	adds	r4, #8
            printf("%u",mn->ColumnNode[i+1][j].existence);
 800a55c:	f894 12d0 	ldrb.w	r1, [r4, #720]	; 0x2d0
 800a560:	4630      	mov	r0, r6
 800a562:	f008 f9ed 	bl	8012940 <iprintf>
            if(j < NUMBER_OF_SQUARES_Y-1)
 800a566:	455c      	cmp	r4, fp
 800a568:	d1f4      	bne.n	800a554 <printAllNodeExistence+0x40>
 800a56a:	f108 0848 	add.w	r8, r8, #72	; 0x48
        printf("\r\n");
 800a56e:	4650      	mov	r0, sl
 800a570:	f008 fa6e 	bl	8012a50 <puts>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a574:	45c8      	cmp	r8, r9
 800a576:	f105 0550 	add.w	r5, r5, #80	; 0x50
 800a57a:	d1da      	bne.n	800a532 <printAllNodeExistence+0x1e>
    }
    printf("\r\n");
 800a57c:	4805      	ldr	r0, [pc, #20]	; (800a594 <printAllNodeExistence+0x80>)
}
 800a57e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a582:	f008 ba65 	b.w	8012a50 <puts>
 800a586:	bf00      	nop
 800a588:	080162e4 	.word	0x080162e4
 800a58c:	080162dc 	.word	0x080162dc
 800a590:	080162e0 	.word	0x080162e0
 800a594:	0801663c 	.word	0x0801663c

0800a598 <printMatrix16ValueFromNode>:
    return val;
}

//TeraTerm
void printMatrix16ValueFromNode(maze_node *maze)
{
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4604      	mov	r4, r0
 800a59e:	b083      	sub	sp, #12
    printf("TeraTerm\r\n");
 800a5a0:	4822      	ldr	r0, [pc, #136]	; (800a62c <printMatrix16ValueFromNode+0x94>)
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
    {
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
        {
            printf("%u",convertNodeTo16Value(maze, i,j));
 800a5a2:	4e23      	ldr	r6, [pc, #140]	; (800a630 <printMatrix16ValueFromNode+0x98>)
    printf("TeraTerm\r\n");
 800a5a4:	f008 fa54 	bl	8012a50 <puts>
 800a5a8:	f04f 0809 	mov.w	r8, #9
 800a5ac:	f104 0348 	add.w	r3, r4, #72	; 0x48
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800a5b0:	f04f 0908 	mov.w	r9, #8
 800a5b4:	f1a3 0208 	sub.w	r2, r3, #8
 800a5b8:	eba9 0408 	sub.w	r4, r9, r8
 800a5bc:	9201      	str	r2, [sp, #4]
 800a5be:	4692      	mov	sl, r2
 800a5c0:	00e4      	lsls	r4, r4, #3
 800a5c2:	f503 7520 	add.w	r5, r3, #640	; 0x280
 800a5c6:	f503 7734 	add.w	r7, r3, #720	; 0x2d0
{
 800a5ca:	469b      	mov	fp, r3
 800a5cc:	e003      	b.n	800a5d6 <printMatrix16ValueFromNode+0x3e>
            if(i < NUMBER_OF_SQUARES_X-1)
                printf(",");
 800a5ce:	f008 f9cf 	bl	8012970 <putchar>
        for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a5d2:	455f      	cmp	r7, fp
 800a5d4:	d01b      	beq.n	800a60e <printMatrix16ValueFromNode+0x76>
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800a5d6:	f89a 12d4 	ldrb.w	r1, [sl, #724]	; 0x2d4
    val += 2 * maze->ColumnNode[x+1][y].draw;   //
 800a5da:	f89a e31c 	ldrb.w	lr, [sl, #796]	; 0x31c
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800a5de:	f89b 0004 	ldrb.w	r0, [fp, #4]
    val += 4 * maze->RawNode[x][y].draw;        //
 800a5e2:	eb0b 0c04 	add.w	ip, fp, r4
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800a5e6:	00c9      	lsls	r1, r1, #3
 800a5e8:	eb01 014e 	add.w	r1, r1, lr, lsl #1
    val += 4 * maze->RawNode[x][y].draw;        //
 800a5ec:	f89c c004 	ldrb.w	ip, [ip, #4]
    val += 8 * maze->ColumnNode[x][y].draw;     //    
 800a5f0:	4401      	add	r1, r0
 800a5f2:	eb01 018c 	add.w	r1, r1, ip, lsl #2
            printf("%u",convertNodeTo16Value(maze, i,j));
 800a5f6:	b2c9      	uxtb	r1, r1
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f008 f9a1 	bl	8012940 <iprintf>
            if(i < NUMBER_OF_SQUARES_X-1)
 800a5fe:	455d      	cmp	r5, fp
                printf(",");
 800a600:	f04f 002c 	mov.w	r0, #44	; 0x2c
 800a604:	f10b 0b50 	add.w	fp, fp, #80	; 0x50
 800a608:	f10a 0a48 	add.w	sl, sl, #72	; 0x48
            if(i < NUMBER_OF_SQUARES_X-1)
 800a60c:	d1df      	bne.n	800a5ce <printMatrix16ValueFromNode+0x36>
        }
        printf("\r\n");
 800a60e:	4809      	ldr	r0, [pc, #36]	; (800a634 <printMatrix16ValueFromNode+0x9c>)
 800a610:	f008 fa1e 	bl	8012a50 <puts>
    for(int j=NUMBER_OF_SQUARES_Y-1; j >= 0; j--)
 800a614:	f1b8 0801 	subs.w	r8, r8, #1
 800a618:	f109 39ff 	add.w	r9, r9, #4294967295
 800a61c:	9b01      	ldr	r3, [sp, #4]
 800a61e:	d1c9      	bne.n	800a5b4 <printMatrix16ValueFromNode+0x1c>
    }
    printf("\r\n");
 800a620:	4804      	ldr	r0, [pc, #16]	; (800a634 <printMatrix16ValueFromNode+0x9c>)

}
 800a622:	b003      	add	sp, #12
 800a624:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printf("\r\n");
 800a628:	f008 ba12 	b.w	8012a50 <puts>
 800a62c:	08016348 	.word	0x08016348
 800a630:	080162e0 	.word	0x080162e0
 800a634:	0801663c 	.word	0x0801663c

0800a638 <getNowWallVirtual>:
    }
    return true;
}
//
void getNowWallVirtual(uint8_t next_x, uint8_t next_y)
{
 800a638:	b4f0      	push	{r4, r5, r6, r7}
	my_mouse.now.wall.north = my_map.RawNode[next_x][next_y+1].existence;//
 800a63a:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 800a63e:	0064      	lsls	r4, r4, #1
 800a640:	1c4b      	adds	r3, r1, #1
	my_mouse.now.wall.east = my_map.ColumnNode[next_x+1][next_y].existence;//
 800a642:	1c42      	adds	r2, r0, #1
	my_mouse.now.wall.north = my_map.RawNode[next_x][next_y+1].existence;//
 800a644:	4e0f      	ldr	r6, [pc, #60]	; (800a684 <getNowWallVirtual+0x4c>)
 800a646:	4d10      	ldr	r5, [pc, #64]	; (800a688 <getNowWallVirtual+0x50>)
 800a648:	4423      	add	r3, r4
	my_mouse.now.wall.east = my_map.ColumnNode[next_x+1][next_y].existence;//
 800a64a:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800a64e:	440a      	add	r2, r1
	my_mouse.now.wall.north = my_map.RawNode[next_x][next_y+1].existence;//
 800a650:	f816 7033 	ldrb.w	r7, [r6, r3, lsl #3]
 800a654:	7b2b      	ldrb	r3, [r5, #12]
	my_mouse.now.wall.east = my_map.ColumnNode[next_x+1][next_y].existence;//
 800a656:	325a      	adds	r2, #90	; 0x5a
	my_mouse.now.wall.south = my_map.RawNode[next_x][next_y].existence;//
 800a658:	440c      	add	r4, r1
	my_mouse.now.wall.west = my_map.ColumnNode[next_x][next_y].existence;//
 800a65a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
	my_mouse.now.wall.north = my_map.RawNode[next_x][next_y+1].existence;//
 800a65e:	f367 0301 	bfi	r3, r7, #0, #2
	my_mouse.now.wall.west = my_map.ColumnNode[next_x][next_y].existence;//
 800a662:	4401      	add	r1, r0
	my_mouse.now.wall.east = my_map.ColumnNode[next_x+1][next_y].existence;//
 800a664:	f816 7032 	ldrb.w	r7, [r6, r2, lsl #3]
	my_mouse.now.wall.south = my_map.RawNode[next_x][next_y].existence;//
 800a668:	f816 2034 	ldrb.w	r2, [r6, r4, lsl #3]
	my_mouse.now.wall.west = my_map.ColumnNode[next_x][next_y].existence;//
 800a66c:	315a      	adds	r1, #90	; 0x5a
	my_mouse.now.wall.east = my_map.ColumnNode[next_x+1][next_y].existence;//
 800a66e:	f367 0383 	bfi	r3, r7, #2, #2
	my_mouse.now.wall.south = my_map.RawNode[next_x][next_y].existence;//
 800a672:	f362 1305 	bfi	r3, r2, #4, #2
	my_mouse.now.wall.west = my_map.ColumnNode[next_x][next_y].existence;//
 800a676:	f816 2031 	ldrb.w	r2, [r6, r1, lsl #3]
 800a67a:	f362 1387 	bfi	r3, r2, #6, #2
 800a67e:	732b      	strb	r3, [r5, #12]
}
 800a680:	bcf0      	pop	{r4, r5, r6, r7}
 800a682:	4770      	bx	lr
 800a684:	20009bd0 	.word	0x20009bd0
 800a688:	20009a24 	.word	0x20009a24

0800a68c <updateNodeThree>:

//
// 
void updateNodeThree(maze_node *maze, state *st, uint8_t x, uint8_t y)
{
 800a68c:	b5f0      	push	{r4, r5, r6, r7, lr}
    //
        //MAX   
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800a68e:	0094      	lsls	r4, r2, #2
 800a690:	1c5f      	adds	r7, r3, #1
 800a692:	18a5      	adds	r5, r4, r2
 800a694:	eb07 0545 	add.w	r5, r7, r5, lsl #1
 800a698:	18a6      	adds	r6, r4, r2
 800a69a:	f810 c035 	ldrb.w	ip, [r0, r5, lsl #3]
 800a69e:	f1bc 0f02 	cmp.w	ip, #2
 800a6a2:	bf08      	it	eq
 800a6a4:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800a6a8:	f102 0501 	add.w	r5, r2, #1
    maze->RawNode[x][y+1].existence = (maze->RawNode[x][y+1].existence == UNKNOWN) ? st->wall.north : maze->RawNode[x][y+1].existence;             //
 800a6ac:	eb07 0646 	add.w	r6, r7, r6, lsl #1
 800a6b0:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 800a6b4:	bf08      	it	eq
 800a6b6:	f00c 0c03 	andeq.w	ip, ip, #3
 800a6ba:	441d      	add	r5, r3
 800a6bc:	f800 c036 	strb.w	ip, [r0, r6, lsl #3]
 800a6c0:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800a6c4:	eb04 0c02 	add.w	ip, r4, r2
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800a6c8:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800a6cc:	2e02      	cmp	r6, #2
 800a6ce:	bf08      	it	eq
 800a6d0:	790e      	ldrbeq	r6, [r1, #4]
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800a6d2:	eb03 0c4c 	add.w	ip, r3, ip, lsl #1
    maze->ColumnNode[x+1][y].existence = (maze->ColumnNode[x+1][y].existence == UNKNOWN) ? st->wall.east : maze->ColumnNode[x+1][y].existence;    //
 800a6d6:	bf08      	it	eq
 800a6d8:	f3c6 0681 	ubfxeq	r6, r6, #2, #2
 800a6dc:	f885 62d0 	strb.w	r6, [r5, #720]	; 0x2d0
    maze->RawNode[x][y].existence = (maze->RawNode[x][y].existence == UNKNOWN) ? st->wall.south : maze->RawNode[x][y].existence;                   //
 800a6e0:	f810 c03c 	ldrb.w	ip, [r0, ip, lsl #3]
 800a6e4:	f1bc 0f02 	cmp.w	ip, #2
 800a6e8:	bf08      	it	eq
 800a6ea:	f891 c004 	ldrbeq.w	ip, [r1, #4]
 800a6ee:	eb04 0e02 	add.w	lr, r4, r2
 800a6f2:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
 800a6f6:	f04f 0609 	mov.w	r6, #9
 800a6fa:	bf08      	it	eq
 800a6fc:	f3cc 1c01 	ubfxeq	ip, ip, #4, #2
 800a700:	fb16 3602 	smlabb	r6, r6, r2, r3
 800a704:	f800 c03e 	strb.w	ip, [r0, lr, lsl #3]
 800a708:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
    // maze->RawNode[x][y+1].flag = true;      //
    // maze->ColumnNode[x+1][y].flag = true;   //
    // maze->RawNode[x][y].flag = true;        //
    // maze->ColumnNode[x][y].flag = true;     //

    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800a70c:	4414      	add	r4, r2
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800a70e:	f896 c2d0 	ldrb.w	ip, [r6, #720]	; 0x2d0
 800a712:	f1bc 0f02 	cmp.w	ip, #2
 800a716:	bf08      	it	eq
 800a718:	f891 c004 	ldrbeq.w	ip, [r1, #4]
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800a71c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a720:	eb04 0207 	add.w	r2, r4, r7
    maze->ColumnNode[x][y].existence = (maze->ColumnNode[x][y].existence == UNKNOWN) ? st->wall.west : maze->ColumnNode[x][y].existence;          //
 800a724:	bf08      	it	eq
 800a726:	ea4f 1c9c 	moveq.w	ip, ip, lsr #6
 800a72a:	f886 c2d0 	strb.w	ip, [r6, #720]	; 0x2d0
    maze->RawNode[x][y+1].draw = (maze->RawNode[x][y+1].existence == WALL) ? true : false;          //
 800a72e:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800a732:	f1a1 0101 	sub.w	r1, r1, #1
 800a736:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800a73a:	fab1 f181 	clz	r1, r1
 800a73e:	0949      	lsrs	r1, r1, #5
 800a740:	7111      	strb	r1, [r2, #4]
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800a742:	f895 22d0 	ldrb.w	r2, [r5, #720]	; 0x2d0
 800a746:	f1a2 0201 	sub.w	r2, r2, #1
 800a74a:	fab2 f282 	clz	r2, r2
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800a74e:	4423      	add	r3, r4
    maze->ColumnNode[x+1][y].draw = (maze->ColumnNode[x+1][y].existence == WALL) ? true : false;    //
 800a750:	0952      	lsrs	r2, r2, #5
 800a752:	f885 22d4 	strb.w	r2, [r5, #724]	; 0x2d4
    maze->RawNode[x][y].draw = (maze->RawNode[x][y].existence == WALL) ? true : false;              //
 800a756:	f810 2033 	ldrb.w	r2, [r0, r3, lsl #3]
 800a75a:	f1a2 0201 	sub.w	r2, r2, #1
 800a75e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a762:	fab2 f282 	clz	r2, r2
 800a766:	0952      	lsrs	r2, r2, #5
 800a768:	711a      	strb	r2, [r3, #4]
    maze->ColumnNode[x][y].draw = (maze->ColumnNode[x][y].existence == WALL) ? true : false;        //
 800a76a:	f896 32d0 	ldrb.w	r3, [r6, #720]	; 0x2d0
 800a76e:	f1a3 0301 	sub.w	r3, r3, #1
 800a772:	fab3 f383 	clz	r3, r3
 800a776:	095b      	lsrs	r3, r3, #5
 800a778:	f886 32d4 	strb.w	r3, [r6, #724]	; 0x2d4
    //
    // maze->RawNode[x][y+1].weight = (maze->RawNode[x][y+1].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y+1].weight;             //
    // maze->ColumnNode[x+1][y].weight = (maze->ColumnNode[x+1][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x+1][y].weight;    //
    // maze->RawNode[x][y].weight = (maze->RawNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->RawNode[x][y].weight;                   //
    // maze->ColumnNode[x][y].weight = (maze->ColumnNode[x][y].existence == WALL) ? MAX_WEIGHT : maze->ColumnNode[x][y].weight;          //
}
 800a77c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a77e:	bf00      	nop

0800a780 <initTargetAreaWeight>:
//             maze->ColumnNode[x+i][y+j].weight = 0;      //
//         }
//     }
// }
void initTargetAreaWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size_x, uint8_t target_size_y)
{
 800a780:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a784:	f89d 801c 	ldrb.w	r8, [sp, #28]
    //0MAX
    for(int i=0; i < target_size_x; i++)
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d044      	beq.n	800a816 <initTargetAreaWeight+0x96>
 800a78c:	1c4c      	adds	r4, r1, #1
 800a78e:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 800a792:	250a      	movs	r5, #10
 800a794:	18a7      	adds	r7, r4, r2
 800a796:	fb15 2201 	smlabb	r2, r5, r1, r2
 800a79a:	eb00 07c7 	add.w	r7, r0, r7, lsl #3
 800a79e:	eb00 0cc2 	add.w	ip, r0, r2, lsl #3
 800a7a2:	f04f 0908 	mov.w	r9, #8
 800a7a6:	f04f 0e00 	mov.w	lr, #0
            // maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0; //
            // maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;           //
            // maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].weight == MAX_WEIGHT) ? MAX_WEIGHT : 0;     //

        	//draw == true
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800a7aa:	f640 74ff 	movw	r4, #4095	; 0xfff
        for(int j=0; j < target_size_y; j++)
 800a7ae:	f1b8 0f00 	cmp.w	r8, #0
 800a7b2:	d028      	beq.n	800a806 <initTargetAreaWeight+0x86>
 800a7b4:	f1a7 0048 	sub.w	r0, r7, #72	; 0x48
 800a7b8:	fb19 7608 	smlabb	r6, r9, r8, r7
 800a7bc:	4639      	mov	r1, r7
 800a7be:	4662      	mov	r2, ip
            maze->RawNode[x+i][y+1+j].weight = (maze->RawNode[x+i][y+1+j].existence == WALL) ? MAX_WEIGHT : 0;       //
 800a7c0:	7a15      	ldrb	r5, [r2, #8]
 800a7c2:	2d01      	cmp	r5, #1
 800a7c4:	bf14      	ite	ne
 800a7c6:	2500      	movne	r5, #0
 800a7c8:	4625      	moveq	r5, r4
 800a7ca:	8155      	strh	r5, [r2, #10]
            maze->ColumnNode[x+1+i][y+j].weight = (maze->ColumnNode[x+1+i][y+j].existence == WALL) ? MAX_WEIGHT : 0; //
 800a7cc:	f891 52d0 	ldrb.w	r5, [r1, #720]	; 0x2d0
 800a7d0:	2d01      	cmp	r5, #1
 800a7d2:	bf14      	ite	ne
 800a7d4:	2500      	movne	r5, #0
 800a7d6:	4625      	moveq	r5, r4
 800a7d8:	f8a1 52d2 	strh.w	r5, [r1, #722]	; 0x2d2
            maze->RawNode[x+i][y+j].weight = (maze->RawNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;           //
 800a7dc:	7815      	ldrb	r5, [r2, #0]
 800a7de:	2d01      	cmp	r5, #1
 800a7e0:	bf14      	ite	ne
 800a7e2:	2500      	movne	r5, #0
 800a7e4:	4625      	moveq	r5, r4
 800a7e6:	8055      	strh	r5, [r2, #2]
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800a7e8:	f890 52d0 	ldrb.w	r5, [r0, #720]	; 0x2d0
 800a7ec:	3108      	adds	r1, #8
 800a7ee:	2d01      	cmp	r5, #1
 800a7f0:	bf14      	ite	ne
 800a7f2:	2500      	movne	r5, #0
 800a7f4:	4625      	moveq	r5, r4
        for(int j=0; j < target_size_y; j++)
 800a7f6:	42b1      	cmp	r1, r6
            maze->ColumnNode[x+i][y+j].weight = (maze->ColumnNode[x+i][y+j].existence == WALL) ? MAX_WEIGHT : 0;     //
 800a7f8:	f8a0 52d2 	strh.w	r5, [r0, #722]	; 0x2d2
 800a7fc:	f102 0208 	add.w	r2, r2, #8
 800a800:	f100 0008 	add.w	r0, r0, #8
        for(int j=0; j < target_size_y; j++)
 800a804:	d1dc      	bne.n	800a7c0 <initTargetAreaWeight+0x40>
    for(int i=0; i < target_size_x; i++)
 800a806:	f10e 0e01 	add.w	lr, lr, #1
 800a80a:	459e      	cmp	lr, r3
 800a80c:	f10c 0c50 	add.w	ip, ip, #80	; 0x50
 800a810:	f107 0748 	add.w	r7, r7, #72	; 0x48
 800a814:	d1cb      	bne.n	800a7ae <initTargetAreaWeight+0x2e>
        }
    }
}
 800a816:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a81a:	bf00      	nop

0800a81c <updateAllNodeWeight>:
    // setTargetWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t target_size);
//0
    // setGoalWeight(maze);
    
void updateAllNodeWeight(maze_node *maze, uint8_t x, uint8_t y, uint8_t area_size_x, uint8_t area_size_y, int mask)
{
 800a81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a820:	b085      	sub	sp, #20
 800a822:	4680      	mov	r8, r0
 800a824:	f89d e038 	ldrb.w	lr, [sp, #56]	; 0x38
 800a828:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800a82a:	f500 7c34 	add.w	ip, r0, #720	; 0x2d0
            maze->RawNode[i][j].weight = MAX_WEIGHT;  
 800a82e:	f640 77ff 	movw	r7, #4095	; 0xfff
 800a832:	f100 0550 	add.w	r5, r0, #80	; 0x50
 800a836:	8047      	strh	r7, [r0, #2]
 800a838:	3008      	adds	r0, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y+1; j++)
 800a83a:	42a8      	cmp	r0, r5
 800a83c:	d1fb      	bne.n	800a836 <updateAllNodeWeight+0x1a>
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a83e:	4560      	cmp	r0, ip
 800a840:	d1f7      	bne.n	800a832 <updateAllNodeWeight+0x16>
 800a842:	4646      	mov	r6, r8
            maze->ColumnNode[i][j].weight = MAX_WEIGHT;
 800a844:	f640 7cff 	movw	ip, #4095	; 0xfff
 800a848:	f106 0548 	add.w	r5, r6, #72	; 0x48
 800a84c:	f8a6 c2d2 	strh.w	ip, [r6, #722]	; 0x2d2
 800a850:	3608      	adds	r6, #8
        for(int j=0; j < NUMBER_OF_SQUARES_Y; j++)
 800a852:	42ae      	cmp	r6, r5
 800a854:	d1fa      	bne.n	800a84c <updateAllNodeWeight+0x30>
    for(int i=0; i < NUMBER_OF_SQUARES_X+1; i++)
 800a856:	4286      	cmp	r6, r0
 800a858:	d1f6      	bne.n	800a848 <updateAllNodeWeight+0x2c>
	//154/20ms = 7.7ms
    //

    initWeight(maze); //3/20ms
    
    initTargetAreaWeight(maze, x,y, area_size_x,area_size_y);
 800a85a:	f8cd e000 	str.w	lr, [sp]
 800a85e:	4640      	mov	r0, r8
 800a860:	f7ff ff8e 	bl	800a780 <initTargetAreaWeight>
 800a864:	4645      	mov	r5, r8
 800a866:	f108 0250 	add.w	r2, r8, #80	; 0x50
 800a86a:	9203      	str	r2, [sp, #12]
 800a86c:	f108 0e48 	add.w	lr, r8, #72	; 0x48
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
			{
                //1.6
                // j=N; j >= 0, x1N-1
                // j=N-11 x0N-1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800a870:	f640 72ff 	movw	r2, #4095	; 0xfff
 800a874:	46ac      	mov	ip, r5
					}
                    //
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
					{
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
						change_flag = true;		//
 800a876:	f04f 0800 	mov.w	r8, #0
		change_flag = false;				//
 800a87a:	4647      	mov	r7, r8
						change_flag = true;		//
 800a87c:	4661      	mov	r1, ip
 800a87e:	46e2      	mov	sl, ip
 800a880:	46c1      	mov	r9, r8
 800a882:	f101 0848 	add.w	r8, r1, #72	; 0x48
    for(int i=0; i < NUMBER_OF_SQUARES_X; i++)
 800a886:	4645      	mov	r5, r8
 800a888:	4653      	mov	r3, sl
 800a88a:	2001      	movs	r0, #1
				if(maze->RawNode[i][j].weight == MAX_WEIGHT)		//MAX
 800a88c:	895e      	ldrh	r6, [r3, #10]
 800a88e:	4296      	cmp	r6, r2
 800a890:	d055      	beq.n	800a93e <updateAllNodeWeight+0x122>
				if(j < NUMBER_OF_SQUARES_Y-1)   //. xyxy
 800a892:	2808      	cmp	r0, #8
 800a894:	d010      	beq.n	800a8b8 <updateAllNodeWeight+0x9c>
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT) )	//(maskstatic_parameters)
 800a896:	f893 b010 	ldrb.w	fp, [r3, #16]
 800a89a:	ea1b 0f04 	tst.w	fp, r4
 800a89e:	d109      	bne.n	800a8b4 <updateAllNodeWeight+0x98>
 800a8a0:	f8b3 b012 	ldrh.w	fp, [r3, #18]
 800a8a4:	4593      	cmp	fp, r2
 800a8a6:	d105      	bne.n	800a8b4 <updateAllNodeWeight+0x98>
						maze->RawNode[i][j+1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800a8a8:	f106 0907 	add.w	r9, r6, #7
 800a8ac:	f8a3 9012 	strh.w	r9, [r3, #18]
						change_flag = true;		//
 800a8b0:	f04f 0901 	mov.w	r9, #1
				if(j > 1)						//.
 800a8b4:	2801      	cmp	r0, #1
 800a8b6:	d00c      	beq.n	800a8d2 <updateAllNodeWeight+0xb6>
					if( ((maze->RawNode[i][j-1].existence & mask) == NOWALL) && (maze->RawNode[i][j-1].weight == MAX_WEIGHT) )	//
 800a8b8:	f893 b000 	ldrb.w	fp, [r3]
 800a8bc:	ea1b 0f04 	tst.w	fp, r4
 800a8c0:	d107      	bne.n	800a8d2 <updateAllNodeWeight+0xb6>
 800a8c2:	f8b3 b002 	ldrh.w	fp, [r3, #2]
 800a8c6:	4593      	cmp	fp, r2
 800a8c8:	d103      	bne.n	800a8d2 <updateAllNodeWeight+0xb6>
						maze->RawNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800a8ca:	3607      	adds	r6, #7
 800a8cc:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800a8ce:	f04f 0901 	mov.w	r9, #1
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800a8d2:	2f08      	cmp	r7, #8
 800a8d4:	d017      	beq.n	800a906 <updateAllNodeWeight+0xea>
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))		//
 800a8d6:	f895 62d8 	ldrb.w	r6, [r5, #728]	; 0x2d8
 800a8da:	4226      	tst	r6, r4
 800a8dc:	d109      	bne.n	800a8f2 <updateAllNodeWeight+0xd6>
 800a8de:	f8b5 62da 	ldrh.w	r6, [r5, #730]	; 0x2da
 800a8e2:	4296      	cmp	r6, r2
 800a8e4:	d105      	bne.n	800a8f2 <updateAllNodeWeight+0xd6>
						maze->ColumnNode[i+1][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800a8e6:	895e      	ldrh	r6, [r3, #10]
 800a8e8:	3605      	adds	r6, #5
 800a8ea:	f8a5 62da 	strh.w	r6, [r5, #730]	; 0x2da
						change_flag = true;		//
 800a8ee:	f04f 0901 	mov.w	r9, #1
                    if( ((maze->ColumnNode[i+1][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j-1].weight == MAX_WEIGHT)	)		//
 800a8f2:	f895 62d0 	ldrb.w	r6, [r5, #720]	; 0x2d0
 800a8f6:	4226      	tst	r6, r4
 800a8f8:	d104      	bne.n	800a904 <updateAllNodeWeight+0xe8>
 800a8fa:	f8b5 62d2 	ldrh.w	r6, [r5, #722]	; 0x2d2
 800a8fe:	4296      	cmp	r6, r2
 800a900:	f000 8092 	beq.w	800aa28 <updateAllNodeWeight+0x20c>
				if(i > 0)						//
 800a904:	b1df      	cbz	r7, 800a93e <updateAllNodeWeight+0x122>
					if( ((maze->ColumnNode[i][j].existence & mask) == NOWALL)  && (maze->ColumnNode[i][j].weight == MAX_WEIGHT) )		//
 800a906:	f891 62d8 	ldrb.w	r6, [r1, #728]	; 0x2d8
 800a90a:	4226      	tst	r6, r4
 800a90c:	d109      	bne.n	800a922 <updateAllNodeWeight+0x106>
 800a90e:	f8b1 62da 	ldrh.w	r6, [r1, #730]	; 0x2da
 800a912:	4296      	cmp	r6, r2
 800a914:	d105      	bne.n	800a922 <updateAllNodeWeight+0x106>
							maze->ColumnNode[i][j].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800a916:	895e      	ldrh	r6, [r3, #10]
 800a918:	3605      	adds	r6, #5
 800a91a:	f8a1 62da 	strh.w	r6, [r1, #730]	; 0x2da
							change_flag = true;		//
 800a91e:	f04f 0901 	mov.w	r9, #1
    				if( ((maze->ColumnNode[i][j-1].existence & mask) == NOWALL) && (maze->ColumnNode[i][j-1].weight == MAX_WEIGHT))		//
 800a922:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800a926:	4226      	tst	r6, r4
 800a928:	d109      	bne.n	800a93e <updateAllNodeWeight+0x122>
 800a92a:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800a92e:	4296      	cmp	r6, r2
 800a930:	d105      	bne.n	800a93e <updateAllNodeWeight+0x122>
						maze->ColumnNode[i][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800a932:	895e      	ldrh	r6, [r3, #10]
 800a934:	3605      	adds	r6, #5
 800a936:	f8a1 62d2 	strh.w	r6, [r1, #722]	; 0x2d2
						change_flag = true;		//
 800a93a:	f04f 0901 	mov.w	r9, #1
 800a93e:	3001      	adds	r0, #1
			for(j = 1; j < NUMBER_OF_SQUARES_Y; j++)		//(y)
 800a940:	2809      	cmp	r0, #9
 800a942:	f103 0308 	add.w	r3, r3, #8
 800a946:	f101 0108 	add.w	r1, r1, #8
 800a94a:	f105 0508 	add.w	r5, r5, #8
 800a94e:	d19d      	bne.n	800a88c <updateAllNodeWeight+0x70>
 800a950:	3701      	adds	r7, #1
		for( i = 0; i < NUMBER_OF_SQUARES_X; i++)			//(x)
 800a952:	2f09      	cmp	r7, #9
 800a954:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800a958:	4641      	mov	r1, r8
 800a95a:	d192      	bne.n	800a882 <updateAllNodeWeight+0x66>
 800a95c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 800a960:	464f      	mov	r7, r9
 800a962:	4671      	mov	r1, lr
 800a964:	f04f 0801 	mov.w	r8, #1
 800a968:	f101 0948 	add.w	r9, r1, #72	; 0x48
		change_flag = false;				//
 800a96c:	464d      	mov	r5, r9
 800a96e:	4653      	mov	r3, sl
 800a970:	2000      	movs	r0, #0
        //
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
		{
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
			{
                if(maze->ColumnNode[i][j].weight == MAX_WEIGHT)		//MAX
 800a972:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800a976:	4296      	cmp	r6, r2
 800a978:	d04f      	beq.n	800aa1a <updateAllNodeWeight+0x1fe>
					continue;
				}
                // printf("continue. Column[%d][%d]\r\n",i,j);
				
                //
				if(i < NUMBER_OF_SQUARES_X-1)					//
 800a97a:	f1b8 0f08 	cmp.w	r8, #8
 800a97e:	d00f      	beq.n	800a9a0 <updateAllNodeWeight+0x184>
				{
                    // printf("%d,mask: %d, result: %d\r\n",maze->ColumnNode[i+1][j].existence, mask,((maze->ColumnNode[i+1][j].existence) & mask));
					if( ((maze->ColumnNode[i+1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i+1][j].weight == MAX_WEIGHT))	//(maskstatic_parameters)
 800a980:	f895 b2d0 	ldrb.w	fp, [r5, #720]	; 0x2d0
 800a984:	ea1b 0f04 	tst.w	fp, r4
 800a988:	d107      	bne.n	800a99a <updateAllNodeWeight+0x17e>
 800a98a:	f8b5 b2d2 	ldrh.w	fp, [r5, #722]	; 0x2d2
 800a98e:	4593      	cmp	fp, r2
 800a990:	d103      	bne.n	800a99a <updateAllNodeWeight+0x17e>
					{
						maze->ColumnNode[i+1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800a992:	3607      	adds	r6, #7
 800a994:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800a998:	2701      	movs	r7, #1
					}
                }
                //
				if(i > 1)						//
 800a99a:	f1b8 0f01 	cmp.w	r8, #1
 800a99e:	d00d      	beq.n	800a9bc <updateAllNodeWeight+0x1a0>
				{
					if( ((maze->ColumnNode[i-1][j].existence & mask) == NOWALL) && (maze->ColumnNode[i-1][j].weight == MAX_WEIGHT))	//
 800a9a0:	f891 6288 	ldrb.w	r6, [r1, #648]	; 0x288
 800a9a4:	4226      	tst	r6, r4
 800a9a6:	d109      	bne.n	800a9bc <updateAllNodeWeight+0x1a0>
 800a9a8:	f8b1 628a 	ldrh.w	r6, [r1, #650]	; 0x28a
 800a9ac:	4296      	cmp	r6, r2
 800a9ae:	d105      	bne.n	800a9bc <updateAllNodeWeight+0x1a0>
					{
						maze->ColumnNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_STRAIGHT;	//
 800a9b0:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800a9b4:	3607      	adds	r6, #7
 800a9b6:	f8a1 628a 	strh.w	r6, [r1, #650]	; 0x28a
						change_flag = true;		//
 800a9ba:	2701      	movs	r7, #1
					}
				}
                //2
				if(j < NUMBER_OF_SQUARES_Y-1)					//
 800a9bc:	2808      	cmp	r0, #8
 800a9be:	d013      	beq.n	800a9e8 <updateAllNodeWeight+0x1cc>
				{
                    //
					if( ((maze->RawNode[i][j+1].existence & mask) == NOWALL) && (maze->RawNode[i][j+1].weight == MAX_WEIGHT))		//
 800a9c0:	7a1e      	ldrb	r6, [r3, #8]
 800a9c2:	4226      	tst	r6, r4
 800a9c4:	d107      	bne.n	800a9d6 <updateAllNodeWeight+0x1ba>
 800a9c6:	895e      	ldrh	r6, [r3, #10]
 800a9c8:	4296      	cmp	r6, r2
 800a9ca:	d104      	bne.n	800a9d6 <updateAllNodeWeight+0x1ba>
					{
						maze->RawNode[i][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800a9cc:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800a9d0:	3605      	adds	r6, #5
 800a9d2:	815e      	strh	r6, [r3, #10]
						change_flag = true;		//
 800a9d4:	2701      	movs	r7, #1
					}
                	
                    //
                    if( ((maze->RawNode[i-1][j+1].existence & mask) == NOWALL) && (maze->RawNode[i-1][j+1].weight == MAX_WEIGHT))		//
 800a9d6:	f813 6c48 	ldrb.w	r6, [r3, #-72]
 800a9da:	4226      	tst	r6, r4
 800a9dc:	d103      	bne.n	800a9e6 <updateAllNodeWeight+0x1ca>
 800a9de:	f833 6c46 	ldrh.w	r6, [r3, #-70]
 800a9e2:	4296      	cmp	r6, r2
 800a9e4:	d027      	beq.n	800aa36 <updateAllNodeWeight+0x21a>
						change_flag = true;		//
					}
				}

                //2
				if(j > 0)						//
 800a9e6:	b1d0      	cbz	r0, 800aa1e <updateAllNodeWeight+0x202>
				{
                    //
					if( ((maze->RawNode[i][j].existence & mask) == NOWALL) && (maze->RawNode[i][j].weight == MAX_WEIGHT)	)		//
 800a9e8:	781e      	ldrb	r6, [r3, #0]
 800a9ea:	4226      	tst	r6, r4
 800a9ec:	d107      	bne.n	800a9fe <updateAllNodeWeight+0x1e2>
 800a9ee:	885e      	ldrh	r6, [r3, #2]
 800a9f0:	4296      	cmp	r6, r2
 800a9f2:	d104      	bne.n	800a9fe <updateAllNodeWeight+0x1e2>
					{
						maze->RawNode[i][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800a9f4:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800a9f8:	3605      	adds	r6, #5
 800a9fa:	805e      	strh	r6, [r3, #2]
						change_flag = true;		//
 800a9fc:	2701      	movs	r7, #1
					}
                    //
    				if( ((maze->RawNode[i-1][j].existence & mask) == NOWALL) && (maze->RawNode[i-1][j].weight == MAX_WEIGHT))		//
 800a9fe:	f813 6c50 	ldrb.w	r6, [r3, #-80]
 800aa02:	4226      	tst	r6, r4
 800aa04:	d109      	bne.n	800aa1a <updateAllNodeWeight+0x1fe>
 800aa06:	f833 6c4e 	ldrh.w	r6, [r3, #-78]
 800aa0a:	4296      	cmp	r6, r2
 800aa0c:	d105      	bne.n	800aa1a <updateAllNodeWeight+0x1fe>
					{
							maze->RawNode[i-1][j].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800aa0e:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800aa12:	3605      	adds	r6, #5
 800aa14:	f823 6c4e 	strh.w	r6, [r3, #-78]
							change_flag = true;		//
 800aa18:	2701      	movs	r7, #1
			for( j = 0; j < NUMBER_OF_SQUARES_Y; j++)
 800aa1a:	2808      	cmp	r0, #8
 800aa1c:	d012      	beq.n	800aa44 <updateAllNodeWeight+0x228>
 800aa1e:	3001      	adds	r0, #1
 800aa20:	3108      	adds	r1, #8
 800aa22:	3308      	adds	r3, #8
 800aa24:	3508      	adds	r5, #8
 800aa26:	e7a4      	b.n	800a972 <updateAllNodeWeight+0x156>
						maze->ColumnNode[i+1][j-1].weight = maze->RawNode[i][j].weight + WEIGHT_NANAME;	//
 800aa28:	895e      	ldrh	r6, [r3, #10]
 800aa2a:	3605      	adds	r6, #5
 800aa2c:	f8a5 62d2 	strh.w	r6, [r5, #722]	; 0x2d2
						change_flag = true;		//
 800aa30:	f04f 0901 	mov.w	r9, #1
 800aa34:	e766      	b.n	800a904 <updateAllNodeWeight+0xe8>
						maze->RawNode[i-1][j+1].weight = maze->ColumnNode[i][j].weight + WEIGHT_NANAME;	//
 800aa36:	f8b1 62d2 	ldrh.w	r6, [r1, #722]	; 0x2d2
 800aa3a:	3605      	adds	r6, #5
 800aa3c:	f823 6c46 	strh.w	r6, [r3, #-70]
						change_flag = true;		//
 800aa40:	2701      	movs	r7, #1
 800aa42:	e7d0      	b.n	800a9e6 <updateAllNodeWeight+0x1ca>
 800aa44:	f108 0801 	add.w	r8, r8, #1
        for(i = 1; i < NUMBER_OF_SQUARES_X; i++)
 800aa48:	f1b8 0f09 	cmp.w	r8, #9
 800aa4c:	f10a 0a50 	add.w	sl, sl, #80	; 0x50
 800aa50:	4649      	mov	r1, r9
 800aa52:	d189      	bne.n	800a968 <updateAllNodeWeight+0x14c>
				}
            }
        }
        //printf("\r\n");//
        //cnt++;
	}while(change_flag == true);	//
 800aa54:	2f00      	cmp	r7, #0
 800aa56:	f47f af0e 	bne.w	800a876 <updateAllNodeWeight+0x5a>
//    t = 0;
//	HAL_TIM_Base_Stop_IT(&htim8);
//	printf("%d/20ms, %d, %d\r\n\r\n",timer8, skip_raw, skip_column);
}
 800aa5a:	b005      	add	sp, #20
 800aa5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800aa60 <getNextNode>:
}

//
// :
node *getNextNode(maze_node *maze, cardinal car, node *now_node, int mask)
{
 800aa60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint16_t compare_weight=0;
    compare_weight = now_node->weight;

    _Bool flag=false;
    //printf("01:%d\r\n",now_node->rc);
    if(now_node->rc == 0)
 800aa64:	f892 c005 	ldrb.w	ip, [r2, #5]
    compare_weight = now_node->weight;
 800aa68:	8857      	ldrh	r7, [r2, #2]
 800aa6a:	7991      	ldrb	r1, [r2, #6]
 800aa6c:	79d4      	ldrb	r4, [r2, #7]
{
 800aa6e:	b083      	sub	sp, #12
    if(now_node->rc == 0)
 800aa70:	f1bc 0f00 	cmp.w	ip, #0
 800aa74:	d17f      	bne.n	800ab76 <getNextNode+0x116>
        //
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
        {

            //printf("%u\r\n",now_node->pos.y);
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800aa76:	008e      	lsls	r6, r1, #2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800aa78:	2c07      	cmp	r4, #7
 800aa7a:	f104 3eff 	add.w	lr, r4, #4294967295
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800aa7e:	9601      	str	r6, [sp, #4]
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800aa80:	f200 80bd 	bhi.w	800abfe <getNextNode+0x19e>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800aa84:	eb06 0801 	add.w	r8, r6, r1
 800aa88:	f104 0901 	add.w	r9, r4, #1
 800aa8c:	eb09 0848 	add.w	r8, r9, r8, lsl #1
 800aa90:	f810 a038 	ldrb.w	sl, [r0, r8, lsl #3]
 800aa94:	ea1a 0f03 	tst.w	sl, r3
 800aa98:	d115      	bne.n	800aac6 <getNextNode+0x66>
            {
            	static int cnt = 1;
//            				ChangeLED(cnt%7);
            				cnt ++;
 800aa9a:	f8df a2ac 	ldr.w	sl, [pc, #684]	; 800ad48 <getNextNode+0x2e8>


                // printf("%d\r\n", maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence);//..
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800aa9e:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
            				cnt ++;
 800aaa2:	f8da 6000 	ldr.w	r6, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800aaa6:	f8b8 8002 	ldrh.w	r8, [r8, #2]
            				cnt ++;
 800aaaa:	f106 0b01 	add.w	fp, r6, #1
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800aaae:	45b8      	cmp	r8, r7
            				cnt ++;
 800aab0:	f8ca b000 	str.w	fp, [sl]
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800aab4:	d207      	bcs.n	800aac6 <getNextNode+0x66>

#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight;
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800aab6:	250a      	movs	r5, #10
 800aab8:	fb15 9501 	smlabb	r5, r5, r1, r9
 800aabc:	4647      	mov	r7, r8
 800aabe:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800aac2:	f04f 0c01 	mov.w	ip, #1
                }
            }
        }
        //
        if(now_node->pos.y > 1)						//
 800aac6:	2c01      	cmp	r4, #1
 800aac8:	f200 8099 	bhi.w	800abfe <getNextNode+0x19e>
                    flag = true;
                }
            }
        }
        //2
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800aacc:	2907      	cmp	r1, #7
 800aace:	d82f      	bhi.n	800ab30 <getNextNode+0xd0>
        {
            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)		//
 800aad0:	1c4e      	adds	r6, r1, #1
 800aad2:	eb06 06c6 	add.w	r6, r6, r6, lsl #3
 800aad6:	eb06 0804 	add.w	r8, r6, r4
 800aada:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
 800aade:	f898 92d0 	ldrb.w	r9, [r8, #720]	; 0x2d0
 800aae2:	ea19 0f03 	tst.w	r9, r3
 800aae6:	d10b      	bne.n	800ab00 <getNextNode+0xa0>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800aae8:	f8b8 82d2 	ldrh.w	r8, [r8, #722]	; 0x2d2
 800aaec:	45b8      	cmp	r8, r7
 800aaee:	d207      	bcs.n	800ab00 <getNextNode+0xa0>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800aaf0:	f104 055a 	add.w	r5, r4, #90	; 0x5a
 800aaf4:	4435      	add	r5, r6
 800aaf6:	4647      	mov	r7, r8
 800aaf8:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800aafc:	f04f 0c01 	mov.w	ip, #1
 800ab00:	eb0e 0806 	add.w	r8, lr, r6
 800ab04:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
                }
            }

            //
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800ab08:	f898 92d0 	ldrb.w	r9, [r8, #720]	; 0x2d0
 800ab0c:	ea19 0f03 	tst.w	r9, r3
 800ab10:	f040 80e8 	bne.w	800ace4 <getNextNode+0x284>
            {  
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800ab14:	f8b8 82d2 	ldrh.w	r8, [r8, #722]	; 0x2d2
 800ab18:	45b8      	cmp	r8, r7
 800ab1a:	f080 80e3 	bcs.w	800ace4 <getNextNode+0x284>
                {
#if DEBUG_ON
                    printf("\r\n");
#endif
                    compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
 800ab1e:	f10e 055a 	add.w	r5, lr, #90	; 0x5a
 800ab22:	4435      	add	r5, r6
 800ab24:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                }
            }
        }

        //2
        if(now_node->pos.x > 0)						//
 800ab28:	b309      	cbz	r1, 800ab6e <getNextNode+0x10e>
 800ab2a:	4647      	mov	r7, r8
                    flag = true;
 800ab2c:	f04f 0c01 	mov.w	ip, #1
 800ab30:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800ab34:	1866      	adds	r6, r4, r1
 800ab36:	eb01 080e 	add.w	r8, r1, lr
 800ab3a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800ab3e:	eb00 08c8 	add.w	r8, r0, r8, lsl #3
        {
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800ab42:	f896 92d0 	ldrb.w	r9, [r6, #720]	; 0x2d0
 800ab46:	f898 a2d0 	ldrb.w	sl, [r8, #720]	; 0x2d0
 800ab4a:	ea19 0f03 	tst.w	r9, r3
 800ab4e:	ea0a 0a03 	and.w	sl, sl, r3
 800ab52:	f000 80da 	beq.w	800ad0a <getNextNode+0x2aa>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
                    flag = true;
                }
            }
            //
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800ab56:	f1ba 0f00 	cmp.w	sl, #0
 800ab5a:	d104      	bne.n	800ab66 <getNextNode+0x106>
            {
                //
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800ab5c:	f8b8 32d2 	ldrh.w	r3, [r8, #722]	; 0x2d2
 800ab60:	42bb      	cmp	r3, r7
 800ab62:	f0c0 80e4 	bcc.w	800ad2e <getNextNode+0x2ce>
 800ab66:	f1bc 0f00 	cmp.w	ip, #0
 800ab6a:	bf08      	it	eq
 800ab6c:	4615      	moveq	r5, r2
        return now_node;//
        //
    }
    return now_node; //
        
}
 800ab6e:	4628      	mov	r0, r5
 800ab70:	b003      	add	sp, #12
 800ab72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800ab76:	2907      	cmp	r1, #7
 800ab78:	f101 3eff 	add.w	lr, r1, #4294967295
 800ab7c:	d958      	bls.n	800ac30 <getNextNode+0x1d0>
    _Bool flag=false;
 800ab7e:	f04f 0800 	mov.w	r8, #0
 800ab82:	eb0e 0ace 	add.w	sl, lr, lr, lsl #3
 800ab86:	eb0a 0604 	add.w	r6, sl, r4
 800ab8a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
            if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)	//
 800ab8e:	f896 92d0 	ldrb.w	r9, [r6, #720]	; 0x2d0
 800ab92:	ea19 0f03 	tst.w	r9, r3
 800ab96:	f000 8093 	beq.w	800acc0 <getNextNode+0x260>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800ab9a:	008e      	lsls	r6, r1, #2
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800ab9c:	2c07      	cmp	r4, #7
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800ab9e:	9601      	str	r6, [sp, #4]
        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800aba0:	d95e      	bls.n	800ac60 <getNextNode+0x200>
 800aba2:	ea4f 098e 	mov.w	r9, lr, lsl #2
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence & mask) == NOWALL)		//
 800aba6:	9e01      	ldr	r6, [sp, #4]
 800aba8:	440e      	add	r6, r1
 800abaa:	eb09 0c0e 	add.w	ip, r9, lr
 800abae:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 800abb2:	eb04 0c4c 	add.w	ip, r4, ip, lsl #1
 800abb6:	f810 b036 	ldrb.w	fp, [r0, r6, lsl #3]
 800abba:	f810 a03c 	ldrb.w	sl, [r0, ip, lsl #3]
 800abbe:	ea1b 0f03 	tst.w	fp, r3
 800abc2:	ea0a 0a03 	and.w	sl, sl, r3
 800abc6:	f040 8091 	bne.w	800acec <getNextNode+0x28c>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800abca:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800abce:	8873      	ldrh	r3, [r6, #2]
 800abd0:	42bb      	cmp	r3, r7
 800abd2:	f080 808b 	bcs.w	800acec <getNextNode+0x28c>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y]);
 800abd6:	250a      	movs	r5, #10
 800abd8:	fb15 4101 	smlabb	r1, r5, r1, r4
 800abdc:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800abe0:	f1ba 0f00 	cmp.w	sl, #0
 800abe4:	d1c3      	bne.n	800ab6e <getNextNode+0x10e>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800abe6:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 800abea:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800abee:	429a      	cmp	r2, r3
 800abf0:	d2bd      	bcs.n	800ab6e <getNextNode+0x10e>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y]);
 800abf2:	44ce      	add	lr, r9
 800abf4:	eb04 044e 	add.w	r4, r4, lr, lsl #1
 800abf8:	eb00 05c4 	add.w	r5, r0, r4, lsl #3
 800abfc:	e7b7      	b.n	800ab6e <getNextNode+0x10e>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)	//
 800abfe:	9e01      	ldr	r6, [sp, #4]
 800ac00:	440e      	add	r6, r1
 800ac02:	eb0e 0646 	add.w	r6, lr, r6, lsl #1
 800ac06:	f810 8036 	ldrb.w	r8, [r0, r6, lsl #3]
 800ac0a:	ea18 0f03 	tst.w	r8, r3
 800ac0e:	f47f af5d 	bne.w	800aacc <getNextNode+0x6c>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800ac12:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800ac16:	8876      	ldrh	r6, [r6, #2]
 800ac18:	42be      	cmp	r6, r7
 800ac1a:	f4bf af57 	bcs.w	800aacc <getNextNode+0x6c>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
 800ac1e:	250a      	movs	r5, #10
 800ac20:	fb15 e501 	smlabb	r5, r5, r1, lr
 800ac24:	4637      	mov	r7, r6
 800ac26:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800ac2a:	f04f 0c01 	mov.w	ip, #1
 800ac2e:	e74d      	b.n	800aacc <getNextNode+0x6c>
            if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence & mask) == NOWALL)	//(maskstatic_parameters)
 800ac30:	1c4e      	adds	r6, r1, #1
 800ac32:	eb06 09c6 	add.w	r9, r6, r6, lsl #3
 800ac36:	eb04 0609 	add.w	r6, r4, r9
 800ac3a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800ac3e:	f896 82d0 	ldrb.w	r8, [r6, #720]	; 0x2d0
 800ac42:	ea18 0803 	ands.w	r8, r8, r3
 800ac46:	d178      	bne.n	800ad3a <getNextNode+0x2da>
                if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800ac48:	f8b6 a2d2 	ldrh.w	sl, [r6, #722]	; 0x2d2
 800ac4c:	45ba      	cmp	sl, r7
 800ac4e:	d276      	bcs.n	800ad3e <getNextNode+0x2de>
                    next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y]);
 800ac50:	f104 055a 	add.w	r5, r4, #90	; 0x5a
 800ac54:	444d      	add	r5, r9
 800ac56:	4657      	mov	r7, sl
 800ac58:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800ac5c:	46e0      	mov	r8, ip
 800ac5e:	e06e      	b.n	800ad3e <getNextNode+0x2de>
            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800ac60:	eb06 0901 	add.w	r9, r6, r1
 800ac64:	f104 0a01 	add.w	sl, r4, #1
 800ac68:	eb0a 0949 	add.w	r9, sl, r9, lsl #1
 800ac6c:	f810 b039 	ldrb.w	fp, [r0, r9, lsl #3]
 800ac70:	ea1b 0f03 	tst.w	fp, r3
 800ac74:	d10c      	bne.n	800ac90 <getNextNode+0x230>
                if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800ac76:	eb00 09c9 	add.w	r9, r0, r9, lsl #3
 800ac7a:	f8b9 9002 	ldrh.w	r9, [r9, #2]
 800ac7e:	45b9      	cmp	r9, r7
 800ac80:	d206      	bcs.n	800ac90 <getNextNode+0x230>
                    next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y+1]);
 800ac82:	250a      	movs	r5, #10
 800ac84:	fb15 a501 	smlabb	r5, r5, r1, sl
 800ac88:	464f      	mov	r7, r9
 800ac8a:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800ac8e:	46e0      	mov	r8, ip
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence & mask) == NOWALL)		//
 800ac90:	ea4f 098e 	mov.w	r9, lr, lsl #2
 800ac94:	eb09 0b0e 	add.w	fp, r9, lr
 800ac98:	eb0a 0a4b 	add.w	sl, sl, fp, lsl #1
 800ac9c:	f810 b03a 	ldrb.w	fp, [r0, sl, lsl #3]
 800aca0:	ea1b 0f03 	tst.w	fp, r3
 800aca4:	d119      	bne.n	800acda <getNextNode+0x27a>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800aca6:	eb00 0aca 	add.w	sl, r0, sl, lsl #3
 800acaa:	f8ba b002 	ldrh.w	fp, [sl, #2]
 800acae:	45bb      	cmp	fp, r7
 800acb0:	d213      	bcs.n	800acda <getNextNode+0x27a>
                    next_node = &(maze->RawNode[now_node->pos.x-1][now_node->pos.y+1]);
 800acb2:	4655      	mov	r5, sl
        if(now_node->pos.y > 0)						//
 800acb4:	2c00      	cmp	r4, #0
 800acb6:	f43f af5a 	beq.w	800ab6e <getNextNode+0x10e>
                    flag = true;
 800acba:	46e0      	mov	r8, ip
        if(now_node->pos.y > 0)						//
 800acbc:	465f      	mov	r7, fp
 800acbe:	e772      	b.n	800aba6 <getNextNode+0x146>
                if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800acc0:	f8b6 62d2 	ldrh.w	r6, [r6, #722]	; 0x2d2
 800acc4:	42be      	cmp	r6, r7
 800acc6:	f4bf af68 	bcs.w	800ab9a <getNextNode+0x13a>
                    next_node = &(maze->ColumnNode[now_node->pos.x-1][now_node->pos.y]);
 800acca:	f104 055a 	add.w	r5, r4, #90	; 0x5a
 800acce:	4455      	add	r5, sl
 800acd0:	4637      	mov	r7, r6
 800acd2:	eb00 05c5 	add.w	r5, r0, r5, lsl #3
                    flag = true;
 800acd6:	46e0      	mov	r8, ip
 800acd8:	e75f      	b.n	800ab9a <getNextNode+0x13a>
        if(now_node->pos.y > 0)						//
 800acda:	2c00      	cmp	r4, #0
 800acdc:	f47f af63 	bne.w	800aba6 <getNextNode+0x146>
 800ace0:	46c4      	mov	ip, r8
 800ace2:	e740      	b.n	800ab66 <getNextNode+0x106>
        if(now_node->pos.x > 0)						//
 800ace4:	2900      	cmp	r1, #0
 800ace6:	f43f af3e 	beq.w	800ab66 <getNextNode+0x106>
 800acea:	e721      	b.n	800ab30 <getNextNode+0xd0>
            if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence & mask) == NOWALL)		//
 800acec:	f1ba 0f00 	cmp.w	sl, #0
 800acf0:	d1f6      	bne.n	800ace0 <getNextNode+0x280>
                if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800acf2:	eb09 030e 	add.w	r3, r9, lr
 800acf6:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 800acfa:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800acfe:	885b      	ldrh	r3, [r3, #2]
 800ad00:	42bb      	cmp	r3, r7
 800ad02:	f4ff af76 	bcc.w	800abf2 <getNextNode+0x192>
 800ad06:	46c4      	mov	ip, r8
 800ad08:	e72d      	b.n	800ab66 <getNextNode+0x106>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y].weight)
 800ad0a:	f8b6 32d2 	ldrh.w	r3, [r6, #722]	; 0x2d2
 800ad0e:	42bb      	cmp	r3, r7
 800ad10:	f4bf af21 	bcs.w	800ab56 <getNextNode+0xf6>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y]);
 800ad14:	345a      	adds	r4, #90	; 0x5a
 800ad16:	440c      	add	r4, r1
 800ad18:	eb00 05c4 	add.w	r5, r0, r4, lsl #3
            if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence & mask) == NOWALL)		//
 800ad1c:	f1ba 0f00 	cmp.w	sl, #0
 800ad20:	f47f af25 	bne.w	800ab6e <getNextNode+0x10e>
                if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800ad24:	f8b8 22d2 	ldrh.w	r2, [r8, #722]	; 0x2d2
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	f4bf af20 	bcs.w	800ab6e <getNextNode+0x10e>
                    next_node = &(maze->ColumnNode[now_node->pos.x][now_node->pos.y-1]);
 800ad2e:	f10e 045a 	add.w	r4, lr, #90	; 0x5a
 800ad32:	440c      	add	r4, r1
 800ad34:	eb00 05c4 	add.w	r5, r0, r4, lsl #3
 800ad38:	e719      	b.n	800ab6e <getNextNode+0x10e>
    _Bool flag=false;
 800ad3a:	f04f 0800 	mov.w	r8, #0
        if(now_node->pos.x > 1)						//
 800ad3e:	2901      	cmp	r1, #1
 800ad40:	f67f af2b 	bls.w	800ab9a <getNextNode+0x13a>
 800ad44:	e71d      	b.n	800ab82 <getNextNode+0x122>
 800ad46:	bf00      	nop
 800ad48:	20000000 	.word	0x20000000

0800ad4c <judgeAccelorNot>:
	uint16_t compare_weight=0;
	compare_weight = now_node->weight;

	_Bool flag=false;
	//3return
	if(now_node->rc == 0)
 800ad4c:	7953      	ldrb	r3, [r2, #5]
{
 800ad4e:	b4f0      	push	{r4, r5, r6, r7}
	compare_weight = now_node->weight;
 800ad50:	8854      	ldrh	r4, [r2, #2]
	if(now_node->rc == 0)
 800ad52:	bba3      	cbnz	r3, 800adbe <judgeAccelorNot+0x72>
	{
		switch(car)
 800ad54:	2900      	cmp	r1, #0
 800ad56:	f000 8090 	beq.w	800ae7a <judgeAccelorNot+0x12e>
 800ad5a:	2904      	cmp	r1, #4
 800ad5c:	d12c      	bne.n	800adb8 <judgeAccelorNot+0x6c>
	            }
	        }
	        break;
		case south:
			//
			if(now_node->pos.y > 1)						//
 800ad5e:	79d1      	ldrb	r1, [r2, #7]
 800ad60:	7992      	ldrb	r2, [r2, #6]
 800ad62:	2901      	cmp	r1, #1
 800ad64:	f101 35ff 	add.w	r5, r1, #4294967295
 800ad68:	d90e      	bls.n	800ad88 <judgeAccelorNot+0x3c>
			{
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)	//
 800ad6a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800ad6e:	eb05 0141 	add.w	r1, r5, r1, lsl #1
 800ad72:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800ad76:	2e02      	cmp	r6, #2
 800ad78:	d01e      	beq.n	800adb8 <judgeAccelorNot+0x6c>
				{
					return false;
				}
					//
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)
 800ad7a:	b92e      	cbnz	r6, 800ad88 <judgeAccelorNot+0x3c>
				{
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y-1].weight)
 800ad7c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800ad80:	8849      	ldrh	r1, [r1, #2]
 800ad82:	42a1      	cmp	r1, r4
 800ad84:	f0c0 80bc 	bcc.w	800af00 <judgeAccelorNot+0x1b4>
	_Bool flag=false;
 800ad88:	461e      	mov	r6, r3
//						next_node = &(maze->RawNode[now_node->pos.x][now_node->pos.y-1]);
						flag = true;
					}
				}
			}
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800ad8a:	2a07      	cmp	r2, #7
 800ad8c:	f200 8084 	bhi.w	800ae98 <judgeAccelorNot+0x14c>
			{
				//
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800ad90:	1c51      	adds	r1, r2, #1
 800ad92:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800ad96:	4429      	add	r1, r5
 800ad98:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800ad9c:	f891 72d0 	ldrb.w	r7, [r1, #720]	; 0x2d0
 800ada0:	2f02      	cmp	r7, #2
 800ada2:	d009      	beq.n	800adb8 <judgeAccelorNot+0x6c>
				{
					return false;
				}
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].existence ) == NOWALL)		//
 800ada4:	b92f      	cbnz	r7, 800adb2 <judgeAccelorNot+0x66>
				{
					//
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight)
 800ada6:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800adaa:	42a1      	cmp	r1, r4
					{
						compare_weight = maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1].weight;
//						next_node = &(maze->ColumnNode[now_node->pos.x+1][now_node->pos.y-1]);
						flag = false;
 800adac:	bf3c      	itt	cc
 800adae:	463e      	movcc	r6, r7
 800adb0:	460c      	movcc	r4, r1
					}
				}
			}
			if(now_node->pos.x > 0)						//
 800adb2:	2a00      	cmp	r2, #0
 800adb4:	d170      	bne.n	800ae98 <judgeAccelorNot+0x14c>
 800adb6:	4633      	mov	r3, r6
	}
	return flag; //false
	//return false
	//false
	//true
}
 800adb8:	4618      	mov	r0, r3
 800adba:	bcf0      	pop	{r4, r5, r6, r7}
 800adbc:	4770      	bx	lr
		switch(car)
 800adbe:	2902      	cmp	r1, #2
 800adc0:	d03a      	beq.n	800ae38 <judgeAccelorNot+0xec>
 800adc2:	2906      	cmp	r1, #6
 800adc4:	d155      	bne.n	800ae72 <judgeAccelorNot+0x126>
			if(now_node->pos.x > 1)						//
 800adc6:	7991      	ldrb	r1, [r2, #6]
 800adc8:	79d2      	ldrb	r2, [r2, #7]
 800adca:	2901      	cmp	r1, #1
 800adcc:	f101 35ff 	add.w	r5, r1, #4294967295
 800add0:	d90b      	bls.n	800adea <judgeAccelorNot+0x9e>
 800add2:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800add6:	4411      	add	r1, r2
 800add8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
				if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) ==UNKNOWN)	//
 800addc:	f891 62d0 	ldrb.w	r6, [r1, #720]	; 0x2d0
 800ade0:	2e02      	cmp	r6, #2
 800ade2:	d046      	beq.n	800ae72 <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)	//
 800ade4:	2e00      	cmp	r6, #0
 800ade6:	f000 8084 	beq.w	800aef2 <judgeAccelorNot+0x1a6>
	_Bool flag=false;
 800adea:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800adec:	2a07      	cmp	r2, #7
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800adee:	ea4f 0185 	mov.w	r1, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800adf2:	d811      	bhi.n	800ae18 <judgeAccelorNot+0xcc>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800adf4:	194f      	adds	r7, r1, r5
 800adf6:	1c56      	adds	r6, r2, #1
 800adf8:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800adfc:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800ae00:	2f02      	cmp	r7, #2
 800ae02:	d036      	beq.n	800ae72 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].existence ) == NOWALL)		//
 800ae04:	b937      	cbnz	r7, 800ae14 <judgeAccelorNot+0xc8>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y+1].weight)
 800ae06:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800ae0a:	8876      	ldrh	r6, [r6, #2]
 800ae0c:	42a6      	cmp	r6, r4
 800ae0e:	bf3c      	itt	cc
 800ae10:	4634      	movcc	r4, r6
						flag = false;
 800ae12:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800ae14:	2a00      	cmp	r2, #0
 800ae16:	d0cf      	beq.n	800adb8 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == UNKNOWN)		//
 800ae18:	440d      	add	r5, r1
 800ae1a:	eb02 0245 	add.w	r2, r2, r5, lsl #1
 800ae1e:	f810 1032 	ldrb.w	r1, [r0, r2, lsl #3]
 800ae22:	2902      	cmp	r1, #2
 800ae24:	d025      	beq.n	800ae72 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x-1][now_node->pos.y].existence ) == NOWALL)		//
 800ae26:	2900      	cmp	r1, #0
 800ae28:	d1c6      	bne.n	800adb8 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x-1][now_node->pos.y].weight)
 800ae2a:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 800ae2e:	8842      	ldrh	r2, [r0, #2]
	                    flag = false;
 800ae30:	42a2      	cmp	r2, r4
 800ae32:	bf38      	it	cc
 800ae34:	2300      	movcc	r3, #0
 800ae36:	e7bf      	b.n	800adb8 <judgeAccelorNot+0x6c>
			if(now_node->pos.x < NUMBER_OF_SQUARES_X-1)					//
 800ae38:	7995      	ldrb	r5, [r2, #6]
 800ae3a:	79d1      	ldrb	r1, [r2, #7]
 800ae3c:	2d07      	cmp	r5, #7
 800ae3e:	d80b      	bhi.n	800ae58 <judgeAccelorNot+0x10c>
				if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800ae40:	1c6a      	adds	r2, r5, #1
 800ae42:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 800ae46:	440a      	add	r2, r1
 800ae48:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800ae4c:	f892 62d0 	ldrb.w	r6, [r2, #720]	; 0x2d0
 800ae50:	2e02      	cmp	r6, #2
 800ae52:	d00e      	beq.n	800ae72 <judgeAccelorNot+0x126>
				else if( (maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].existence ) == NOWALL)	//(maskstatic_parameters)
 800ae54:	2e00      	cmp	r6, #0
 800ae56:	d056      	beq.n	800af06 <judgeAccelorNot+0x1ba>
	_Bool flag=false;
 800ae58:	2300      	movs	r3, #0
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800ae5a:	2907      	cmp	r1, #7
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800ae5c:	ea4f 0285 	mov.w	r2, r5, lsl #2
			if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800ae60:	d836      	bhi.n	800aed0 <judgeAccelorNot+0x184>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)		//
 800ae62:	1957      	adds	r7, r2, r5
 800ae64:	1c4e      	adds	r6, r1, #1
 800ae66:	eb06 0647 	add.w	r6, r6, r7, lsl #1
 800ae6a:	f810 7036 	ldrb.w	r7, [r0, r6, lsl #3]
 800ae6e:	2f02      	cmp	r7, #2
 800ae70:	d123      	bne.n	800aeba <judgeAccelorNot+0x16e>
	                    flag = false;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	bcf0      	pop	{r4, r5, r6, r7}
 800ae78:	4770      	bx	lr
	        if(now_node->pos.y < NUMBER_OF_SQUARES_Y-1)					//
 800ae7a:	79d5      	ldrb	r5, [r2, #7]
 800ae7c:	7992      	ldrb	r2, [r2, #6]
 800ae7e:	2d07      	cmp	r5, #7
 800ae80:	d882      	bhi.n	800ad88 <judgeAccelorNot+0x3c>
	            if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == UNKNOWN)	//(maskstatic_parameters)
 800ae82:	eb02 0682 	add.w	r6, r2, r2, lsl #2
 800ae86:	1c69      	adds	r1, r5, #1
 800ae88:	eb01 0146 	add.w	r1, r1, r6, lsl #1
 800ae8c:	f810 6031 	ldrb.w	r6, [r0, r1, lsl #3]
 800ae90:	2e02      	cmp	r6, #2
 800ae92:	f47f af72 	bne.w	800ad7a <judgeAccelorNot+0x2e>
 800ae96:	e78f      	b.n	800adb8 <judgeAccelorNot+0x6c>
 800ae98:	2109      	movs	r1, #9
 800ae9a:	fb11 5202 	smlabb	r2, r1, r2, r5
 800ae9e:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
				if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == UNKNOWN)		//
 800aea2:	f890 22d0 	ldrb.w	r2, [r0, #720]	; 0x2d0
 800aea6:	2a02      	cmp	r2, #2
 800aea8:	d086      	beq.n	800adb8 <judgeAccelorNot+0x6c>
				else if( (maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].existence ) == NOWALL)		//
 800aeaa:	2a00      	cmp	r2, #0
 800aeac:	d183      	bne.n	800adb6 <judgeAccelorNot+0x6a>
					if(compare_weight > maze->ColumnNode[now_node->pos.x][now_node->pos.y-1].weight)
 800aeae:	f8b0 22d2 	ldrh.w	r2, [r0, #722]	; 0x2d2
 800aeb2:	42a2      	cmp	r2, r4
 800aeb4:	bf28      	it	cs
 800aeb6:	4633      	movcs	r3, r6
 800aeb8:	e77e      	b.n	800adb8 <judgeAccelorNot+0x6c>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y+1].existence ) == NOWALL)		//
 800aeba:	b937      	cbnz	r7, 800aeca <judgeAccelorNot+0x17e>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y+1].weight)
 800aebc:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800aec0:	8876      	ldrh	r6, [r6, #2]
 800aec2:	42a6      	cmp	r6, r4
 800aec4:	bf3c      	itt	cc
 800aec6:	4634      	movcc	r4, r6
						flag = false;
 800aec8:	463b      	movcc	r3, r7
			if(now_node->pos.y > 0)						//
 800aeca:	2900      	cmp	r1, #0
 800aecc:	f43f af74 	beq.w	800adb8 <judgeAccelorNot+0x6c>
				if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == UNKNOWN)		//
 800aed0:	4415      	add	r5, r2
 800aed2:	eb01 0145 	add.w	r1, r1, r5, lsl #1
 800aed6:	f810 2031 	ldrb.w	r2, [r0, r1, lsl #3]
 800aeda:	2a02      	cmp	r2, #2
 800aedc:	d0c9      	beq.n	800ae72 <judgeAccelorNot+0x126>
				else if( (maze->RawNode[now_node->pos.x][now_node->pos.y].existence ) == NOWALL)		//
 800aede:	2a00      	cmp	r2, #0
 800aee0:	f47f af6a 	bne.w	800adb8 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->RawNode[now_node->pos.x][now_node->pos.y].weight)
 800aee4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800aee8:	884a      	ldrh	r2, [r1, #2]
	                    flag = false;
 800aeea:	42a2      	cmp	r2, r4
 800aeec:	bf38      	it	cc
 800aeee:	2300      	movcc	r3, #0
 800aef0:	e762      	b.n	800adb8 <judgeAccelorNot+0x6c>
					if(compare_weight > maze->ColumnNode[now_node->pos.x-1][now_node->pos.y].weight)
 800aef2:	f8b1 12d2 	ldrh.w	r1, [r1, #722]	; 0x2d2
 800aef6:	42a1      	cmp	r1, r4
 800aef8:	f4bf af77 	bcs.w	800adea <judgeAccelorNot+0x9e>
 800aefc:	460c      	mov	r4, r1
 800aefe:	e775      	b.n	800adec <judgeAccelorNot+0xa0>
 800af00:	460c      	mov	r4, r1
						flag = true;
 800af02:	2601      	movs	r6, #1
 800af04:	e741      	b.n	800ad8a <judgeAccelorNot+0x3e>
					if(compare_weight > maze->ColumnNode[now_node->pos.x+1][now_node->pos.y].weight)
 800af06:	f8b2 22d2 	ldrh.w	r2, [r2, #722]	; 0x2d2
 800af0a:	42a2      	cmp	r2, r4
 800af0c:	d2a4      	bcs.n	800ae58 <judgeAccelorNot+0x10c>
 800af0e:	4614      	mov	r4, r2
 800af10:	e7a3      	b.n	800ae5a <judgeAccelorNot+0x10e>
 800af12:	bf00      	nop

0800af14 <getNextState>:
//
state *getNextState(state *now_state, state *next_state, node *next_node)
{
 800af14:	b4f0      	push	{r4, r5, r6, r7}
    uint8_t now_x = now_state->node->pos.x;
    uint8_t now_y = now_state->node->pos.y;
    uint8_t next_x = next_node->pos.x; 
    uint8_t next_y = next_node->pos.y;
    
    switch(now_state->car%8)
 800af16:	7883      	ldrb	r3, [r0, #2]
    uint8_t now_x = now_state->node->pos.x;
 800af18:	6884      	ldr	r4, [r0, #8]
    uint8_t next_x = next_node->pos.x; 
 800af1a:	7996      	ldrb	r6, [r2, #6]
    uint8_t now_x = now_state->node->pos.x;
 800af1c:	79a5      	ldrb	r5, [r4, #6]
    uint8_t next_y = next_node->pos.y;
 800af1e:	79d7      	ldrb	r7, [r2, #7]
    uint8_t now_y = now_state->node->pos.y;
 800af20:	79e4      	ldrb	r4, [r4, #7]
    switch(now_state->car%8)
 800af22:	f003 0307 	and.w	r3, r3, #7
 800af26:	2b06      	cmp	r3, #6
 800af28:	d81e      	bhi.n	800af68 <getNextState+0x54>
 800af2a:	e8df f003 	tbb	[pc, r3]
 800af2e:	1d04      	.short	0x1d04
 800af30:	1d341d4e 	.word	0x1d341d4e
 800af34:	20          	.byte	0x20
 800af35:	00          	.byte	0x00
    {
        case north://
            if(next_node->rc == 0)
 800af36:	7953      	ldrb	r3, [r2, #5]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d059      	beq.n	800aff0 <getNextState+0xdc>
            if(next_node->rc == 1)
            {
                //..
                //
                //
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800af3c:	1c6b      	adds	r3, r5, #1
 800af3e:	42b3      	cmp	r3, r6
 800af40:	f000 80c3 	beq.w	800b0ca <getNextState+0x1b6>
                    return next_state;
                }

                //
                //
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800af44:	42b5      	cmp	r5, r6
 800af46:	d10f      	bne.n	800af68 <getNextState+0x54>
 800af48:	42bc      	cmp	r4, r7
 800af4a:	f000 8119 	beq.w	800b180 <getNextState+0x26c>
 800af4e:	3c01      	subs	r4, #1
                    return next_state;
                }

                //U
                //
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800af50:	42bc      	cmp	r4, r7
 800af52:	d109      	bne.n	800af68 <getNextState+0x54>
                {
                    next_state->car = west;
 800af54:	2306      	movs	r3, #6
 800af56:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800af58:	7803      	ldrb	r3, [r0, #0]
 800af5a:	3b01      	subs	r3, #1
                //U
                //
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
                {
                    next_state->car = south;
                    next_state->pos.x = now_state->pos.x + 1;
 800af5c:	700b      	strb	r3, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800af5e:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = backright;
 800af60:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y - 1;
 800af62:	3b01      	subs	r3, #1
 800af64:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800af66:	70ca      	strb	r2, [r1, #3]
#if DEBUG_ON
    printf(" in function 'getNextState'.\r\n");
#endif

    return next_state; //
}
 800af68:	4608      	mov	r0, r1
 800af6a:	bcf0      	pop	{r4, r5, r6, r7}
 800af6c:	4770      	bx	lr
            if(next_node->rc == 1)
 800af6e:	7953      	ldrb	r3, [r2, #5]
 800af70:	1e6a      	subs	r2, r5, #1
 800af72:	2b00      	cmp	r3, #0
 800af74:	d05b      	beq.n	800b02e <getNextState+0x11a>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800af76:	42b2      	cmp	r2, r6
 800af78:	f000 808f 	beq.w	800b09a <getNextState+0x186>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800af7c:	3501      	adds	r5, #1
 800af7e:	42ae      	cmp	r6, r5
 800af80:	d1f2      	bne.n	800af68 <getNextState+0x54>
 800af82:	42bc      	cmp	r4, r7
 800af84:	d1f0      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = east;
 800af86:	2302      	movs	r3, #2
 800af88:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 2;
 800af8a:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = back;
 800af8c:	2204      	movs	r2, #4
                    next_state->pos.x = now_state->pos.x + 2;
 800af8e:	3302      	adds	r3, #2
 800af90:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800af92:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800af94:	e7e8      	b.n	800af68 <getNextState+0x54>
            if(next_node->rc == 0)
 800af96:	7953      	ldrb	r3, [r2, #5]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d039      	beq.n	800b010 <getNextState+0xfc>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800af9c:	42b5      	cmp	r5, r6
 800af9e:	f000 80a3 	beq.w	800b0e8 <getNextState+0x1d4>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800afa2:	3501      	adds	r5, #1
 800afa4:	42ae      	cmp	r6, r5
 800afa6:	d1df      	bne.n	800af68 <getNextState+0x54>
 800afa8:	1e63      	subs	r3, r4, #1
 800afaa:	42bb      	cmp	r3, r7
 800afac:	f000 80e0 	beq.w	800b170 <getNextState+0x25c>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800afb0:	42bc      	cmp	r4, r7
 800afb2:	d1d9      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = east;
 800afb4:	2302      	movs	r3, #2
 800afb6:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800afb8:	7803      	ldrb	r3, [r0, #0]
 800afba:	3301      	adds	r3, #1
 800afbc:	700b      	strb	r3, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800afbe:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = backright;
 800afc0:	2203      	movs	r2, #3
                    next_state->pos.y = now_state->pos.y + 1;
 800afc2:	3301      	adds	r3, #1
 800afc4:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backright;
 800afc6:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800afc8:	e7ce      	b.n	800af68 <getNextState+0x54>
            if(next_node->rc == 1)
 800afca:	7953      	ldrb	r3, [r2, #5]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d042      	beq.n	800b056 <getNextState+0x142>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800afd0:	1c6b      	adds	r3, r5, #1
 800afd2:	42b3      	cmp	r3, r6
 800afd4:	d056      	beq.n	800b084 <getNextState+0x170>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800afd6:	3d01      	subs	r5, #1
 800afd8:	42ae      	cmp	r6, r5
 800afda:	d1c5      	bne.n	800af68 <getNextState+0x54>
 800afdc:	42bc      	cmp	r4, r7
 800afde:	d1c3      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = west;
 800afe0:	2306      	movs	r3, #6
 800afe2:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800afe4:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = back;
 800afe6:	2204      	movs	r2, #4
                    next_state->pos.x = now_state->pos.x - 2; //.U
 800afe8:	3b02      	subs	r3, #2
 800afea:	700b      	strb	r3, [r1, #0]
                    next_state->dir = back;
 800afec:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800afee:	e7bb      	b.n	800af68 <getNextState+0x54>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800aff0:	42b5      	cmp	r5, r6
 800aff2:	d1b9      	bne.n	800af68 <getNextState+0x54>
 800aff4:	1c62      	adds	r2, r4, #1
 800aff6:	42ba      	cmp	r2, r7
 800aff8:	f000 8096 	beq.w	800b128 <getNextState+0x214>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800affc:	3c01      	subs	r4, #1
 800affe:	42a7      	cmp	r7, r4
 800b000:	d1b2      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = south;
 800b002:	2204      	movs	r2, #4
 800b004:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b006:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = back;
 800b008:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 2; //.U
 800b00a:	3b02      	subs	r3, #2
 800b00c:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b00e:	e7ab      	b.n	800af68 <getNextState+0x54>
                if( __RAW_TO_RAW_SOUTH__(now_x, now_y, next_x, next_y) )
 800b010:	42b5      	cmp	r5, r6
 800b012:	d1a9      	bne.n	800af68 <getNextState+0x54>
 800b014:	1e62      	subs	r2, r4, #1
 800b016:	42ba      	cmp	r2, r7
 800b018:	d07f      	beq.n	800b11a <getNextState+0x206>
                if( __RAW_TO_RAW_NORTH__(now_x, now_y, next_x, next_y) )
 800b01a:	3401      	adds	r4, #1
 800b01c:	42a7      	cmp	r7, r4
 800b01e:	d1a3      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b020:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 2;
 800b022:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = back;
 800b024:	2204      	movs	r2, #4
                    next_state->pos.y = now_state->pos.y + 2;
 800b026:	3302      	adds	r3, #2
 800b028:	704b      	strb	r3, [r1, #1]
                    next_state->dir = back;
 800b02a:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b02c:	e79c      	b.n	800af68 <getNextState+0x54>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b02e:	42b2      	cmp	r2, r6
 800b030:	d065      	beq.n	800b0fe <getNextState+0x1ea>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b032:	42b5      	cmp	r5, r6
 800b034:	d198      	bne.n	800af68 <getNextState+0x54>
 800b036:	42bc      	cmp	r4, r7
 800b038:	f000 80ad 	beq.w	800b196 <getNextState+0x282>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b03c:	3401      	adds	r4, #1
 800b03e:	42bc      	cmp	r4, r7
 800b040:	d192      	bne.n	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b042:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b044:	7803      	ldrb	r3, [r0, #0]
 800b046:	3301      	adds	r3, #1
 800b048:	700b      	strb	r3, [r1, #0]
                    next_state->pos.y = now_state->pos.y + 1;
 800b04a:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = backleft;
 800b04c:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y + 1;
 800b04e:	3301      	adds	r3, #1
 800b050:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b052:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b054:	e788      	b.n	800af68 <getNextState+0x54>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b056:	42b5      	cmp	r5, r6
 800b058:	d02a      	beq.n	800b0b0 <getNextState+0x19c>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b05a:	3d01      	subs	r5, #1
 800b05c:	42b5      	cmp	r5, r6
 800b05e:	d183      	bne.n	800af68 <getNextState+0x54>
 800b060:	1c62      	adds	r2, r4, #1
 800b062:	42ba      	cmp	r2, r7
 800b064:	f000 8093 	beq.w	800b18e <getNextState+0x27a>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b068:	42bc      	cmp	r4, r7
 800b06a:	f47f af7d 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = south;
 800b06e:	2304      	movs	r3, #4
 800b070:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b072:	7803      	ldrb	r3, [r0, #0]
 800b074:	3b01      	subs	r3, #1
 800b076:	700b      	strb	r3, [r1, #0]
                    next_state->pos.y = now_state->pos.y - 1;
 800b078:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = backleft;
 800b07a:	2205      	movs	r2, #5
                    next_state->pos.y = now_state->pos.y - 1;
 800b07c:	3b01      	subs	r3, #1
 800b07e:	704b      	strb	r3, [r1, #1]
                    next_state->dir = backleft;
 800b080:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b082:	e771      	b.n	800af68 <getNextState+0x54>
                if( __COLUMN_TO_COLUMN_EAST__(now_x, now_y, next_x, next_y) )
 800b084:	42bc      	cmp	r4, r7
 800b086:	f47f af6f 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = east;
 800b08a:	2302      	movs	r3, #2
 800b08c:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b08e:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = front;
 800b090:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x + 1;
 800b092:	3301      	adds	r3, #1
 800b094:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b096:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b098:	e766      	b.n	800af68 <getNextState+0x54>
                if( __COLUMN_TO_COLUMN_WEST__(now_x, now_y, next_x, next_y) )
 800b09a:	42bc      	cmp	r4, r7
 800b09c:	f47f af64 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = west;
 800b0a0:	2306      	movs	r3, #6
 800b0a2:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b0a4:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = front;
 800b0a6:	2200      	movs	r2, #0
                    next_state->pos.x = now_state->pos.x - 1; //.U
 800b0a8:	3b01      	subs	r3, #1
 800b0aa:	700b      	strb	r3, [r1, #0]
                    next_state->dir = front;
 800b0ac:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b0ae:	e75b      	b.n	800af68 <getNextState+0x54>
                if( __COLUMN_TO_RAW_SE__(now_x, now_y, next_x, next_y) )
 800b0b0:	42bc      	cmp	r4, r7
 800b0b2:	d04d      	beq.n	800b150 <getNextState+0x23c>
                if( __COLUMN_TO_RAW_NE__(now_x, now_y, next_x, next_y) )
 800b0b4:	3401      	adds	r4, #1
 800b0b6:	42bc      	cmp	r4, r7
 800b0b8:	f47f af56 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b0bc:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b0be:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = left;
 800b0c0:	2206      	movs	r2, #6
                    next_state->pos.y = now_state->pos.y + 1;
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b0c6:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b0c8:	e74e      	b.n	800af68 <getNextState+0x54>
                if( __RAW_TO_COLUMN_NE__(now_x, now_y, next_x, next_y) )
 800b0ca:	42bc      	cmp	r4, r7
 800b0cc:	d032      	beq.n	800b134 <getNextState+0x220>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b0ce:	42b5      	cmp	r5, r6
 800b0d0:	f104 34ff 	add.w	r4, r4, #4294967295
 800b0d4:	f43f af3c 	beq.w	800af50 <getNextState+0x3c>
                if( __RAW_TO_COLUMN_SE__(now_x, now_y, next_x, next_y) )
 800b0d8:	42bc      	cmp	r4, r7
 800b0da:	f47f af45 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = east;
 800b0de:	2302      	movs	r3, #2
 800b0e0:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b0e2:	7803      	ldrb	r3, [r0, #0]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	e7c6      	b.n	800b076 <getNextState+0x162>
                if( __RAW_TO_COLUMN_SW__(now_x, now_y, next_x, next_y) )
 800b0e8:	1e63      	subs	r3, r4, #1
 800b0ea:	42bb      	cmp	r3, r7
 800b0ec:	d038      	beq.n	800b160 <getNextState+0x24c>
                if( __RAW_TO_COLUMN_NW__(now_x, now_y, next_x, next_y) )
 800b0ee:	42bc      	cmp	r4, r7
 800b0f0:	f47f af3a 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = west;
 800b0f4:	2306      	movs	r3, #6
 800b0f6:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b0f8:	7803      	ldrb	r3, [r0, #0]
 800b0fa:	3b01      	subs	r3, #1
 800b0fc:	e7a4      	b.n	800b048 <getNextState+0x134>
                if( __COLUMN_TO_RAW_NW__(now_x, now_y, next_x, next_y) )
 800b0fe:	1c62      	adds	r2, r4, #1
 800b100:	42ba      	cmp	r2, r7
 800b102:	d01e      	beq.n	800b142 <getNextState+0x22e>
                if( __COLUMN_TO_RAW_SW__(now_x, now_y, next_x, next_y) )
 800b104:	42bc      	cmp	r4, r7
 800b106:	f47f af2f 	bne.w	800af68 <getNextState+0x54>
                    next_state->car = south;
 800b10a:	2304      	movs	r3, #4
 800b10c:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b10e:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = left;
 800b110:	2206      	movs	r2, #6
                    next_state->pos.y = now_state->pos.y - 1;
 800b112:	3b01      	subs	r3, #1
 800b114:	704b      	strb	r3, [r1, #1]
                    next_state->dir = left;
 800b116:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b118:	e726      	b.n	800af68 <getNextState+0x54>
                    next_state->car = south;
 800b11a:	2204      	movs	r2, #4
 800b11c:	708a      	strb	r2, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b11e:	7842      	ldrb	r2, [r0, #1]
                    next_state->dir = front;
 800b120:	70cb      	strb	r3, [r1, #3]
                    next_state->pos.y = now_state->pos.y - 1; //.U
 800b122:	1e53      	subs	r3, r2, #1
 800b124:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b126:	e71f      	b.n	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b128:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b12a:	7842      	ldrb	r2, [r0, #1]
                    next_state->dir = front;
 800b12c:	70cb      	strb	r3, [r1, #3]
                    next_state->pos.y = now_state->pos.y + 1;
 800b12e:	1c53      	adds	r3, r2, #1
 800b130:	704b      	strb	r3, [r1, #1]
                    return next_state;
 800b132:	e719      	b.n	800af68 <getNextState+0x54>
                    next_state->car = east;
 800b134:	2202      	movs	r2, #2
 800b136:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b138:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = right;
 800b13a:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.x = now_state->pos.x + 1;
 800b13c:	3301      	adds	r3, #1
 800b13e:	700b      	strb	r3, [r1, #0]
                    return next_state;
 800b140:	e712      	b.n	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b142:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y + 1;
 800b144:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = right;
 800b146:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y + 1;
 800b148:	3301      	adds	r3, #1
 800b14a:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b14c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b14e:	e70b      	b.n	800af68 <getNextState+0x54>
                    next_state->car = south;
 800b150:	2304      	movs	r3, #4
 800b152:	708b      	strb	r3, [r1, #2]
                    next_state->pos.y = now_state->pos.y - 1;
 800b154:	7843      	ldrb	r3, [r0, #1]
                    next_state->dir = right;
 800b156:	2202      	movs	r2, #2
                    next_state->pos.y = now_state->pos.y - 1;
 800b158:	3b01      	subs	r3, #1
 800b15a:	704b      	strb	r3, [r1, #1]
                    next_state->dir = right;
 800b15c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b15e:	e703      	b.n	800af68 <getNextState+0x54>
                    next_state->car = west;
 800b160:	2306      	movs	r3, #6
 800b162:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b164:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = right;
 800b166:	2202      	movs	r2, #2
                    next_state->pos.x = now_state->pos.x - 1;
 800b168:	3b01      	subs	r3, #1
 800b16a:	700b      	strb	r3, [r1, #0]
                    next_state->dir = right;
 800b16c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b16e:	e6fb      	b.n	800af68 <getNextState+0x54>
                    next_state->car = east;
 800b170:	2302      	movs	r3, #2
 800b172:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b174:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = left;
 800b176:	2206      	movs	r2, #6
                    next_state->pos.x = now_state->pos.x + 1;
 800b178:	3301      	adds	r3, #1
 800b17a:	700b      	strb	r3, [r1, #0]
                    next_state->dir = left;
 800b17c:	70ca      	strb	r2, [r1, #3]
                    return next_state;
 800b17e:	e6f3      	b.n	800af68 <getNextState+0x54>
                    next_state->car = west;
 800b180:	2206      	movs	r2, #6
 800b182:	708a      	strb	r2, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b184:	7803      	ldrb	r3, [r0, #0]
                    next_state->dir = left;
 800b186:	70ca      	strb	r2, [r1, #3]
                    next_state->pos.x = now_state->pos.x - 1;
 800b188:	3b01      	subs	r3, #1
 800b18a:	700b      	strb	r3, [r1, #0]
                    return next_state;
 800b18c:	e6ec      	b.n	800af68 <getNextState+0x54>
                    next_state->car = north;
 800b18e:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x - 1;
 800b190:	7803      	ldrb	r3, [r0, #0]
 800b192:	3b01      	subs	r3, #1
 800b194:	e712      	b.n	800afbc <getNextState+0xa8>
                    next_state->car = south;
 800b196:	2304      	movs	r3, #4
 800b198:	708b      	strb	r3, [r1, #2]
                    next_state->pos.x = now_state->pos.x + 1;
 800b19a:	7803      	ldrb	r3, [r0, #0]
 800b19c:	3301      	adds	r3, #1
 800b19e:	e6dd      	b.n	800af5c <getNextState+0x48>

0800b1a0 <initProfile>:
        // log_st[n].wall.west = WALL;
    }
    printf("\r\n");
}
void initProfile(profile *prof, maze_node *maze)
{
 800b1a0:	b430      	push	{r4, r5}
    };
    setWallExistence(&(prof->now.wall), &w_st[0]);
    setWallExistence(&(prof->next.wall), &next[0]);

    prof->now.node = &(maze->RawNode[0][0]);
    prof->next.node = &(maze->RawNode[0][1]);
 800b1a2:	f101 0208 	add.w	r2, r1, #8
    pos->y = y;
 800b1a6:	2301      	movs	r3, #1
    existence->north = state[0];
 800b1a8:	2554      	movs	r5, #84	; 0x54
 800b1aa:	244a      	movs	r4, #74	; 0x4a
    prof->now.node = &(maze->RawNode[0][0]);
 800b1ac:	6101      	str	r1, [r0, #16]
    prof->next.node = &(maze->RawNode[0][1]);
 800b1ae:	61c2      	str	r2, [r0, #28]
    pos->x = x;
 800b1b0:	2104      	movs	r1, #4
 800b1b2:	2205      	movs	r2, #5
    pos->y = y;
 800b1b4:	7543      	strb	r3, [r0, #21]
    pos->x = x;
 800b1b6:	2300      	movs	r3, #0
    existence->north = state[0];
 800b1b8:	7305      	strb	r5, [r0, #12]
 800b1ba:	7604      	strb	r4, [r0, #24]
    pos->x = x;
 800b1bc:	7001      	strb	r1, [r0, #0]
    pos->y = y;
 800b1be:	7041      	strb	r1, [r0, #1]
    pos->x = x;
 800b1c0:	7082      	strb	r2, [r0, #2]
    pos->y = y;
 800b1c2:	70c2      	strb	r2, [r0, #3]
    pos->x = x;
 800b1c4:	7203      	strb	r3, [r0, #8]
    pos->y = y;
 800b1c6:	7243      	strb	r3, [r0, #9]
    st->car = car;
 800b1c8:	7283      	strb	r3, [r0, #10]
    prof->now.dir = front;
 800b1ca:	72c3      	strb	r3, [r0, #11]
    pos->x = x;
 800b1cc:	7503      	strb	r3, [r0, #20]
    st->car = car;
 800b1ce:	7583      	strb	r3, [r0, #22]
    prof->next.dir = front;
 800b1d0:	75c3      	strb	r3, [r0, #23]
    // prof->now.node->rc = 0;
    // prof->now.node->pos.x = 0;
    // prof->now.node->pos.y = 0;
}
 800b1d2:	bc30      	pop	{r4, r5}
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop

0800b1d8 <shiftState>:
    prof->now.car = prof->next.car;
    prof->now.dir = prof->next.dir;
    prof->now.pos.x = prof->next.pos.x;
    prof->now.pos.y = prof->next.pos.y;
    prof->now.node = prof->next.node;//
    prof->now.wall.north = prof->next.wall.north;
 800b1d8:	7e02      	ldrb	r2, [r0, #24]
 800b1da:	7b03      	ldrb	r3, [r0, #12]
    prof->now.car = prof->next.car;
 800b1dc:	7d81      	ldrb	r1, [r0, #22]
 800b1de:	7281      	strb	r1, [r0, #10]
{
 800b1e0:	b430      	push	{r4, r5}
    prof->now.wall.north = prof->next.wall.north;
 800b1e2:	f3c2 0101 	ubfx	r1, r2, #0, #2
 800b1e6:	f361 0301 	bfi	r3, r1, #0, #2
    prof->now.wall.east = prof->next.wall.east;
 800b1ea:	f3c2 0181 	ubfx	r1, r2, #2, #2
 800b1ee:	f361 0383 	bfi	r3, r1, #2, #2
    prof->now.wall.south = prof->next.wall.south;
 800b1f2:	f3c2 1101 	ubfx	r1, r2, #4, #2
 800b1f6:	f361 1305 	bfi	r3, r1, #4, #2
    prof->now.wall.west = prof->next.wall.west;
 800b1fa:	0992      	lsrs	r2, r2, #6
    prof->now.dir = prof->next.dir;
 800b1fc:	7dc5      	ldrb	r5, [r0, #23]
    prof->now.pos.x = prof->next.pos.x;
 800b1fe:	7d04      	ldrb	r4, [r0, #20]
    prof->now.pos.y = prof->next.pos.y;
 800b200:	7d41      	ldrb	r1, [r0, #21]
    prof->now.dir = prof->next.dir;
 800b202:	72c5      	strb	r5, [r0, #11]
    prof->now.wall.west = prof->next.wall.west;
 800b204:	f362 1387 	bfi	r3, r2, #6, #2
    prof->now.node = prof->next.node;//
 800b208:	69c2      	ldr	r2, [r0, #28]
    prof->now.pos.x = prof->next.pos.x;
 800b20a:	7204      	strb	r4, [r0, #8]
    prof->now.pos.y = prof->next.pos.y;
 800b20c:	7241      	strb	r1, [r0, #9]
    prof->now.node = prof->next.node;//
 800b20e:	6102      	str	r2, [r0, #16]
    prof->now.wall.west = prof->next.wall.west;
 800b210:	7303      	strb	r3, [r0, #12]
}
 800b212:	bc30      	pop	{r4, r5}
 800b214:	4770      	bx	lr
 800b216:	bf00      	nop

0800b218 <printState>:
void printState(state *st)
{
 800b218:	b530      	push	{r4, r5, lr}
 800b21a:	4604      	mov	r4, r0
 800b21c:	b083      	sub	sp, #12
    printf("        :   %u, %u\r\n", st->pos.x, st->pos.y);
 800b21e:	7862      	ldrb	r2, [r4, #1]
 800b220:	7821      	ldrb	r1, [r4, #0]
 800b222:	4814      	ldr	r0, [pc, #80]	; (800b274 <printState+0x5c>)
 800b224:	f007 fb8c 	bl	8012940 <iprintf>
    printf("        :   %d\r\n", st->car);
 800b228:	78a1      	ldrb	r1, [r4, #2]
 800b22a:	4813      	ldr	r0, [pc, #76]	; (800b278 <printState+0x60>)
 800b22c:	f007 fb88 	bl	8012940 <iprintf>
    printf("        :   %d\r\n", st->dir);
 800b230:	78e1      	ldrb	r1, [r4, #3]
 800b232:	4812      	ldr	r0, [pc, #72]	; (800b27c <printState+0x64>)
 800b234:	f007 fb84 	bl	8012940 <iprintf>
    printf("          :   %u, %u, %u, %u\r\n", st->wall.north, st->wall.east, st->wall.south, st->wall.west);
 800b238:	7921      	ldrb	r1, [r4, #4]
 800b23a:	4811      	ldr	r0, [pc, #68]	; (800b280 <printState+0x68>)
 800b23c:	098b      	lsrs	r3, r1, #6
 800b23e:	9300      	str	r3, [sp, #0]
 800b240:	f3c1 0281 	ubfx	r2, r1, #2, #2
 800b244:	f3c1 1301 	ubfx	r3, r1, #4, #2
 800b248:	f001 0103 	and.w	r1, r1, #3
 800b24c:	f007 fb78 	bl	8012940 <iprintf>

    printf("     :   (0) or (1) : %d, x : %u, y : %u,  : %u,  : %u\r\n", st->node->rc, st->node->pos.x, st->node->pos.y, st->node->weight, st->node->existence);
 800b250:	68a4      	ldr	r4, [r4, #8]
 800b252:	480c      	ldr	r0, [pc, #48]	; (800b284 <printState+0x6c>)
 800b254:	7825      	ldrb	r5, [r4, #0]
 800b256:	79e3      	ldrb	r3, [r4, #7]
 800b258:	79a2      	ldrb	r2, [r4, #6]
 800b25a:	7961      	ldrb	r1, [r4, #5]
 800b25c:	9501      	str	r5, [sp, #4]
 800b25e:	8864      	ldrh	r4, [r4, #2]
 800b260:	9400      	str	r4, [sp, #0]
 800b262:	f007 fb6d 	bl	8012940 <iprintf>
    printf("\r\n");
 800b266:	4808      	ldr	r0, [pc, #32]	; (800b288 <printState+0x70>)
}
 800b268:	b003      	add	sp, #12
 800b26a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    printf("\r\n");
 800b26e:	f007 bbef 	b.w	8012a50 <puts>
 800b272:	bf00      	nop
 800b274:	080163f4 	.word	0x080163f4
 800b278:	08016410 	.word	0x08016410
 800b27c:	08016428 	.word	0x08016428
 800b280:	08016440 	.word	0x08016440
 800b284:	08016464 	.word	0x08016464
 800b288:	0801663c 	.word	0x0801663c

0800b28c <InitExplore>:

	//

}
void InitExplore()
{
 800b28c:	b538      	push	{r3, r4, r5, lr}
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800b28e:	2100      	movs	r1, #0
 800b290:	2004      	movs	r0, #4
 800b292:	f002 fee7 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b296:	2100      	movs	r1, #0
 800b298:	2005      	movs	r0, #5
 800b29a:	f002 fee3 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b29e:	2100      	movs	r1, #0
 800b2a0:	2002      	movs	r0, #2
 800b2a2:	f002 fedf 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b2a6:	2100      	movs	r1, #0
 800b2a8:	2003      	movs	r0, #3
 800b2aa:	f002 fedb 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	2001      	movs	r0, #1
 800b2b2:	f002 fed7 	bl	800e064 <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800b2b6:	2100      	movs	r1, #0
 800b2b8:	4608      	mov	r0, r1
 800b2ba:	f002 fed3 	bl	800e064 <PIDChangeFlag>
//									{
//										printf("adc2[1] : %lu\r\n", adc2[1]);
//
//									}
//					Signal( 2 );
	Load_Gain();
 800b2be:	f002 fc5d 	bl	800db7c <Load_Gain>
//							  PIDSetGain(D_WALL_PID, 6, 4, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
//							  PIDSetGain(L_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
//							  PIDSetGain(R_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);

	uint8_t imu_check;
	imu_check = IMU_init();
 800b2c2:	f002 fa0f 	bl	800d6e4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b2c6:	4c33      	ldr	r4, [pc, #204]	; (800b394 <InitExplore+0x108>)

#endif

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
	Acceleration = 0;
 800b2c8:	4d33      	ldr	r5, [pc, #204]	; (800b398 <InitExplore+0x10c>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b2ca:	4601      	mov	r1, r0
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	f007 fb37 	bl	8012940 <iprintf>
	imu_check =IMU_init();
 800b2d2:	f002 fa07 	bl	800d6e4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b2d6:	4601      	mov	r1, r0
 800b2d8:	4620      	mov	r0, r4
 800b2da:	f007 fb31 	bl	8012940 <iprintf>
	HAL_Delay(100);
 800b2de:	2064      	movs	r0, #100	; 0x64
 800b2e0:	f003 f876 	bl	800e3d0 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b2e4:	2138      	movs	r1, #56	; 0x38
 800b2e6:	2037      	movs	r0, #55	; 0x37
 800b2e8:	f002 f8de 	bl	800d4a8 <ReadIMU>
 800b2ec:	4b2b      	ldr	r3, [pc, #172]	; (800b39c <InitExplore+0x110>)
	TargetVelocity[BODY] = 0;
 800b2ee:	4c2c      	ldr	r4, [pc, #176]	; (800b3a0 <InitExplore+0x114>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b2f0:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b2f4:	6818      	ldr	r0, [r3, #0]
 800b2f6:	f7fd f85f 	bl	80083b8 <__aeabi_f2d>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	4829      	ldr	r0, [pc, #164]	; (800b3a4 <InitExplore+0x118>)
 800b300:	f007 fb1e 	bl	8012940 <iprintf>
	Motor_PWM_Start();
 800b304:	f002 fade 	bl	800d8c4 <Motor_PWM_Start>
	EncoderStart(); //
 800b308:	f002 fa56 	bl	800d7b8 <EncoderStart>
	EmitterON();
 800b30c:	f002 fa64 	bl	800d7d8 <EmitterON>
	ADCStart();
 800b310:	f001 ff98 	bl	800d244 <ADCStart>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b314:	f247 512f 	movw	r1, #29999	; 0x752f
 800b318:	4823      	ldr	r0, [pc, #140]	; (800b3a8 <InitExplore+0x11c>)
 800b31a:	f002 fb5f 	bl	800d9dc <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b31e:	f247 512f 	movw	r1, #29999	; 0x752f
 800b322:	4822      	ldr	r0, [pc, #136]	; (800b3ac <InitExplore+0x120>)
 800b324:	f002 fb5a 	bl	800d9dc <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b328:	4821      	ldr	r0, [pc, #132]	; (800b3b0 <InitExplore+0x124>)
 800b32a:	f004 fe29 	bl	800ff80 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b32e:	4821      	ldr	r0, [pc, #132]	; (800b3b4 <InitExplore+0x128>)
 800b330:	f004 fe26 	bl	800ff80 <HAL_TIM_Base_Start_IT>
	TargetAngularV = 0;
 800b334:	4920      	ldr	r1, [pc, #128]	; (800b3b8 <InitExplore+0x12c>)
	AngularAcceleration = 0;
	TotalPulse[LEFT] = 0;
 800b336:	4a21      	ldr	r2, [pc, #132]	; (800b3bc <InitExplore+0x130>)
	AngularAcceleration = 0;
 800b338:	4821      	ldr	r0, [pc, #132]	; (800b3c0 <InitExplore+0x134>)
	TargetVelocity[BODY] = 0;
 800b33a:	2300      	movs	r3, #0
 800b33c:	60a3      	str	r3, [r4, #8]
	TargetAngularV = 0;
 800b33e:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b340:	2400      	movs	r4, #0
	TargetPhoto[SR] = Photo[SR];
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
#else


	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b342:	4920      	ldr	r1, [pc, #128]	; (800b3c4 <InitExplore+0x138>)
	Acceleration = 0;
 800b344:	602b      	str	r3, [r5, #0]
	AngularAcceleration = 0;
 800b346:	6003      	str	r3, [r0, #0]
	TotalPulse[LEFT] = 0;
 800b348:	6014      	str	r4, [r2, #0]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b34a:	4b1f      	ldr	r3, [pc, #124]	; (800b3c8 <InitExplore+0x13c>)
	TotalPulse[RIGHT] = 0;
 800b34c:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b34e:	6094      	str	r4, [r2, #8]
	TargetPhoto[SL] = Photo[SL];//439.600006;//THRESHOLD_SL;
 800b350:	6888      	ldr	r0, [r1, #8]
 800b352:	6098      	str	r0, [r3, #8]
	TargetPhoto[SR] = Photo[SR];//294.299988;//THRESHOLD_SR;
 800b354:	6849      	ldr	r1, [r1, #4]
 800b356:	6059      	str	r1, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b358:	edd3 7a02 	vldr	s15, [r3, #8]
 800b35c:	ed93 7a01 	vldr	s14, [r3, #4]
 800b360:	4a1a      	ldr	r2, [pc, #104]	; (800b3cc <InitExplore+0x140>)
 800b362:	ee77 7ac7 	vsub.f32	s15, s15, s14

#endif
	PIDReset(L_VELO_PID);
 800b366:	2004      	movs	r0, #4
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b368:	edc2 7a00 	vstr	s15, [r2]
	PIDReset(L_VELO_PID);
 800b36c:	f002 fe82 	bl	800e074 <PIDReset>
	PIDReset(R_VELO_PID);
 800b370:	2005      	movs	r0, #5
 800b372:	f002 fe7f 	bl	800e074 <PIDReset>

	PIDReset(A_VELO_PID);
 800b376:	4620      	mov	r0, r4
 800b378:	f002 fe7c 	bl	800e074 <PIDReset>
	PIDReset(L_WALL_PID);
 800b37c:	2002      	movs	r0, #2
 800b37e:	f002 fe79 	bl	800e074 <PIDReset>
	PIDReset(R_WALL_PID);
 800b382:	2003      	movs	r0, #3
 800b384:	f002 fe76 	bl	800e074 <PIDReset>
	PIDReset(D_WALL_PID);
 800b388:	2001      	movs	r0, #1

#endif
}
 800b38a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b38e:	f002 be71 	b.w	800e074 <PIDReset>
 800b392:	bf00      	nop
 800b394:	08016588 	.word	0x08016588
 800b398:	20007f30 	.word	0x20007f30
 800b39c:	200097e4 	.word	0x200097e4
 800b3a0:	2000a188 	.word	0x2000a188
 800b3a4:	080165a4 	.word	0x080165a4
 800b3a8:	40000424 	.word	0x40000424
 800b3ac:	40000824 	.word	0x40000824
 800b3b0:	2000a674 	.word	0x2000a674
 800b3b4:	2000a42c 	.word	0x2000a42c
 800b3b8:	2000a198 	.word	0x2000a198
 800b3bc:	2000a1b8 	.word	0x2000a1b8
 800b3c0:	20007f38 	.word	0x20007f38
 800b3c4:	2000a1f8 	.word	0x2000a1f8
 800b3c8:	2000a2b8 	.word	0x2000a2b8
 800b3cc:	2000a1ac 	.word	0x2000a1ac

0800b3d0 <InitFastest>:

void InitFastest()
{
 800b3d0:	b538      	push	{r3, r4, r5, lr}
	Motor_PWM_Start();
 800b3d2:	f002 fa77 	bl	800d8c4 <Motor_PWM_Start>
	EncoderStart(); //
 800b3d6:	f002 f9ef 	bl	800d7b8 <EncoderStart>
	EmitterON();
 800b3da:	f002 f9fd 	bl	800d7d8 <EmitterON>
	ADCStart();
 800b3de:	f001 ff31 	bl	800d244 <ADCStart>

	uint8_t imu_check;
	imu_check = IMU_init();
 800b3e2:	f002 f97f 	bl	800d6e4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b3e6:	4c3d      	ldr	r4, [pc, #244]	; (800b4dc <InitFastest+0x10c>)

	//
	//

	TargetVelocity[BODY] = 0;
	TargetAngularV = 0;
 800b3e8:	4d3d      	ldr	r5, [pc, #244]	; (800b4e0 <InitFastest+0x110>)
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b3ea:	4601      	mov	r1, r0
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	f007 faa7 	bl	8012940 <iprintf>
	imu_check =IMU_init();
 800b3f2:	f002 f977 	bl	800d6e4 <IMU_init>
	printf("imu_check 1OK: %d\r\n",imu_check);
 800b3f6:	4601      	mov	r1, r0
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	f007 faa1 	bl	8012940 <iprintf>
	HAL_Delay(100);
 800b3fe:	2064      	movs	r0, #100	; 0x64
 800b400:	f002 ffe6 	bl	800e3d0 <HAL_Delay>
	ZGyro = ReadIMU(0x37, 0x38);
 800b404:	2138      	movs	r1, #56	; 0x38
 800b406:	2037      	movs	r0, #55	; 0x37
 800b408:	f002 f84e 	bl	800d4a8 <ReadIMU>
 800b40c:	4b35      	ldr	r3, [pc, #212]	; (800b4e4 <InitFastest+0x114>)
	TargetVelocity[BODY] = 0;
 800b40e:	4c36      	ldr	r4, [pc, #216]	; (800b4e8 <InitFastest+0x118>)
	ZGyro = ReadIMU(0x37, 0x38);
 800b410:	ed83 0a00 	vstr	s0, [r3]
	printf("gyro : %f\r\n",ZGyro);
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	f7fc ffcf 	bl	80083b8 <__aeabi_f2d>
 800b41a:	4602      	mov	r2, r0
 800b41c:	460b      	mov	r3, r1
 800b41e:	4833      	ldr	r0, [pc, #204]	; (800b4ec <InitFastest+0x11c>)
 800b420:	f007 fa8e 	bl	8012940 <iprintf>
	PIDChangeFlag(L_VELO_PID, 0);
 800b424:	2100      	movs	r1, #0
 800b426:	2004      	movs	r0, #4
 800b428:	f002 fe1c 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800b42c:	2100      	movs	r1, #0
 800b42e:	2005      	movs	r0, #5
 800b430:	f002 fe18 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b434:	2100      	movs	r1, #0
 800b436:	2002      	movs	r0, #2
 800b438:	f002 fe14 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b43c:	2100      	movs	r1, #0
 800b43e:	2003      	movs	r0, #3
 800b440:	f002 fe10 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b444:	2100      	movs	r1, #0
 800b446:	2001      	movs	r0, #1
 800b448:	f002 fe0c 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800b44c:	2100      	movs	r1, #0
 800b44e:	4608      	mov	r0, r1
 800b450:	f002 fe08 	bl	800e064 <PIDChangeFlag>
	Load_Gain();
 800b454:	f002 fb92 	bl	800db7c <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800b458:	f247 512f 	movw	r1, #29999	; 0x752f
 800b45c:	4824      	ldr	r0, [pc, #144]	; (800b4f0 <InitFastest+0x120>)
 800b45e:	f002 fabd 	bl	800d9dc <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800b462:	f247 512f 	movw	r1, #29999	; 0x752f
 800b466:	4823      	ldr	r0, [pc, #140]	; (800b4f4 <InitFastest+0x124>)
 800b468:	f002 fab8 	bl	800d9dc <InitPulse>
	HAL_TIM_Base_Start_IT(&htim1);
 800b46c:	4822      	ldr	r0, [pc, #136]	; (800b4f8 <InitFastest+0x128>)
 800b46e:	f004 fd87 	bl	800ff80 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800b472:	4822      	ldr	r0, [pc, #136]	; (800b4fc <InitFastest+0x12c>)
 800b474:	f004 fd84 	bl	800ff80 <HAL_TIM_Base_Start_IT>
	TargetVelocity[BODY] = 0;
 800b478:	2300      	movs	r3, #0
	Acceleration = 0;
	AngularAcceleration = 0;
	TotalPulse[LEFT] = 0;
 800b47a:	4a21      	ldr	r2, [pc, #132]	; (800b500 <InitFastest+0x130>)
	Acceleration = 0;
 800b47c:	4821      	ldr	r0, [pc, #132]	; (800b504 <InitFastest+0x134>)
	AngularAcceleration = 0;
 800b47e:	4922      	ldr	r1, [pc, #136]	; (800b508 <InitFastest+0x138>)
	TargetVelocity[BODY] = 0;
 800b480:	60a3      	str	r3, [r4, #8]
	TotalPulse[LEFT] = 0;
 800b482:	2400      	movs	r4, #0
	TargetAngularV = 0;
 800b484:	602b      	str	r3, [r5, #0]
	Acceleration = 0;
 800b486:	6003      	str	r3, [r0, #0]
	AngularAcceleration = 0;
 800b488:	600b      	str	r3, [r1, #0]
	TotalPulse[LEFT] = 0;
 800b48a:	6014      	str	r4, [r2, #0]
	TotalPulse[RIGHT] = 0;
 800b48c:	6054      	str	r4, [r2, #4]
	TotalPulse[BODY] = 0;
 800b48e:	6094      	str	r4, [r2, #8]

	//
	IMU_Calib();	//HAL_Delay
 800b490:	f002 f96c 	bl	800d76c <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800b494:	4a1d      	ldr	r2, [pc, #116]	; (800b50c <InitFastest+0x13c>)
 800b496:	4b1e      	ldr	r3, [pc, #120]	; (800b510 <InitFastest+0x140>)
 800b498:	6890      	ldr	r0, [r2, #8]
 800b49a:	6098      	str	r0, [r3, #8]
	TargetPhoto[SR] = Photo[SR];
 800b49c:	6852      	ldr	r2, [r2, #4]
 800b49e:	605a      	str	r2, [r3, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b4a0:	edd3 7a02 	vldr	s15, [r3, #8]
 800b4a4:	ed93 7a01 	vldr	s14, [r3, #4]
 800b4a8:	491a      	ldr	r1, [pc, #104]	; (800b514 <InitFastest+0x144>)
 800b4aa:	ee77 7ac7 	vsub.f32	s15, s15, s14

	PIDReset(L_VELO_PID);
 800b4ae:	2004      	movs	r0, #4
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800b4b0:	edc1 7a00 	vstr	s15, [r1]
	PIDReset(L_VELO_PID);
 800b4b4:	f002 fdde 	bl	800e074 <PIDReset>
	PIDReset(R_VELO_PID);
 800b4b8:	2005      	movs	r0, #5
 800b4ba:	f002 fddb 	bl	800e074 <PIDReset>
	PIDReset(A_VELO_PID);
 800b4be:	4620      	mov	r0, r4
 800b4c0:	f002 fdd8 	bl	800e074 <PIDReset>
	PIDReset(L_WALL_PID);
 800b4c4:	2002      	movs	r0, #2
 800b4c6:	f002 fdd5 	bl	800e074 <PIDReset>
	PIDReset(R_WALL_PID);
 800b4ca:	2003      	movs	r0, #3
 800b4cc:	f002 fdd2 	bl	800e074 <PIDReset>
	PIDReset(D_WALL_PID);
 800b4d0:	2001      	movs	r0, #1


}
 800b4d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	PIDReset(D_WALL_PID);
 800b4d6:	f002 bdcd 	b.w	800e074 <PIDReset>
 800b4da:	bf00      	nop
 800b4dc:	08016588 	.word	0x08016588
 800b4e0:	2000a198 	.word	0x2000a198
 800b4e4:	200097e4 	.word	0x200097e4
 800b4e8:	2000a188 	.word	0x2000a188
 800b4ec:	080165a4 	.word	0x080165a4
 800b4f0:	40000424 	.word	0x40000424
 800b4f4:	40000824 	.word	0x40000824
 800b4f8:	2000a674 	.word	0x2000a674
 800b4fc:	2000a42c 	.word	0x2000a42c
 800b500:	2000a1b8 	.word	0x2000a1b8
 800b504:	20007f30 	.word	0x20007f30
 800b508:	20007f38 	.word	0x20007f38
 800b50c:	2000a1f8 	.word	0x2000a1f8
 800b510:	2000a2b8 	.word	0x2000a2b8
 800b514:	2000a1ac 	.word	0x2000a1ac

0800b518 <Debug>:
void Debug()
{
 800b518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if 1
	InitExplore();
	InitPosition();
	wall_init();

	TotalPulse[RIGHT] = 0;
 800b51a:	4d2a      	ldr	r5, [pc, #168]	; (800b5c4 <Debug+0xac>)
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
	PIDChangeFlag(L_WALL_PID, 0);
	PIDChangeFlag(R_WALL_PID, 0);
	PIDChangeFlag(A_VELO_PID, 1);
	ExploreVelocity=0;
 800b51c:	4e2a      	ldr	r6, [pc, #168]	; (800b5c8 <Debug+0xb0>)
	TotalPulse[RIGHT] = 0;
 800b51e:	2400      	movs	r4, #0
	InitExplore();
 800b520:	f7ff feb4 	bl	800b28c <InitExplore>
	InitPosition();
 800b524:	f7fd fc68 	bl	8008df8 <InitPosition>
	wall_init();
 800b528:	f7fe fe1c 	bl	800a164 <wall_init>
	PIDChangeFlag(L_VELO_PID, 1);
 800b52c:	2101      	movs	r1, #1
 800b52e:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b530:	606c      	str	r4, [r5, #4]
	TotalPulse[LEFT] = 0;
 800b532:	602c      	str	r4, [r5, #0]
	TotalPulse[BODY] = 0;
 800b534:	60ac      	str	r4, [r5, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b536:	f002 fd95 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b53a:	2101      	movs	r1, #1
 800b53c:	2005      	movs	r0, #5
 800b53e:	f002 fd91 	bl	800e064 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800b542:	68a9      	ldr	r1, [r5, #8]
 800b544:	4821      	ldr	r0, [pc, #132]	; (800b5cc <Debug+0xb4>)
 800b546:	682a      	ldr	r2, [r5, #0]
 800b548:	686b      	ldr	r3, [r5, #4]
	}
	PIDChangeFlag(F_WALL_PID, 0);
#endif
#if 1 //
	ExploreVelocity = 135;
	Pos.Dir = front;
 800b54a:	4d21      	ldr	r5, [pc, #132]	; (800b5d0 <Debug+0xb8>)
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800b54c:	f007 f9f8 	bl	8012940 <iprintf>
	PIDChangeFlag(D_WALL_PID, 0);
 800b550:	4621      	mov	r1, r4
 800b552:	2001      	movs	r0, #1
 800b554:	f002 fd86 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b558:	4621      	mov	r1, r4
 800b55a:	2002      	movs	r0, #2
 800b55c:	f002 fd82 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b560:	4621      	mov	r1, r4
 800b562:	2003      	movs	r0, #3
 800b564:	f002 fd7e 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 1);
 800b568:	2101      	movs	r1, #1
 800b56a:	4620      	mov	r0, r4
 800b56c:	f002 fd7a 	bl	800e064 <PIDChangeFlag>
	ExploreVelocity=0;
 800b570:	2700      	movs	r7, #0
	ChangeLED(3);
 800b572:	2003      	movs	r0, #3
	ExploreVelocity=0;
 800b574:	6037      	str	r7, [r6, #0]
	ChangeLED(3);
 800b576:	f002 f94b 	bl	800d810 <ChangeLED>
	ExploreVelocity = 135;
 800b57a:	eddf 0a16 	vldr	s1, [pc, #88]	; 800b5d4 <Debug+0xbc>
	IT_mode = EXPLORE;
 800b57e:	4b16      	ldr	r3, [pc, #88]	; (800b5d8 <Debug+0xc0>)
	Accel(61.75,ExploreVelocity);
 800b580:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800b5dc <Debug+0xc4>
	ExploreVelocity = 135;
 800b584:	edc6 0a00 	vstr	s1, [r6]
	IT_mode = EXPLORE;
 800b588:	2206      	movs	r2, #6
 800b58a:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800b58c:	712c      	strb	r4, [r5, #4]
	Accel(61.75,ExploreVelocity);
 800b58e:	f7fe f82b 	bl	80095e8 <Accel>
	for(int i=0; i < 1; i++)
	{
		Pos.Dir = front;
		GoStraight(90, ExploreVelocity, AddVelocity);
 800b592:	4b13      	ldr	r3, [pc, #76]	; (800b5e0 <Debug+0xc8>)
 800b594:	edd6 0a00 	vldr	s1, [r6]
 800b598:	edd3 7a00 	vldr	s15, [r3]
 800b59c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800b5e4 <Debug+0xcc>
		Pos.Dir = front;
 800b5a0:	712c      	strb	r4, [r5, #4]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800b5a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b5a6:	ee17 0a90 	vmov	r0, s15
 800b5aa:	f7fe f971 	bl	8009890 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800b5ae:	f7fd fe03 	bl	80091b8 <SlalomRight>

	}
	Pos.Dir = front;
	//Decel(45,0);
	TargetVelocity[BODY] = 0;
 800b5b2:	4b0d      	ldr	r3, [pc, #52]	; (800b5e8 <Debug+0xd0>)
	Pos.Dir = front;
 800b5b4:	712c      	strb	r4, [r5, #4]
	TargetVelocity[BODY] = 0;
 800b5b6:	609f      	str	r7, [r3, #8]
	HAL_Delay(1000);
 800b5b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	while(1)
	{
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
 800b5bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(1000);
 800b5c0:	f002 bf06 	b.w	800e3d0 <HAL_Delay>
 800b5c4:	2000a1b8 	.word	0x2000a1b8
 800b5c8:	2000a2ac 	.word	0x2000a2ac
 800b5cc:	080164d0 	.word	0x080164d0
 800b5d0:	20000004 	.word	0x20000004
 800b5d4:	43070000 	.word	0x43070000
 800b5d8:	2000a174 	.word	0x2000a174
 800b5dc:	42770000 	.word	0x42770000
 800b5e0:	2000a194 	.word	0x2000a194
 800b5e4:	42b40000 	.word	0x42b40000
 800b5e8:	2000a188 	.word	0x2000a188

0800b5ec <ParameterSetting>:
void ParameterSetting()
{
 800b5ec:	b508      	push	{r3, lr}
	Load_Gain();
 800b5ee:	f002 fac5 	bl	800db7c <Load_Gain>
	Change_Gain();

}
 800b5f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Change_Gain();
 800b5f6:	f002 bb9b 	b.w	800dd30 <Change_Gain>
 800b5fa:	bf00      	nop

0800b5fc <GainTestRWall>:
	{
		TargetVelocity[BODY] = 300;
	}
}
void GainTestRWall()
{
 800b5fc:	b508      	push	{r3, lr}
	IT_mode = EXPLORE;
 800b5fe:	4b16      	ldr	r3, [pc, #88]	; (800b658 <GainTestRWall+0x5c>)
 800b600:	2206      	movs	r2, #6
 800b602:	601a      	str	r2, [r3, #0]
	InitExplore();
 800b604:	f7ff fe42 	bl	800b28c <InitExplore>
	InitPosition();
 800b608:	f7fd fbf6 	bl	8008df8 <InitPosition>
	wall_init();
 800b60c:	f7fe fdaa 	bl	800a164 <wall_init>
	TotalPulse[RIGHT] = 0;
 800b610:	4b12      	ldr	r3, [pc, #72]	; (800b65c <GainTestRWall+0x60>)
 800b612:	2500      	movs	r5, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800b614:	2101      	movs	r1, #1
 800b616:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b618:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b61a:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800b61c:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b61e:	f002 fd21 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b622:	2101      	movs	r1, #1
 800b624:	2005      	movs	r0, #5
 800b626:	f002 fd1d 	bl	800e064 <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800b62a:	4629      	mov	r1, r5
 800b62c:	2001      	movs	r0, #1
 800b62e:	f002 fd19 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b632:	4629      	mov	r1, r5
 800b634:	2002      	movs	r0, #2
 800b636:	f002 fd15 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800b63a:	2101      	movs	r1, #1
 800b63c:	2003      	movs	r0, #3
 800b63e:	f002 fd11 	bl	800e064 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800b642:	4b07      	ldr	r3, [pc, #28]	; (800b660 <GainTestRWall+0x64>)
 800b644:	2400      	movs	r4, #0
	ChangeLED(1);
 800b646:	2001      	movs	r0, #1
	ExploreVelocity=0;
 800b648:	601c      	str	r4, [r3, #0]
	ChangeLED(1);
 800b64a:	f002 f8e1 	bl	800d810 <ChangeLED>
 800b64e:	4a05      	ldr	r2, [pc, #20]	; (800b664 <GainTestRWall+0x68>)
	while(1)
	{
		TargetVelocity[BODY] = 0;
 800b650:	4623      	mov	r3, r4
 800b652:	6093      	str	r3, [r2, #8]
 800b654:	e7fd      	b.n	800b652 <GainTestRWall+0x56>
 800b656:	bf00      	nop
 800b658:	2000a174 	.word	0x2000a174
 800b65c:	2000a1b8 	.word	0x2000a1b8
 800b660:	2000a2ac 	.word	0x2000a2ac
 800b664:	2000a188 	.word	0x2000a188

0800b668 <GainTestDWall>:

	}
}
void GainTestDWall()
{
 800b668:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
	IT_mode = EXPLORE;
 800b66c:	4b28      	ldr	r3, [pc, #160]	; (800b710 <GainTestDWall+0xa8>)
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
	PIDChangeFlag(L_WALL_PID, 0);
	PIDChangeFlag(R_WALL_PID, 0);
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800b66e:	ed9f 8a29 	vldr	s16, [pc, #164]	; 800b714 <GainTestDWall+0xac>
 800b672:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800b724 <GainTestDWall+0xbc>
 800b676:	4c28      	ldr	r4, [pc, #160]	; (800b718 <GainTestDWall+0xb0>)
	ChangeLED(2);
	while(1)
	{
		TargetVelocity[BODY] = 0;
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800b678:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b728 <GainTestDWall+0xc0>
	IT_mode = EXPLORE;
 800b67c:	2206      	movs	r2, #6
{
 800b67e:	b087      	sub	sp, #28
	IT_mode = EXPLORE;
 800b680:	601a      	str	r2, [r3, #0]
	InitExplore();
 800b682:	f7ff fe03 	bl	800b28c <InitExplore>
	InitPosition();
 800b686:	f7fd fbb7 	bl	8008df8 <InitPosition>
	wall_init();
 800b68a:	f7fe fd6b 	bl	800a164 <wall_init>
	TotalPulse[RIGHT] = 0;
 800b68e:	4b23      	ldr	r3, [pc, #140]	; (800b71c <GainTestDWall+0xb4>)
 800b690:	2500      	movs	r5, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800b692:	2101      	movs	r1, #1
 800b694:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b696:	605d      	str	r5, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b698:	601d      	str	r5, [r3, #0]
	TotalPulse[BODY] = 0;
 800b69a:	609d      	str	r5, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b69c:	f002 fce2 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	2005      	movs	r0, #5
 800b6a4:	f002 fcde 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 1);
 800b6a8:	2101      	movs	r1, #1
 800b6aa:	4608      	mov	r0, r1
 800b6ac:	f002 fcda 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b6b0:	4629      	mov	r1, r5
 800b6b2:	2002      	movs	r0, #2
 800b6b4:	f002 fcd6 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b6b8:	2003      	movs	r0, #3
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	f002 fcd2 	bl	800e064 <PIDChangeFlag>
	ExploreVelocity=0;
 800b6c0:	4b17      	ldr	r3, [pc, #92]	; (800b720 <GainTestDWall+0xb8>)
	ChangeLED(2);
 800b6c2:	2002      	movs	r0, #2
	ExploreVelocity=0;
 800b6c4:	ed83 8a00 	vstr	s16, [r3]
	ChangeLED(2);
 800b6c8:	f002 f8a2 	bl	800d810 <ChangeLED>
		TargetVelocity[BODY] = 0;
 800b6cc:	ed8b 8a02 	vstr	s16, [fp, #8]
		printf(": %f,: %f,: %f,: %f\r\n",Photo[FL],Photo[FR],Photo[SL],Photo[SR]);
 800b6d0:	6820      	ldr	r0, [r4, #0]
 800b6d2:	68e5      	ldr	r5, [r4, #12]
 800b6d4:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800b6d8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b6dc:	f7fc fe6c 	bl	80083b8 <__aeabi_f2d>
 800b6e0:	4606      	mov	r6, r0
 800b6e2:	4648      	mov	r0, r9
 800b6e4:	460f      	mov	r7, r1
 800b6e6:	f7fc fe67 	bl	80083b8 <__aeabi_f2d>
 800b6ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6ee:	4640      	mov	r0, r8
 800b6f0:	f7fc fe62 	bl	80083b8 <__aeabi_f2d>
 800b6f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	f7fc fe5d 	bl	80083b8 <__aeabi_f2d>
 800b6fe:	4632      	mov	r2, r6
 800b700:	e9cd 0100 	strd	r0, r1, [sp]
 800b704:	463b      	mov	r3, r7
 800b706:	4650      	mov	r0, sl
 800b708:	f007 f91a 	bl	8012940 <iprintf>
 800b70c:	e7de      	b.n	800b6cc <GainTestDWall+0x64>
 800b70e:	bf00      	nop
 800b710:	2000a174 	.word	0x2000a174
 800b714:	00000000 	.word	0x00000000
 800b718:	2000a1f8 	.word	0x2000a1f8
 800b71c:	2000a1b8 	.word	0x2000a1b8
 800b720:	2000a2ac 	.word	0x2000a2ac
 800b724:	2000a188 	.word	0x2000a188
 800b728:	08016558 	.word	0x08016558

0800b72c <WritingFree>:
		//printf("%f, %f\r\n", AngularV, Angle);

	}
}
void WritingFree()
{
 800b72c:	b538      	push	{r3, r4, r5, lr}
	IT_mode = WRITINGFREE;
 800b72e:	4b34      	ldr	r3, [pc, #208]	; (800b800 <WritingFree+0xd4>)
{
 800b730:	ed2d 8b02 	vpush	{d8}
	IT_mode = WRITINGFREE;
 800b734:	2507      	movs	r5, #7
 800b736:	601d      	str	r5, [r3, #0]

	InitExplore();
 800b738:	f7ff fda8 	bl	800b28c <InitExplore>

	printf("3\r\n");
 800b73c:	4831      	ldr	r0, [pc, #196]	; (800b804 <WritingFree+0xd8>)
	Calc = 1;
	Accel(61.5, 240);

	for(int i=0; i < 4; i ++)
	{
		GoStraight(90, 240, 1);
 800b73e:	eddf 8a32 	vldr	s17, [pc, #200]	; 800b808 <WritingFree+0xdc>
 800b742:	ed9f 8a32 	vldr	s16, [pc, #200]	; 800b80c <WritingFree+0xe0>
	printf("3\r\n");
 800b746:	f007 f983 	bl	8012a50 <puts>
	InitPosition();
 800b74a:	f7fd fb55 	bl	8008df8 <InitPosition>
	wall_init();
 800b74e:	f7fe fd09 	bl	800a164 <wall_init>
	printf("4\r\n");
 800b752:	482f      	ldr	r0, [pc, #188]	; (800b810 <WritingFree+0xe4>)
 800b754:	f007 f97c 	bl	8012a50 <puts>
	TotalPulse[RIGHT] = 0;
 800b758:	4b2e      	ldr	r3, [pc, #184]	; (800b814 <WritingFree+0xe8>)
 800b75a:	2400      	movs	r4, #0
	PIDChangeFlag(L_VELO_PID, 1);
 800b75c:	2101      	movs	r1, #1
 800b75e:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b760:	605c      	str	r4, [r3, #4]
	TotalPulse[LEFT] = 0;
 800b762:	601c      	str	r4, [r3, #0]
	TotalPulse[BODY] = 0;
 800b764:	609c      	str	r4, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b766:	f002 fc7d 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b76a:	2101      	movs	r1, #1
 800b76c:	2005      	movs	r0, #5
 800b76e:	f002 fc79 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800b772:	4621      	mov	r1, r4
 800b774:	2001      	movs	r0, #1
 800b776:	f002 fc75 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b77a:	4621      	mov	r1, r4
 800b77c:	2002      	movs	r0, #2
 800b77e:	f002 fc71 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b782:	4621      	mov	r1, r4
 800b784:	2003      	movs	r0, #3
 800b786:	f002 fc6d 	bl	800e064 <PIDChangeFlag>
	ExploreVelocity=0;
 800b78a:	4b23      	ldr	r3, [pc, #140]	; (800b818 <WritingFree+0xec>)
 800b78c:	2200      	movs	r2, #0
	ChangeLED(7);
 800b78e:	4628      	mov	r0, r5
	ExploreVelocity=0;
 800b790:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800b792:	f002 f83d 	bl	800d810 <ChangeLED>
	Calc = 1;
 800b796:	4b21      	ldr	r3, [pc, #132]	; (800b81c <WritingFree+0xf0>)
	Accel(61.5, 240);
 800b798:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800b820 <WritingFree+0xf4>
	Calc = 1;
 800b79c:	2201      	movs	r2, #1
	Accel(61.5, 240);
 800b79e:	eef0 0a68 	vmov.f32	s1, s17
	Calc = 1;
 800b7a2:	601a      	str	r2, [r3, #0]
	Accel(61.5, 240);
 800b7a4:	f7fd ff20 	bl	80095e8 <Accel>
 800b7a8:	2404      	movs	r4, #4
		GoStraight(90, 240, 1);
 800b7aa:	2001      	movs	r0, #1
 800b7ac:	eef0 0a68 	vmov.f32	s1, s17
 800b7b0:	eeb0 0a48 	vmov.f32	s0, s16
 800b7b4:	f7fe f86c 	bl	8009890 <GoStraight>
	for(int i=0; i < 4; i ++)
 800b7b8:	3c01      	subs	r4, #1
 800b7ba:	d1f6      	bne.n	800b7aa <WritingFree+0x7e>
	}
	for(int i=0; i < 4; i ++)
	{
		GoStraight(90, 240, -1);
 800b7bc:	eddf 8a12 	vldr	s17, [pc, #72]	; 800b808 <WritingFree+0xdc>
 800b7c0:	ed9f 8a12 	vldr	s16, [pc, #72]	; 800b80c <WritingFree+0xe0>
 800b7c4:	2404      	movs	r4, #4
 800b7c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ca:	eef0 0a68 	vmov.f32	s1, s17
 800b7ce:	eeb0 0a48 	vmov.f32	s0, s16
 800b7d2:	f7fe f85d 	bl	8009890 <GoStraight>
	for(int i=0; i < 4; i ++)
 800b7d6:	3c01      	subs	r4, #1
 800b7d8:	d1f5      	bne.n	800b7c6 <WritingFree+0x9a>
	}
	Decel(45, 0);
 800b7da:	eddf 0a12 	vldr	s1, [pc, #72]	; 800b824 <WritingFree+0xf8>
 800b7de:	ed9f 0a12 	vldr	s0, [pc, #72]	; 800b828 <WritingFree+0xfc>
 800b7e2:	f7fd ff85 	bl	80096f0 <Decel>
	//	initSearchData(&my_map, &my_mouse);
		t = 0;
		HAL_TIM_Base_Stop_IT(&htim1);
		printf("%dms\r\n",timer1);
#else
	printf("\r\n");
 800b7e6:	4811      	ldr	r0, [pc, #68]	; (800b82c <WritingFree+0x100>)
 800b7e8:	f007 f932 	bl	8012a50 <puts>
	initSearchData(&my_map, &my_mouse); //8.4ms . 1.2ms + 7.2ms
 800b7ec:	4910      	ldr	r1, [pc, #64]	; (800b830 <WritingFree+0x104>)
 800b7ee:	4811      	ldr	r0, [pc, #68]	; (800b834 <WritingFree+0x108>)
 800b7f0:	f001 fa54 	bl	800cc9c <initSearchData>

	printf("\r\n");
 800b7f4:	4810      	ldr	r0, [pc, #64]	; (800b838 <WritingFree+0x10c>)
 800b7f6:	f007 f92b 	bl	8012a50 <puts>
	updateRealSearch();	//7.6ms
 800b7fa:	f001 fa6b 	bl	800ccd4 <updateRealSearch>
 800b7fe:	e7fe      	b.n	800b7fe <WritingFree+0xd2>
 800b800:	2000a174 	.word	0x2000a174
 800b804:	080165d8 	.word	0x080165d8
 800b808:	43700000 	.word	0x43700000
 800b80c:	42b40000 	.word	0x42b40000
 800b810:	080165dc 	.word	0x080165dc
 800b814:	2000a1b8 	.word	0x2000a1b8
 800b818:	2000a2ac 	.word	0x2000a2ac
 800b81c:	2000a428 	.word	0x2000a428
 800b820:	42760000 	.word	0x42760000
 800b824:	00000000 	.word	0x00000000
 800b828:	42340000 	.word	0x42340000
 800b82c:	080165e0 	.word	0x080165e0
 800b830:	20009a24 	.word	0x20009a24
 800b834:	20009bd0 	.word	0x20009bd0
 800b838:	08016604 	.word	0x08016604
 800b83c:	00000000 	.word	0x00000000

0800b840 <FastestRun>:
	Sla.Theta1 = 30*M_PI/180;
	Sla.Theta2 = 60*M_PI/180;
	Sla.Theta3 = 90*M_PI/180;
}
void FastestRun()
{
 800b840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	ed2d 8b02 	vpush	{d8}
	IT_mode = EXPLORE;
 800b848:	4bbf      	ldr	r3, [pc, #764]	; (800bb48 <FastestRun+0x308>)
	InitPosition();


//	wall_init();

	TotalPulse[RIGHT] = 0;
 800b84a:	4ec0      	ldr	r6, [pc, #768]	; (800bb4c <FastestRun+0x30c>)
{
 800b84c:	b085      	sub	sp, #20
	IT_mode = EXPLORE;
 800b84e:	2206      	movs	r2, #6
	HAL_Delay(100);
 800b850:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800b852:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800b854:	f002 fdbc 	bl	800e3d0 <HAL_Delay>
	int8_t mode=1;
 800b858:	aa04      	add	r2, sp, #16
 800b85a:	2501      	movs	r5, #1
 800b85c:	f802 5d02 	strb.w	r5, [r2, #-2]!
	  ModeSelect( 1, 2, &mode);
 800b860:	2102      	movs	r1, #2
 800b862:	4628      	mov	r0, r5
 800b864:	f002 fcd8 	bl	800e218 <ModeSelect>
	  Signal( mode );
 800b868:	f99d 000e 	ldrsb.w	r0, [sp, #14]
 800b86c:	f002 fc68 	bl	800e140 <Signal>
		HAL_Delay(100);
 800b870:	2064      	movs	r0, #100	; 0x64
 800b872:	f002 fdad 	bl	800e3d0 <HAL_Delay>
		  int8_t mode2=1;
 800b876:	aa04      	add	r2, sp, #16
		  ModeSelect( 1, 4, &mode2);
 800b878:	2104      	movs	r1, #4
		  int8_t mode2=1;
 800b87a:	f802 5d01 	strb.w	r5, [r2, #-1]!
		  ModeSelect( 1, 4, &mode2);
 800b87e:	4628      	mov	r0, r5
 800b880:	f002 fcca 	bl	800e218 <ModeSelect>
		  Signal( mode2 );
 800b884:	f99d 000f 	ldrsb.w	r0, [sp, #15]
 800b888:	f002 fc5a 	bl	800e140 <Signal>
	TotalPulse[RIGHT] = 0;
 800b88c:	2400      	movs	r4, #0
		  PhotoSwitch();
 800b88e:	f002 fc99 	bl	800e1c4 <PhotoSwitch>
	InitFastest();
 800b892:	f7ff fd9d 	bl	800b3d0 <InitFastest>
	InitPosition();
 800b896:	f7fd faaf 	bl	8008df8 <InitPosition>
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800b89a:	4629      	mov	r1, r5
 800b89c:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800b89e:	6074      	str	r4, [r6, #4]
	TotalPulse[LEFT] = 0;
 800b8a0:	6034      	str	r4, [r6, #0]
	TotalPulse[BODY] = 0;
 800b8a2:	60b4      	str	r4, [r6, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800b8a4:	f002 fbde 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	2005      	movs	r0, #5
 800b8ac:	f002 fbda 	bl	800e064 <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800b8b0:	68b1      	ldr	r1, [r6, #8]
 800b8b2:	48a7      	ldr	r0, [pc, #668]	; (800bb50 <FastestRun+0x310>)
 800b8b4:	6832      	ldr	r2, [r6, #0]
 800b8b6:	6873      	ldr	r3, [r6, #4]
 800b8b8:	f007 f842 	bl	8012940 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800b8bc:	4621      	mov	r1, r4
 800b8be:	4628      	mov	r0, r5
 800b8c0:	f002 fbd0 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800b8c4:	4621      	mov	r1, r4
 800b8c6:	2002      	movs	r0, #2
 800b8c8:	f002 fbcc 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800b8cc:	4621      	mov	r1, r4
 800b8ce:	2003      	movs	r0, #3
 800b8d0:	f002 fbc8 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800b8d4:	4621      	mov	r1, r4
 800b8d6:	4620      	mov	r0, r4
 800b8d8:	f002 fbc4 	bl	800e064 <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);

	char turn_mode = 'T';
	if(mode == 1)
 800b8dc:	f99d 300e 	ldrsb.w	r3, [sp, #14]
 800b8e0:	42ab      	cmp	r3, r5
 800b8e2:	d012      	beq.n	800b90a <FastestRun+0xca>
		ExploreVelocity = 400;
		turn_mode = 'T';
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	4f9b      	ldr	r7, [pc, #620]	; (800bb54 <FastestRun+0x314>)
 800b8e8:	bf14      	ite	ne
 800b8ea:	f04f 0954 	movne.w	r9, #84	; 0x54
 800b8ee:	f04f 0953 	moveq.w	r9, #83	; 0x53
	}

	switch(mode2)
 800b8f2:	f99d 300f 	ldrsb.w	r3, [sp, #15]
 800b8f6:	3b01      	subs	r3, #1
 800b8f8:	2b03      	cmp	r3, #3
 800b8fa:	f200 817e 	bhi.w	800bbfa <FastestRun+0x3ba>
 800b8fe:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b902:	0172      	.short	0x0172
 800b904:	01130169 	.word	0x01130169
 800b908:	000a      	.short	0x000a
		ExploreVelocity = 400;
 800b90a:	4f92      	ldr	r7, [pc, #584]	; (800bb54 <FastestRun+0x314>)
 800b90c:	4b92      	ldr	r3, [pc, #584]	; (800bb58 <FastestRun+0x318>)
 800b90e:	603b      	str	r3, [r7, #0]
		turn_mode = 'T';
 800b910:	f04f 0954 	mov.w	r9, #84	; 0x54
 800b914:	e7ed      	b.n	800b8f2 <FastestRun+0xb2>
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
		Sla.Pre = 3;
 800b916:	4c91      	ldr	r4, [pc, #580]	; (800bb5c <FastestRun+0x31c>)
		ExploreVelocity=300;
 800b918:	4a91      	ldr	r2, [pc, #580]	; (800bb60 <FastestRun+0x320>)
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800b91a:	4b92      	ldr	r3, [pc, #584]	; (800bb64 <FastestRun+0x324>)
		ExploreVelocity=300;
 800b91c:	603a      	str	r2, [r7, #0]
		Sla.Pre = 3;
 800b91e:	4992      	ldr	r1, [pc, #584]	; (800bb68 <FastestRun+0x328>)
		Sla.Fol = 5;
 800b920:	4a92      	ldr	r2, [pc, #584]	; (800bb6c <FastestRun+0x32c>)
		Sla.Pre = 3;
 800b922:	6021      	str	r1, [r4, #0]
		Sla.Fol = 5;
 800b924:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.117;
 800b926:	60a3      	str	r3, [r4, #8]
	Sla.Pre *=  2/MM_PER_PULSE;
 800b928:	6820      	ldr	r0, [r4, #0]
	initSlalomParam();
	ChangeLED(4);

	VelocityMax = false;

	SearchOrFast = 1;
 800b92a:	f8df 829c 	ldr.w	r8, [pc, #668]	; 800bbc8 <FastestRun+0x388>
	Calc = SearchOrFast;
 800b92e:	4e90      	ldr	r6, [pc, #576]	; (800bb70 <FastestRun+0x330>)
//			HAL_Delay(300);
//			break;
//	}
	//shiftPos();

	TargetVelocity[BODY] = 0;
 800b930:	ed9f 8a90 	vldr	s16, [pc, #576]	; 800bb74 <FastestRun+0x334>
 800b934:	4d90      	ldr	r5, [pc, #576]	; (800bb78 <FastestRun+0x338>)
        	case back:
        		//U.
        		Calc = 1;//1
        		GoBack();
        		Calc = SearchOrFast;
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800b936:	eddf 8a91 	vldr	s17, [pc, #580]	; 800bb7c <FastestRun+0x33c>
	Sla.Pre *=  2/MM_PER_PULSE;
 800b93a:	f7fc fd3d 	bl	80083b8 <__aeabi_f2d>
 800b93e:	a380      	add	r3, pc, #512	; (adr r3, 800bb40 <FastestRun+0x300>)
 800b940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b944:	f7fc fd90 	bl	8008468 <__aeabi_dmul>
 800b948:	f7fd f886 	bl	8008a58 <__aeabi_d2f>
 800b94c:	6020      	str	r0, [r4, #0]
	Sla.Fol *=  2/MM_PER_PULSE;
 800b94e:	6860      	ldr	r0, [r4, #4]
 800b950:	f7fc fd32 	bl	80083b8 <__aeabi_f2d>
 800b954:	a37a      	add	r3, pc, #488	; (adr r3, 800bb40 <FastestRun+0x300>)
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	f7fc fd85 	bl	8008468 <__aeabi_dmul>
 800b95e:	f7fd f87b 	bl	8008a58 <__aeabi_d2f>
	Sla.Theta3 = 90*M_PI/180;
 800b962:	4b87      	ldr	r3, [pc, #540]	; (800bb80 <FastestRun+0x340>)
	Sla.Theta1 = 30*M_PI/180;
 800b964:	4987      	ldr	r1, [pc, #540]	; (800bb84 <FastestRun+0x344>)
	Sla.Theta2 = 60*M_PI/180;
 800b966:	4a88      	ldr	r2, [pc, #544]	; (800bb88 <FastestRun+0x348>)
	Sla.Fol *=  2/MM_PER_PULSE;
 800b968:	6060      	str	r0, [r4, #4]
	ChangeLED(4);
 800b96a:	2004      	movs	r0, #4
	Sla.Theta3 = 90*M_PI/180;
 800b96c:	61a3      	str	r3, [r4, #24]
	Sla.Theta1 = 30*M_PI/180;
 800b96e:	6121      	str	r1, [r4, #16]
	Sla.Theta2 = 60*M_PI/180;
 800b970:	6162      	str	r2, [r4, #20]
	ChangeLED(4);
 800b972:	f001 ff4d 	bl	800d810 <ChangeLED>
	VelocityMax = false;
 800b976:	4a85      	ldr	r2, [pc, #532]	; (800bb8c <FastestRun+0x34c>)
	TargetVelocity[BODY] = 0;
 800b978:	4885      	ldr	r0, [pc, #532]	; (800bb90 <FastestRun+0x350>)
	Acceleration = 0;
 800b97a:	4986      	ldr	r1, [pc, #536]	; (800bb94 <FastestRun+0x354>)
	SearchOrFast = 1;
 800b97c:	f04f 0b01 	mov.w	fp, #1
	VelocityMax = false;
 800b980:	2400      	movs	r4, #0
 800b982:	7014      	strb	r4, [r2, #0]
	SearchOrFast = 1;
 800b984:	f8c8 b000 	str.w	fp, [r8]
	Calc = SearchOrFast;
 800b988:	f8d8 2000 	ldr.w	r2, [r8]
 800b98c:	6032      	str	r2, [r6, #0]
	TargetAngularV = 0;
 800b98e:	4a82      	ldr	r2, [pc, #520]	; (800bb98 <FastestRun+0x358>)
	TargetVelocity[BODY] = 0;
 800b990:	ed80 8a02 	vstr	s16, [r0, #8]
	TargetAngle = 0;
 800b994:	4881      	ldr	r0, [pc, #516]	; (800bb9c <FastestRun+0x35c>)
	Acceleration = 0;
 800b996:	ed81 8a00 	vstr	s16, [r1]
	Angle = 0;
 800b99a:	4981      	ldr	r1, [pc, #516]	; (800bba0 <FastestRun+0x360>)
	TargetAngularV = 0;
 800b99c:	ed82 8a00 	vstr	s16, [r2]
	goal_edge_num = GOAL_SIZE_X;
 800b9a0:	4a80      	ldr	r2, [pc, #512]	; (800bba4 <FastestRun+0x364>)
	TargetAngle = 0;
 800b9a2:	ed80 8a00 	vstr	s16, [r0]
	goal_edge_num = GOAL_SIZE_X;
 800b9a6:	f04f 0a02 	mov.w	sl, #2
	PIDReset(L_VELO_PID);
 800b9aa:	2004      	movs	r0, #4
	goal_edge_num = GOAL_SIZE_X;
 800b9ac:	f882 a000 	strb.w	sl, [r2]
	Angle = 0;
 800b9b0:	ed81 8a00 	vstr	s16, [r1]
	PIDReset(L_VELO_PID);
 800b9b4:	f002 fb5e 	bl	800e074 <PIDReset>
	PIDReset(R_VELO_PID);
 800b9b8:	2005      	movs	r0, #5
 800b9ba:	f002 fb5b 	bl	800e074 <PIDReset>
	PIDReset(A_VELO_PID);
 800b9be:	4620      	mov	r0, r4
 800b9c0:	f002 fb58 	bl	800e074 <PIDReset>
	PIDReset(L_WALL_PID);
 800b9c4:	4650      	mov	r0, sl
 800b9c6:	f002 fb55 	bl	800e074 <PIDReset>
	PIDReset(R_WALL_PID);
 800b9ca:	2003      	movs	r0, #3
 800b9cc:	f002 fb52 	bl	800e074 <PIDReset>
	PIDReset(D_WALL_PID);
 800b9d0:	4658      	mov	r0, fp
 800b9d2:	f002 fb4f 	bl	800e074 <PIDReset>
	initSearchData(&my_map, &my_mouse);
 800b9d6:	4629      	mov	r1, r5
 800b9d8:	4873      	ldr	r0, [pc, #460]	; (800bba8 <FastestRun+0x368>)
 800b9da:	f001 f95f 	bl	800cc9c <initSearchData>
	flashCopyNodesToRam(); //existence
 800b9de:	f7fe fc05 	bl	800a1ec <flashCopyNodesToRam>
	updateAllNodeWeight(&my_map, GOAL_X, GOAL_Y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x03);
 800b9e2:	2204      	movs	r2, #4
 800b9e4:	2103      	movs	r1, #3
 800b9e6:	4653      	mov	r3, sl
 800b9e8:	f8cd a000 	str.w	sl, [sp]
 800b9ec:	9101      	str	r1, [sp, #4]
 800b9ee:	486e      	ldr	r0, [pc, #440]	; (800bba8 <FastestRun+0x368>)
 800b9f0:	f8df a1d8 	ldr.w	sl, [pc, #472]	; 800bbcc <FastestRun+0x38c>
 800b9f4:	4611      	mov	r1, r2
 800b9f6:	f7fe ff11 	bl	800a81c <updateAllNodeWeight>
	getPathNode(&my_map);
 800b9fa:	486b      	ldr	r0, [pc, #428]	; (800bba8 <FastestRun+0x368>)
 800b9fc:	f001 fb46 	bl	800d08c <getPathNode>
	HAL_Delay(200);
 800ba00:	20c8      	movs	r0, #200	; 0xc8
 800ba02:	f002 fce5 	bl	800e3d0 <HAL_Delay>
	Accel(61.5, ExploreVelocity);
 800ba06:	edd7 0a00 	vldr	s1, [r7]
 800ba0a:	ed9f 0a68 	vldr	s0, [pc, #416]	; 800bbac <FastestRun+0x36c>
        shiftState(&my_mouse);
 800ba0e:	46ab      	mov	fp, r5
	Accel(61.5, ExploreVelocity);
 800ba10:	f7fd fdea 	bl	80095e8 <Accel>
    while(! ((my_mouse.goal_lesser.x <= my_mouse.next.pos.x && my_mouse.next.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.next.pos.y && my_mouse.next.pos.y <= my_mouse.goal_larger.y)))
 800ba14:	7d2b      	ldrb	r3, [r5, #20]
 800ba16:	782a      	ldrb	r2, [r5, #0]
 800ba18:	429a      	cmp	r2, r3
 800ba1a:	d809      	bhi.n	800ba30 <FastestRun+0x1f0>
 800ba1c:	78aa      	ldrb	r2, [r5, #2]
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d306      	bcc.n	800ba30 <FastestRun+0x1f0>
 800ba22:	7d6b      	ldrb	r3, [r5, #21]
 800ba24:	786a      	ldrb	r2, [r5, #1]
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d802      	bhi.n	800ba30 <FastestRun+0x1f0>
 800ba2a:	78ea      	ldrb	r2, [r5, #3]
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d263      	bcs.n	800baf8 <FastestRun+0x2b8>
        shiftState(&my_mouse);
 800ba30:	4658      	mov	r0, fp
 800ba32:	f7ff fbd1 	bl	800b1d8 <shiftState>
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800ba36:	2303      	movs	r3, #3
 800ba38:	692a      	ldr	r2, [r5, #16]
 800ba3a:	7aa9      	ldrb	r1, [r5, #10]
 800ba3c:	485a      	ldr	r0, [pc, #360]	; (800bba8 <FastestRun+0x368>)
 800ba3e:	f7ff f80f 	bl	800aa60 <getNextNode>
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800ba42:	495b      	ldr	r1, [pc, #364]	; (800bbb0 <FastestRun+0x370>)
        my_mouse.next.node = getNextNode(&my_map, my_mouse.now.car, my_mouse.now.node, 0x03);//. . fff
 800ba44:	61e8      	str	r0, [r5, #28]
 800ba46:	4602      	mov	r2, r0
        getNextState(&(my_mouse.now),&(my_mouse.next),my_mouse.next.node);
 800ba48:	f1a1 000c 	sub.w	r0, r1, #12
 800ba4c:	f7ff fa62 	bl	800af14 <getNextState>
        	switch(my_mouse.next.dir%8)
 800ba50:	7deb      	ldrb	r3, [r5, #23]
        AddVelocity = 0;
 800ba52:	ed8a 8a00 	vstr	s16, [sl]
        	switch(my_mouse.next.dir%8)
 800ba56:	f003 0307 	and.w	r3, r3, #7
 800ba5a:	2b06      	cmp	r3, #6
 800ba5c:	d80b      	bhi.n	800ba76 <FastestRun+0x236>
 800ba5e:	e8df f003 	tbb	[pc, r3]
 800ba62:	0a16      	.short	0x0a16
 800ba64:	4021350c 	.word	0x4021350c
 800ba68:	04          	.byte	0x04
 800ba69:	00          	.byte	0x00
        		Calc = SearchOrFast;
        		TurnLeft(turn_mode);
        		break;
        	case left:
        		//
        		Calc = SearchOrFast;
 800ba6a:	f8d8 3000 	ldr.w	r3, [r8]
 800ba6e:	6033      	str	r3, [r6, #0]
        		TurnLeft(turn_mode);
 800ba70:	4648      	mov	r0, r9
 800ba72:	f7fe f87d 	bl	8009b70 <TurnLeft>
        		break;
        	}
        cnt++;
 800ba76:	3401      	adds	r4, #1
 800ba78:	e7cc      	b.n	800ba14 <FastestRun+0x1d4>
        		ChangeLED(1);
 800ba7a:	2001      	movs	r0, #1
 800ba7c:	f001 fec8 	bl	800d810 <ChangeLED>
        		Calc = SearchOrFast;
 800ba80:	f8d8 3000 	ldr.w	r3, [r8]
 800ba84:	6033      	str	r3, [r6, #0]
        		TurnRight(turn_mode);
 800ba86:	4648      	mov	r0, r9
 800ba88:	f7fe f834 	bl	8009af4 <TurnRight>
        		break;
 800ba8c:	e7f3      	b.n	800ba76 <FastestRun+0x236>
        		Calc = SearchOrFast;
 800ba8e:	f8d8 3000 	ldr.w	r3, [r8]
        		GoStraight(90, ExploreVelocity , 0);
 800ba92:	edd7 0a00 	vldr	s1, [r7]
        		Calc = SearchOrFast;
 800ba96:	6033      	str	r3, [r6, #0]
        		GoStraight(90, ExploreVelocity , 0);
 800ba98:	2000      	movs	r0, #0
 800ba9a:	eeb0 0a68 	vmov.f32	s0, s17
 800ba9e:	f7fd fef7 	bl	8009890 <GoStraight>
        		break;
 800baa2:	e7e8      	b.n	800ba76 <FastestRun+0x236>
        		Calc = 1;//1
 800baa4:	2301      	movs	r3, #1
 800baa6:	6033      	str	r3, [r6, #0]
        		GoBack();
 800baa8:	f7fe f8a2 	bl	8009bf0 <GoBack>
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800baac:	edda 7a00 	vldr	s15, [sl]
        		Calc = SearchOrFast;
 800bab0:	f8d8 3000 	ldr.w	r3, [r8]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800bab4:	edd7 0a00 	vldr	s1, [r7]
        		Calc = SearchOrFast;
 800bab8:	6033      	str	r3, [r6, #0]
        		GoStraight(90, ExploreVelocity , AddVelocity);
 800baba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800babe:	eeb0 0a68 	vmov.f32	s0, s17
 800bac2:	ee17 0a90 	vmov	r0, s15
 800bac6:	f7fd fee3 	bl	8009890 <GoStraight>
        		break;
 800baca:	e7d4      	b.n	800ba76 <FastestRun+0x236>
        		Calc = 1;//1
 800bacc:	2301      	movs	r3, #1
 800bace:	6033      	str	r3, [r6, #0]
        		GoBack();
 800bad0:	f7fe f88e 	bl	8009bf0 <GoBack>
        		Calc = SearchOrFast;
 800bad4:	f8d8 3000 	ldr.w	r3, [r8]
 800bad8:	6033      	str	r3, [r6, #0]
        		TurnRight(turn_mode);
 800bada:	4648      	mov	r0, r9
 800badc:	f7fe f80a 	bl	8009af4 <TurnRight>
        		break;
 800bae0:	e7c9      	b.n	800ba76 <FastestRun+0x236>
        		Calc = 1;//1
 800bae2:	2301      	movs	r3, #1
 800bae4:	6033      	str	r3, [r6, #0]
        		GoBack();
 800bae6:	f7fe f883 	bl	8009bf0 <GoBack>
        		Calc = SearchOrFast;
 800baea:	f8d8 3000 	ldr.w	r3, [r8]
 800baee:	6033      	str	r3, [r6, #0]
        		TurnLeft(turn_mode);
 800baf0:	4648      	mov	r0, r9
 800baf2:	f7fe f83d 	bl	8009b70 <TurnLeft>
        		break;
 800baf6:	e7be      	b.n	800ba76 <FastestRun+0x236>
//    outputDataToFile(maze);

	//fast_run( X_GOAL_LESSER, Y_GOAL_LESSER,X_GOAL_LARGER,Y_GOAL_LARGER, turn_mode,0x03);

	//
	Decel(45,0);
 800baf8:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800bb74 <FastestRun+0x334>
 800bafc:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800bbb4 <FastestRun+0x374>
 800bb00:	4d29      	ldr	r5, [pc, #164]	; (800bba8 <FastestRun+0x368>)
	//
	Signal(7);

	while(1)
	{
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800bb02:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 800bbd0 <FastestRun+0x390>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bb06:	4f2c      	ldr	r7, [pc, #176]	; (800bbb8 <FastestRun+0x378>)
	Decel(45,0);
 800bb08:	f7fd fdf2 	bl	80096f0 <Decel>
	Signal(7);
 800bb0c:	2007      	movs	r0, #7
 800bb0e:	f002 fb17 	bl	800e140 <Signal>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bb12:	462e      	mov	r6, r5
		printf(": : %d, : %d\r\n",cnt, my_map.RawNode[0][1].weight);
 800bb14:	4621      	mov	r1, r4
 800bb16:	896a      	ldrh	r2, [r5, #10]
 800bb18:	4640      	mov	r0, r8
 800bb1a:	f006 ff11 	bl	8012940 <iprintf>
		printAllWeight(&my_map, &(my_mouse.now.pos));
 800bb1e:	4639      	mov	r1, r7
 800bb20:	4630      	mov	r0, r6
 800bb22:	f7fe fbad 	bl	800a280 <printAllWeight>
 800bb26:	e7f5      	b.n	800bb14 <FastestRun+0x2d4>
		Sla.Pre = 2;
 800bb28:	4c0c      	ldr	r4, [pc, #48]	; (800bb5c <FastestRun+0x31c>)
		ExploreVelocity=180;
 800bb2a:	4a24      	ldr	r2, [pc, #144]	; (800bbbc <FastestRun+0x37c>)
		Sla.Alpha = 0.04;
 800bb2c:	4b24      	ldr	r3, [pc, #144]	; (800bbc0 <FastestRun+0x380>)
		ExploreVelocity=180;
 800bb2e:	603a      	str	r2, [r7, #0]
		Sla.Pre = 2;
 800bb30:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		Sla.Fol = 3.5;
 800bb34:	4a23      	ldr	r2, [pc, #140]	; (800bbc4 <FastestRun+0x384>)
		Sla.Pre = 2;
 800bb36:	6021      	str	r1, [r4, #0]
		Sla.Fol = 3.5;
 800bb38:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.04;
 800bb3a:	60a3      	str	r3, [r4, #8]
		break;
 800bb3c:	e6f4      	b.n	800b928 <FastestRun+0xe8>
 800bb3e:	bf00      	nop
 800bb40:	9f8f0d54 	.word	0x9f8f0d54
 800bb44:	409ee54a 	.word	0x409ee54a
 800bb48:	2000a174 	.word	0x2000a174
 800bb4c:	2000a1b8 	.word	0x2000a1b8
 800bb50:	080164d0 	.word	0x080164d0
 800bb54:	2000a2ac 	.word	0x2000a2ac
 800bb58:	43c80000 	.word	0x43c80000
 800bb5c:	2000a1d0 	.word	0x2000a1d0
 800bb60:	43960000 	.word	0x43960000
 800bb64:	3def9db2 	.word	0x3def9db2
 800bb68:	40400000 	.word	0x40400000
 800bb6c:	40a00000 	.word	0x40a00000
 800bb70:	2000a428 	.word	0x2000a428
 800bb74:	00000000 	.word	0x00000000
 800bb78:	20009a24 	.word	0x20009a24
 800bb7c:	42b40000 	.word	0x42b40000
 800bb80:	3fc90fdb 	.word	0x3fc90fdb
 800bb84:	3f060a92 	.word	0x3f060a92
 800bb88:	3f860a92 	.word	0x3f860a92
 800bb8c:	2000a2aa 	.word	0x2000a2aa
 800bb90:	2000a188 	.word	0x2000a188
 800bb94:	20007f30 	.word	0x20007f30
 800bb98:	2000a198 	.word	0x2000a198
 800bb9c:	20007f44 	.word	0x20007f44
 800bba0:	20007f34 	.word	0x20007f34
 800bba4:	2000a1b4 	.word	0x2000a1b4
 800bba8:	20009bd0 	.word	0x20009bd0
 800bbac:	42760000 	.word	0x42760000
 800bbb0:	20009a38 	.word	0x20009a38
 800bbb4:	42340000 	.word	0x42340000
 800bbb8:	20009a2c 	.word	0x20009a2c
 800bbbc:	43340000 	.word	0x43340000
 800bbc0:	3d23d70a 	.word	0x3d23d70a
 800bbc4:	40600000 	.word	0x40600000
 800bbc8:	2000a424 	.word	0x2000a424
 800bbcc:	2000a194 	.word	0x2000a194
 800bbd0:	08016504 	.word	0x08016504
		Sla.Pre = 5;
 800bbd4:	4c0a      	ldr	r4, [pc, #40]	; (800bc00 <FastestRun+0x3c0>)
		ExploreVelocity=135;
 800bbd6:	4b0b      	ldr	r3, [pc, #44]	; (800bc04 <FastestRun+0x3c4>)
		Sla.Alpha = 0.0273;
 800bbd8:	4a0b      	ldr	r2, [pc, #44]	; (800bc08 <FastestRun+0x3c8>)
		ExploreVelocity=135;
 800bbda:	603b      	str	r3, [r7, #0]
		Sla.Pre = 5;
 800bbdc:	4b0b      	ldr	r3, [pc, #44]	; (800bc0c <FastestRun+0x3cc>)
		Sla.Alpha = 0.0273;
 800bbde:	60a2      	str	r2, [r4, #8]
		Sla.Pre = 5;
 800bbe0:	6023      	str	r3, [r4, #0]
		Sla.Fol = 5;
 800bbe2:	6063      	str	r3, [r4, #4]
		break;
 800bbe4:	e6a0      	b.n	800b928 <FastestRun+0xe8>
		Sla.Pre = 7;//9;
 800bbe6:	4c06      	ldr	r4, [pc, #24]	; (800bc00 <FastestRun+0x3c0>)
		ExploreVelocity=90;
 800bbe8:	4a09      	ldr	r2, [pc, #36]	; (800bc10 <FastestRun+0x3d0>)
		Sla.Alpha = 0.014;
 800bbea:	4b0a      	ldr	r3, [pc, #40]	; (800bc14 <FastestRun+0x3d4>)
		ExploreVelocity=90;
 800bbec:	603a      	str	r2, [r7, #0]
		Sla.Pre = 7;//9;
 800bbee:	490a      	ldr	r1, [pc, #40]	; (800bc18 <FastestRun+0x3d8>)
		Sla.Fol = 11;//13;
 800bbf0:	4a0a      	ldr	r2, [pc, #40]	; (800bc1c <FastestRun+0x3dc>)
		Sla.Pre = 7;//9;
 800bbf2:	6021      	str	r1, [r4, #0]
		Sla.Fol = 11;//13;
 800bbf4:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.014;
 800bbf6:	60a3      	str	r3, [r4, #8]
		break;
 800bbf8:	e696      	b.n	800b928 <FastestRun+0xe8>
 800bbfa:	4c01      	ldr	r4, [pc, #4]	; (800bc00 <FastestRun+0x3c0>)
 800bbfc:	e694      	b.n	800b928 <FastestRun+0xe8>
 800bbfe:	bf00      	nop
 800bc00:	2000a1d0 	.word	0x2000a1d0
 800bc04:	43070000 	.word	0x43070000
 800bc08:	3cdfa440 	.word	0x3cdfa440
 800bc0c:	40a00000 	.word	0x40a00000
 800bc10:	42b40000 	.word	0x42b40000
 800bc14:	3c656042 	.word	0x3c656042
 800bc18:	40e00000 	.word	0x40e00000
 800bc1c:	41300000 	.word	0x41300000

0800bc20 <Explore>:
	}
}
void Explore()
{
 800bc20:	b5f0      	push	{r4, r5, r6, r7, lr}
	IT_mode = EXPLORE;
 800bc22:	4b7f      	ldr	r3, [pc, #508]	; (800be20 <Explore+0x200>)
{
 800bc24:	b083      	sub	sp, #12
	IT_mode = EXPLORE;
 800bc26:	2206      	movs	r2, #6
	//IT_mode = WRITINGFREE;
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(100);
 800bc28:	2064      	movs	r0, #100	; 0x64
	IT_mode = EXPLORE;
 800bc2a:	601a      	str	r2, [r3, #0]
	HAL_Delay(100);
 800bc2c:	f002 fbd0 	bl	800e3d0 <HAL_Delay>
	int8_t mode=1;
 800bc30:	aa02      	add	r2, sp, #8
 800bc32:	2501      	movs	r5, #1
 800bc34:	f802 5d02 	strb.w	r5, [r2, #-2]!
	ModeSelect( 1, 2, &mode);
 800bc38:	2102      	movs	r1, #2
 800bc3a:	4628      	mov	r0, r5
 800bc3c:	f002 faec 	bl	800e218 <ModeSelect>
	Signal( mode );
 800bc40:	f99d 0006 	ldrsb.w	r0, [sp, #6]
 800bc44:	f002 fa7c 	bl	800e140 <Signal>
	HAL_Delay(100);
 800bc48:	2064      	movs	r0, #100	; 0x64
 800bc4a:	f002 fbc1 	bl	800e3d0 <HAL_Delay>

	int8_t mode2=1;
 800bc4e:	aa02      	add	r2, sp, #8
	ModeSelect( 1, 4, &mode2);
 800bc50:	2104      	movs	r1, #4
	int8_t mode2=1;
 800bc52:	f802 5d01 	strb.w	r5, [r2, #-1]!
	ModeSelect( 1, 4, &mode2);
 800bc56:	4628      	mov	r0, r5
 800bc58:	f002 fade 	bl	800e218 <ModeSelect>
	Signal( mode2 );
 800bc5c:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800bc60:	f002 fa6e 	bl	800e140 <Signal>
	PhotoSwitch();
 800bc64:	f002 faae 	bl	800e1c4 <PhotoSwitch>
	//printf("test\r\n");
	//HAL_Delay(2000);

	InitExplore();
 800bc68:	f7ff fb10 	bl	800b28c <InitExplore>

	InitPosition();
 800bc6c:	f7fd f8c4 	bl	8008df8 <InitPosition>

//	printf("\r\n");
//	wall_init();
//
//	printf("\r\n");
	TotalPulse[RIGHT] = 0;
 800bc70:	4b6c      	ldr	r3, [pc, #432]	; (800be24 <Explore+0x204>)
 800bc72:	2400      	movs	r4, #0
	TotalPulse[LEFT] = 0;
	TotalPulse[BODY] = 0;

	PIDChangeFlag(L_VELO_PID, 1);
 800bc74:	4629      	mov	r1, r5
 800bc76:	2004      	movs	r0, #4
	TotalPulse[RIGHT] = 0;
 800bc78:	605c      	str	r4, [r3, #4]
	TotalPulse[LEFT] = 0;
 800bc7a:	601c      	str	r4, [r3, #0]
	TotalPulse[BODY] = 0;
 800bc7c:	609c      	str	r4, [r3, #8]
	PIDChangeFlag(L_VELO_PID, 1);
 800bc7e:	f002 f9f1 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800bc82:	4629      	mov	r1, r5
 800bc84:	2005      	movs	r0, #5
 800bc86:	f002 f9ed 	bl	800e064 <PIDChangeFlag>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f002 f9e9 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800bc92:	4621      	mov	r1, r4
 800bc94:	2002      	movs	r0, #2
 800bc96:	f002 f9e5 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800bc9a:	4621      	mov	r1, r4
 800bc9c:	2003      	movs	r0, #3
 800bc9e:	f002 f9e1 	bl	800e064 <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800bca2:	4621      	mov	r1, r4
 800bca4:	4620      	mov	r0, r4
 800bca6:	f002 f9dd 	bl	800e064 <PIDChangeFlag>

//	ChangeLED(2);

	//
	char turn_mode = 'T';
	if(mode == 1)
 800bcaa:	f99d 3006 	ldrsb.w	r3, [sp, #6]
 800bcae:	42ab      	cmp	r3, r5
 800bcb0:	d00e      	beq.n	800bcd0 <Explore+0xb0>
		turn_mode = 'T';
		ExploreVelocity=300;
	}
	else if(mode == 2)
	{
		turn_mode = 'S';
 800bcb2:	2b02      	cmp	r3, #2
 800bcb4:	4e5c      	ldr	r6, [pc, #368]	; (800be28 <Explore+0x208>)
 800bcb6:	bf14      	ite	ne
 800bcb8:	2754      	movne	r7, #84	; 0x54
 800bcba:	2753      	moveq	r7, #83	; 0x53
	}

	switch(mode2)
 800bcbc:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800bcc0:	3b01      	subs	r3, #1
 800bcc2:	2b03      	cmp	r3, #3
 800bcc4:	f200 80a4 	bhi.w	800be10 <Explore+0x1f0>
 800bcc8:	e8df f003 	tbb	[pc, r3]
 800bccc:	07818d98 	.word	0x07818d98
		ExploreVelocity=300;
 800bcd0:	4e55      	ldr	r6, [pc, #340]	; (800be28 <Explore+0x208>)
 800bcd2:	4b56      	ldr	r3, [pc, #344]	; (800be2c <Explore+0x20c>)
 800bcd4:	6033      	str	r3, [r6, #0]
		turn_mode = 'T';
 800bcd6:	2754      	movs	r7, #84	; 0x54
 800bcd8:	e7f0      	b.n	800bcbc <Explore+0x9c>
		Sla.Theta2 = 60;
		Sla.Theta3 = 90;
		break;
	case 4:
		ExploreVelocity=300;
		Sla.Pre = 3;
 800bcda:	4c55      	ldr	r4, [pc, #340]	; (800be30 <Explore+0x210>)
		ExploreVelocity=300;
 800bcdc:	4a53      	ldr	r2, [pc, #332]	; (800be2c <Explore+0x20c>)
		Sla.Fol = 5;
		Sla.Alpha = 0.117;
 800bcde:	4b55      	ldr	r3, [pc, #340]	; (800be34 <Explore+0x214>)
		ExploreVelocity=300;
 800bce0:	6032      	str	r2, [r6, #0]
		Sla.Pre = 3;
 800bce2:	4955      	ldr	r1, [pc, #340]	; (800be38 <Explore+0x218>)
		Sla.Fol = 5;
 800bce4:	4a55      	ldr	r2, [pc, #340]	; (800be3c <Explore+0x21c>)
		Sla.Pre = 3;
 800bce6:	6021      	str	r1, [r4, #0]
		Sla.Fol = 5;
 800bce8:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.117;
 800bcea:	60a3      	str	r3, [r4, #8]
	Sla.Pre *=  2/MM_PER_PULSE;
 800bcec:	6820      	ldr	r0, [r4, #0]
 800bcee:	4d54      	ldr	r5, [pc, #336]	; (800be40 <Explore+0x220>)
 800bcf0:	f7fc fb62 	bl	80083b8 <__aeabi_f2d>
 800bcf4:	a348      	add	r3, pc, #288	; (adr r3, 800be18 <Explore+0x1f8>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	f7fc fbb5 	bl	8008468 <__aeabi_dmul>
 800bcfe:	f7fc feab 	bl	8008a58 <__aeabi_d2f>
 800bd02:	6020      	str	r0, [r4, #0]
	Sla.Fol *=  2/MM_PER_PULSE;
 800bd04:	6860      	ldr	r0, [r4, #4]
 800bd06:	f7fc fb57 	bl	80083b8 <__aeabi_f2d>
 800bd0a:	a343      	add	r3, pc, #268	; (adr r3, 800be18 <Explore+0x1f8>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f7fc fbaa 	bl	8008468 <__aeabi_dmul>
 800bd14:	f7fc fea0 	bl	8008a58 <__aeabi_d2f>
//			HAL_Delay(1000);
//		}
//	Pos.TargetX = X_GOAL_LESSER;
//	Pos.TargetY = Y_GOAL_LESSER;
//	goal_edge_num = two;
	VelocityMax = false;
 800bd18:	494a      	ldr	r1, [pc, #296]	; (800be44 <Explore+0x224>)
	SearchOrFast = 0;
 800bd1a:	f8df c178 	ldr.w	ip, [pc, #376]	; 800be94 <Explore+0x274>
	Calc = 0;
 800bd1e:	4a4a      	ldr	r2, [pc, #296]	; (800be48 <Explore+0x228>)
	Sla.Fol *=  2/MM_PER_PULSE;
 800bd20:	6060      	str	r0, [r4, #4]
	VelocityMax = false;
 800bd22:	2300      	movs	r3, #0
 800bd24:	700b      	strb	r3, [r1, #0]

//	PhotoSwitch();
	Control_Mode=A_VELO_PID; //0. 
 800bd26:	4949      	ldr	r1, [pc, #292]	; (800be4c <Explore+0x22c>)
	Sla.Theta1 = 30*M_PI/180;
 800bd28:	4849      	ldr	r0, [pc, #292]	; (800be50 <Explore+0x230>)
	SearchOrFast = 0;
 800bd2a:	f8cc 3000 	str.w	r3, [ip]
	Control_Mode=A_VELO_PID; //0. 
 800bd2e:	600b      	str	r3, [r1, #0]
	Calc = 0;
 800bd30:	6013      	str	r3, [r2, #0]
	Sla.Theta1 = 30*M_PI/180;
 800bd32:	6120      	str	r0, [r4, #16]
	Sla.Theta2 = 60*M_PI/180;
 800bd34:	4a47      	ldr	r2, [pc, #284]	; (800be54 <Explore+0x234>)
	Sla.Theta3 = 90*M_PI/180;
 800bd36:	4b48      	ldr	r3, [pc, #288]	; (800be58 <Explore+0x238>)
//	Pos.Car = north;
//	Pos.NextX = Pos.X;
//	Pos.NextY = Pos.Y + 1;
//	Pos.NextCar = north;

	initSearchData(&my_map, &my_mouse);
 800bd38:	4848      	ldr	r0, [pc, #288]	; (800be5c <Explore+0x23c>)
	Sla.Theta2 = 60*M_PI/180;
 800bd3a:	6162      	str	r2, [r4, #20]
	initSearchData(&my_map, &my_mouse);
 800bd3c:	4629      	mov	r1, r5
	Sla.Theta3 = 90*M_PI/180;
 800bd3e:	61a3      	str	r3, [r4, #24]
	initSearchData(&my_map, &my_mouse);
 800bd40:	f000 ffac 	bl	800cc9c <initSearchData>
//	printGoal(&my_mouse);
//	printAllWeight(&my_map, &(my_mouse.goal_lesser)); //0.
	dbc = 1;
 800bd44:	4b46      	ldr	r3, [pc, #280]	; (800be60 <Explore+0x240>)
	Accel(61.5, ExploreVelocity);
 800bd46:	edd6 0a00 	vldr	s1, [r6]
 800bd4a:	ed9f 0a46 	vldr	s0, [pc, #280]	; 800be64 <Explore+0x244>

//		//ChangeLED(Pos.Car);
//		KyushinJudge();
//		SelectAction(turn_mode);
//		shiftPos();
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd4e:	4e43      	ldr	r6, [pc, #268]	; (800be5c <Explore+0x23c>)
	dbc = 1;
 800bd50:	2201      	movs	r2, #1
 800bd52:	601a      	str	r2, [r3, #0]
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd54:	462c      	mov	r4, r5
	Accel(61.5, ExploreVelocity);
 800bd56:	f7fd fc47 	bl	80095e8 <Accel>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd5a:	e001      	b.n	800bd60 <Explore+0x140>
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd5c:	f001 f8a8 	bl	800ceb0 <getNextDirection>
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd60:	782a      	ldrb	r2, [r5, #0]
 800bd62:	7a2b      	ldrb	r3, [r5, #8]
 800bd64:	429a      	cmp	r2, r3
		getNextDirection(&my_map, &my_mouse, turn_mode);
 800bd66:	4621      	mov	r1, r4
 800bd68:	463a      	mov	r2, r7
 800bd6a:	4630      	mov	r0, r6
	while( ! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //&&  (1/*0)*/ //
 800bd6c:	d8f6      	bhi.n	800bd5c <Explore+0x13c>
 800bd6e:	f895 c002 	ldrb.w	ip, [r5, #2]
 800bd72:	459c      	cmp	ip, r3
 800bd74:	d3f2      	bcc.n	800bd5c <Explore+0x13c>
 800bd76:	7a6b      	ldrb	r3, [r5, #9]
 800bd78:	f895 c001 	ldrb.w	ip, [r5, #1]
 800bd7c:	459c      	cmp	ip, r3
 800bd7e:	d8ed      	bhi.n	800bd5c <Explore+0x13c>
 800bd80:	f895 c003 	ldrb.w	ip, [r5, #3]
 800bd84:	459c      	cmp	ip, r3
 800bd86:	d3e9      	bcc.n	800bd5c <Explore+0x13c>
	}
//	while(1)
//	{
//		TargetVelocity[BODY] = 0;
//	}
	Decel(45, 0);
 800bd88:	eddf 0a37 	vldr	s1, [pc, #220]	; 800be68 <Explore+0x248>
 800bd8c:	ed9f 0a37 	vldr	s0, [pc, #220]	; 800be6c <Explore+0x24c>


while(1)
{
	//
	printAllNodeExistence(&my_map);
 800bd90:	4c32      	ldr	r4, [pc, #200]	; (800be5c <Explore+0x23c>)
	Decel(45, 0);
 800bd92:	f7fd fcad 	bl	80096f0 <Decel>
	WaitStopAndReset();//.
 800bd96:	f7fd f8a1 	bl	8008edc <WaitStopAndReset>
	shiftState(&my_mouse);
 800bd9a:	4829      	ldr	r0, [pc, #164]	; (800be40 <Explore+0x220>)
 800bd9c:	f7ff fa1c 	bl	800b1d8 <shiftState>
	PIDChangeFlag(A_VELO_PID, 0);
 800bda0:	2100      	movs	r1, #0
 800bda2:	4608      	mov	r0, r1
 800bda4:	f002 f95e 	bl	800e064 <PIDChangeFlag>
	Flash_clear_sector1();
 800bda8:	f001 fb32 	bl	800d410 <Flash_clear_sector1>
	flashStoreNodes();
 800bdac:	f7fe f99e 	bl	800a0ec <flashStoreNodes>
	Signal(7);
 800bdb0:	2007      	movs	r0, #7
 800bdb2:	f002 f9c5 	bl	800e140 <Signal>
	printAllNodeExistence(&my_map);
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	f7fe fbac 	bl	800a514 <printAllNodeExistence>
	//printAllNode(&my_map); //draw
	printMatrix16ValueFromNode(&my_map);
 800bdbc:	4620      	mov	r0, r4
 800bdbe:	f7fe fbeb 	bl	800a598 <printMatrix16ValueFromNode>
	printAllWeight(&my_map, &(my_mouse.now.node->pos) );
 800bdc2:	6929      	ldr	r1, [r5, #16]
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	3106      	adds	r1, #6
 800bdc8:	f7fe fa5a 	bl	800a280 <printAllWeight>
 800bdcc:	e7f3      	b.n	800bdb6 <Explore+0x196>
		Sla.Pre = 2;
 800bdce:	4c18      	ldr	r4, [pc, #96]	; (800be30 <Explore+0x210>)
		ExploreVelocity=240;
 800bdd0:	4a27      	ldr	r2, [pc, #156]	; (800be70 <Explore+0x250>)
		Sla.Alpha = 0.078;
 800bdd2:	4b28      	ldr	r3, [pc, #160]	; (800be74 <Explore+0x254>)
		ExploreVelocity=240;
 800bdd4:	6032      	str	r2, [r6, #0]
		Sla.Pre = 2;
 800bdd6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		Sla.Fol = 16;
 800bdda:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
		Sla.Pre = 2;
 800bdde:	6021      	str	r1, [r4, #0]
		Sla.Fol = 16;
 800bde0:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.078;
 800bde2:	60a3      	str	r3, [r4, #8]
		break;
 800bde4:	e782      	b.n	800bcec <Explore+0xcc>
		Sla.Pre = 2;
 800bde6:	4c12      	ldr	r4, [pc, #72]	; (800be30 <Explore+0x210>)
		ExploreVelocity=180;
 800bde8:	4923      	ldr	r1, [pc, #140]	; (800be78 <Explore+0x258>)
		Sla.Fol = 16.5;
 800bdea:	4a24      	ldr	r2, [pc, #144]	; (800be7c <Explore+0x25c>)
		Sla.Alpha = 0.043;
 800bdec:	4b24      	ldr	r3, [pc, #144]	; (800be80 <Explore+0x260>)
		ExploreVelocity=180;
 800bdee:	6031      	str	r1, [r6, #0]
		Sla.Pre = 2;
 800bdf0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bdf4:	6021      	str	r1, [r4, #0]
		Sla.Fol = 16.5;
 800bdf6:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.043;
 800bdf8:	60a3      	str	r3, [r4, #8]
		break;
 800bdfa:	e777      	b.n	800bcec <Explore+0xcc>
		Sla.Pre = 9;
 800bdfc:	4c0c      	ldr	r4, [pc, #48]	; (800be30 <Explore+0x210>)
		ExploreVelocity=90;
 800bdfe:	4a21      	ldr	r2, [pc, #132]	; (800be84 <Explore+0x264>)
		Sla.Alpha = 0.014;
 800be00:	4b21      	ldr	r3, [pc, #132]	; (800be88 <Explore+0x268>)
		ExploreVelocity=90;
 800be02:	6032      	str	r2, [r6, #0]
		Sla.Pre = 9;
 800be04:	4921      	ldr	r1, [pc, #132]	; (800be8c <Explore+0x26c>)
		Sla.Fol = 20;
 800be06:	4a22      	ldr	r2, [pc, #136]	; (800be90 <Explore+0x270>)
		Sla.Pre = 9;
 800be08:	6021      	str	r1, [r4, #0]
		Sla.Fol = 20;
 800be0a:	6062      	str	r2, [r4, #4]
		Sla.Alpha = 0.014;
 800be0c:	60a3      	str	r3, [r4, #8]
		break;
 800be0e:	e76d      	b.n	800bcec <Explore+0xcc>
 800be10:	4c07      	ldr	r4, [pc, #28]	; (800be30 <Explore+0x210>)
 800be12:	e76b      	b.n	800bcec <Explore+0xcc>
 800be14:	f3af 8000 	nop.w
 800be18:	9f8f0d54 	.word	0x9f8f0d54
 800be1c:	409ee54a 	.word	0x409ee54a
 800be20:	2000a174 	.word	0x2000a174
 800be24:	2000a1b8 	.word	0x2000a1b8
 800be28:	2000a2ac 	.word	0x2000a2ac
 800be2c:	43960000 	.word	0x43960000
 800be30:	2000a1d0 	.word	0x2000a1d0
 800be34:	3def9db2 	.word	0x3def9db2
 800be38:	40400000 	.word	0x40400000
 800be3c:	40a00000 	.word	0x40a00000
 800be40:	20009a24 	.word	0x20009a24
 800be44:	2000a2aa 	.word	0x2000a2aa
 800be48:	2000a428 	.word	0x2000a428
 800be4c:	2000a17c 	.word	0x2000a17c
 800be50:	3f060a92 	.word	0x3f060a92
 800be54:	3f860a92 	.word	0x3f860a92
 800be58:	3fc90fdb 	.word	0x3fc90fdb
 800be5c:	20009bd0 	.word	0x20009bd0
 800be60:	20000224 	.word	0x20000224
 800be64:	42760000 	.word	0x42760000
 800be68:	00000000 	.word	0x00000000
 800be6c:	42340000 	.word	0x42340000
 800be70:	43700000 	.word	0x43700000
 800be74:	3d9fbe77 	.word	0x3d9fbe77
 800be78:	43340000 	.word	0x43340000
 800be7c:	41840000 	.word	0x41840000
 800be80:	3d3020c5 	.word	0x3d3020c5
 800be84:	42b40000 	.word	0x42b40000
 800be88:	3c656042 	.word	0x3c656042
 800be8c:	41100000 	.word	0x41100000
 800be90:	41a00000 	.word	0x41a00000
 800be94:	2000a424 	.word	0x2000a424

0800be98 <TestIMU>:
	//
	printAllNodeExistence(&my_map);
}

void TestIMU()
{
 800be98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	IT_mode = IMU_TEST;
 800be9a:	4b2c      	ldr	r3, [pc, #176]	; (800bf4c <TestIMU+0xb4>)
		printf("gyro : %f\r\n",ZGyro);

//		printf("%d, %hd, %f, %f, %f\r\n", m,ZGFilterd,  ZGyro, AngularV, Angle);

		timer1 = 0;
		t = 1;
 800be9c:	4d2c      	ldr	r5, [pc, #176]	; (800bf50 <TestIMU+0xb8>)
	IT_mode = IMU_TEST;
 800be9e:	2205      	movs	r2, #5
 800bea0:	601a      	str	r2, [r3, #0]
		imu_check = IMU_init();
 800bea2:	f001 fc1f 	bl	800d6e4 <IMU_init>
		printf("imu_check 1OK: %d\r\n",imu_check);
 800bea6:	4601      	mov	r1, r0
 800bea8:	482a      	ldr	r0, [pc, #168]	; (800bf54 <TestIMU+0xbc>)
 800beaa:	f006 fd49 	bl	8012940 <iprintf>
		imu_check =IMU_init();
 800beae:	f001 fc19 	bl	800d6e4 <IMU_init>
		printf("imu_check 1OK: %d\r\n",imu_check);
 800beb2:	4601      	mov	r1, r0
 800beb4:	4827      	ldr	r0, [pc, #156]	; (800bf54 <TestIMU+0xbc>)
 800beb6:	f006 fd43 	bl	8012940 <iprintf>
		HAL_Delay(100);
 800beba:	2064      	movs	r0, #100	; 0x64
 800bebc:	f002 fa88 	bl	800e3d0 <HAL_Delay>
		ZGyro = ReadIMU(0x37, 0x38);
 800bec0:	2138      	movs	r1, #56	; 0x38
 800bec2:	2037      	movs	r0, #55	; 0x37
 800bec4:	f001 faf0 	bl	800d4a8 <ReadIMU>
 800bec8:	4b23      	ldr	r3, [pc, #140]	; (800bf58 <TestIMU+0xc0>)
 800beca:	ed83 0a00 	vstr	s0, [r3]
		printf("gyro : %f\r\n",ZGyro);
 800bece:	6818      	ldr	r0, [r3, #0]
 800bed0:	f7fc fa72 	bl	80083b8 <__aeabi_f2d>
 800bed4:	4602      	mov	r2, r0
 800bed6:	460b      	mov	r3, r1
 800bed8:	4820      	ldr	r0, [pc, #128]	; (800bf5c <TestIMU+0xc4>)
 800beda:	f006 fd31 	bl	8012940 <iprintf>
		//

		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800bede:	4b20      	ldr	r3, [pc, #128]	; (800bf60 <TestIMU+0xc8>)
		timer1 = 0;
 800bee0:	4a20      	ldr	r2, [pc, #128]	; (800bf64 <TestIMU+0xcc>)
		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800bee2:	6818      	ldr	r0, [r3, #0]
		timer1 = 0;
 800bee4:	2400      	movs	r4, #0
		t = 1;
 800bee6:	2301      	movs	r3, #1
		timer1 = 0;
 800bee8:	6014      	str	r4, [r2, #0]
		t = 1;
 800beea:	602b      	str	r3, [r5, #0]
		printf("timer1 : %d,  : %f\r\n",timer1, Angle);
 800beec:	f7fc fa64 	bl	80083b8 <__aeabi_f2d>
 800bef0:	460b      	mov	r3, r1
 800bef2:	4602      	mov	r2, r0
 800bef4:	4621      	mov	r1, r4
 800bef6:	481c      	ldr	r0, [pc, #112]	; (800bf68 <TestIMU+0xd0>)
 800bef8:	f006 fd22 	bl	8012940 <iprintf>
		HAL_TIM_Base_Start_IT(&htim1);
 800befc:	481b      	ldr	r0, [pc, #108]	; (800bf6c <TestIMU+0xd4>)
 800befe:	f004 f83f 	bl	800ff80 <HAL_TIM_Base_Start_IT>
		while(t == 1) //10s
 800bf02:	682b      	ldr	r3, [r5, #0]
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d106      	bne.n	800bf16 <TestIMU+0x7e>
		{
			printf("\r\n");
 800bf08:	4c19      	ldr	r4, [pc, #100]	; (800bf70 <TestIMU+0xd8>)
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f006 fda0 	bl	8012a50 <puts>
		while(t == 1) //10s
 800bf10:	682b      	ldr	r3, [r5, #0]
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d0f9      	beq.n	800bf0a <TestIMU+0x72>
		}

//		ag = Angle;
		t = 0;
 800bf16:	2400      	movs	r4, #0
		HAL_TIM_Base_Stop_IT(&htim1);
 800bf18:	4814      	ldr	r0, [pc, #80]	; (800bf6c <TestIMU+0xd4>)
		t = 0;
 800bf1a:	602c      	str	r4, [r5, #0]
		HAL_TIM_Base_Stop_IT(&htim1);
 800bf1c:	f004 f840 	bl	800ffa0 <HAL_TIM_Base_Stop_IT>
		HAL_Delay(1000);
 800bf20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800bf24:	f002 fa54 	bl	800e3d0 <HAL_Delay>
 800bf28:	4d12      	ldr	r5, [pc, #72]	; (800bf74 <TestIMU+0xdc>)



			for(int i=0; i < 5000; i++) //0.007495 / 5000
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800bf2a:	4f13      	ldr	r7, [pc, #76]	; (800bf78 <TestIMU+0xe0>)
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800bf2c:	f241 3688 	movw	r6, #5000	; 0x1388
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800bf30:	f855 0b04 	ldr.w	r0, [r5], #4
 800bf34:	f7fc fa40 	bl	80083b8 <__aeabi_f2d>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	4638      	mov	r0, r7
 800bf3e:	4621      	mov	r1, r4
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800bf40:	3401      	adds	r4, #1
				printf("%d, %f\r\n",i, debugVL[i]); //-0.001331
 800bf42:	f006 fcfd 	bl	8012940 <iprintf>
			for(int i=0; i < 5000; i++) //0.007495 / 5000
 800bf46:	42b4      	cmp	r4, r6
 800bf48:	d1f2      	bne.n	800bf30 <TestIMU+0x98>
 800bf4a:	e7fe      	b.n	800bf4a <TestIMU+0xb2>
 800bf4c:	2000a174 	.word	0x2000a174
 800bf50:	2000a170 	.word	0x2000a170
 800bf54:	08016588 	.word	0x08016588
 800bf58:	200097e4 	.word	0x200097e4
 800bf5c:	080165a4 	.word	0x080165a4
 800bf60:	20007f34 	.word	0x20007f34
 800bf64:	2000a180 	.word	0x2000a180
 800bf68:	080165b0 	.word	0x080165b0
 800bf6c:	2000a674 	.word	0x2000a674
 800bf70:	0801663c 	.word	0x0801663c
 800bf74:	20000228 	.word	0x20000228
 800bf78:	080165cc 	.word	0x080165cc

0800bf7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800bf7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf80:	2400      	movs	r4, #0
{
 800bf82:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf84:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800bf88:	e9cd 4407 	strd	r4, r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bf8c:	4b45      	ldr	r3, [pc, #276]	; (800c0a4 <MX_GPIO_Init+0x128>)
 800bf8e:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf90:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bf92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800bf94:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800c0b4 <MX_GPIO_Init+0x138>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800bf98:	f8df 811c 	ldr.w	r8, [pc, #284]	; 800c0b8 <MX_GPIO_Init+0x13c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800bf9c:	4f42      	ldr	r7, [pc, #264]	; (800c0a8 <MX_GPIO_Init+0x12c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800bf9e:	4e43      	ldr	r6, [pc, #268]	; (800c0ac <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bfa0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800bfa4:	631a      	str	r2, [r3, #48]	; 0x30
 800bfa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfa8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800bfac:	9200      	str	r2, [sp, #0]
 800bfae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bfb0:	9401      	str	r4, [sp, #4]
 800bfb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfb4:	f042 0204 	orr.w	r2, r2, #4
 800bfb8:	631a      	str	r2, [r3, #48]	; 0x30
 800bfba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfbc:	f002 0204 	and.w	r2, r2, #4
 800bfc0:	9201      	str	r2, [sp, #4]
 800bfc2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bfc4:	9402      	str	r4, [sp, #8]
 800bfc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfc8:	f042 0201 	orr.w	r2, r2, #1
 800bfcc:	631a      	str	r2, [r3, #48]	; 0x30
 800bfce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfd0:	f002 0201 	and.w	r2, r2, #1
 800bfd4:	9202      	str	r2, [sp, #8]
 800bfd6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bfd8:	9403      	str	r4, [sp, #12]
 800bfda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfdc:	f042 0202 	orr.w	r2, r2, #2
 800bfe0:	631a      	str	r2, [r3, #48]	; 0x30
 800bfe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bfe4:	f002 0202 	and.w	r2, r2, #2
 800bfe8:	9203      	str	r2, [sp, #12]
 800bfea:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800bfec:	9404      	str	r4, [sp, #16]
 800bfee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bff0:	f042 0208 	orr.w	r2, r2, #8
 800bff4:	631a      	str	r2, [r3, #48]	; 0x30
 800bff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bff8:	f003 0308 	and.w	r3, r3, #8
 800bffc:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800bffe:	4622      	mov	r2, r4
 800c000:	4648      	mov	r0, r9
 800c002:	2105      	movs	r1, #5
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c004:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800c006:	f003 f911 	bl	800f22c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800c00a:	4622      	mov	r2, r4
 800c00c:	4640      	mov	r0, r8
 800c00e:	f44f 7140 	mov.w	r1, #768	; 0x300
 800c012:	f003 f90b 	bl	800f22c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800c016:	4622      	mov	r2, r4
 800c018:	4638      	mov	r0, r7
 800c01a:	2104      	movs	r1, #4
 800c01c:	f003 f906 	bl	800f22c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800c020:	4622      	mov	r2, r4
 800c022:	4630      	mov	r0, r6
 800c024:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c028:	f003 f900 	bl	800f22c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c02c:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c02e:	4648      	mov	r0, r9
 800c030:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800c032:	2305      	movs	r3, #5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c034:	e9cd 3505 	strd	r3, r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c038:	e9cd 4407 	strd	r4, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c03c:	f002 fff2 	bl	800f024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c040:	4b1b      	ldr	r3, [pc, #108]	; (800c0b0 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c042:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800c044:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c048:	a905      	add	r1, sp, #20
 800c04a:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c04c:	e9cd 2305 	strd	r2, r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c050:	f002 ffe8 	bl	800f024 <HAL_GPIO_Init>
  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c054:	4640      	mov	r0, r8
 800c056:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800c058:	f44f 7340 	mov.w	r3, #768	; 0x300
 800c05c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c05e:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c062:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c064:	f002 ffde 	bl	800f024 <HAL_GPIO_Init>
  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c068:	4638      	mov	r0, r7
 800c06a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c06c:	2304      	movs	r3, #4
 800c06e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c070:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c074:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c076:	f002 ffd5 	bl	800f024 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c07a:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c07e:	a905      	add	r1, sp, #20
 800c080:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800c082:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c084:	e9cd 5406 	strd	r5, r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c088:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c08a:	f002 ffcb 	bl	800f024 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c08e:	4622      	mov	r2, r4
 800c090:	4621      	mov	r1, r4
 800c092:	2028      	movs	r0, #40	; 0x28
 800c094:	f002 fc3a 	bl	800e90c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c098:	2028      	movs	r0, #40	; 0x28
 800c09a:	f002 fc6d 	bl	800e978 <HAL_NVIC_EnableIRQ>

}
 800c09e:	b00b      	add	sp, #44	; 0x2c
 800c0a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0a4:	40023800 	.word	0x40023800
 800c0a8:	40020c00 	.word	0x40020c00
 800c0ac:	40020400 	.word	0x40020400
 800c0b0:	10110000 	.word	0x10110000
 800c0b4:	40020000 	.word	0x40020000
 800c0b8:	40020800 	.word	0x40020800

0800c0bc <MX_DMA_Init>:
{
 800c0bc:	b510      	push	{r4, lr}
 800c0be:	b082      	sub	sp, #8
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c0c0:	2400      	movs	r4, #0
 800c0c2:	4b0f      	ldr	r3, [pc, #60]	; (800c100 <MX_DMA_Init+0x44>)
 800c0c4:	9401      	str	r4, [sp, #4]
 800c0c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0c8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800c0cc:	631a      	str	r2, [r3, #48]	; 0x30
 800c0ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c0d4:	4622      	mov	r2, r4
 800c0d6:	4621      	mov	r1, r4
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c0d8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c0da:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c0dc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c0de:	f002 fc15 	bl	800e90c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c0e2:	2038      	movs	r0, #56	; 0x38
 800c0e4:	f002 fc48 	bl	800e978 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800c0e8:	4622      	mov	r2, r4
 800c0ea:	4621      	mov	r1, r4
 800c0ec:	203a      	movs	r0, #58	; 0x3a
 800c0ee:	f002 fc0d 	bl	800e90c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c0f2:	203a      	movs	r0, #58	; 0x3a
}
 800c0f4:	b002      	add	sp, #8
 800c0f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800c0fa:	f002 bc3d 	b.w	800e978 <HAL_NVIC_EnableIRQ>
 800c0fe:	bf00      	nop
 800c100:	40023800 	.word	0x40023800

0800c104 <MX_ADC1_Init>:
{
 800c104:	b570      	push	{r4, r5, r6, lr}
  hadc1.Instance = ADC1;
 800c106:	4c21      	ldr	r4, [pc, #132]	; (800c18c <MX_ADC1_Init+0x88>)
 800c108:	4b21      	ldr	r3, [pc, #132]	; (800c190 <MX_ADC1_Init+0x8c>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c10a:	4a22      	ldr	r2, [pc, #136]	; (800c194 <MX_ADC1_Init+0x90>)
  hadc1.Instance = ADC1;
 800c10c:	6023      	str	r3, [r4, #0]
{
 800c10e:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c110:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 800c112:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c114:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc1.Init.NbrOfConversion = 3;
 800c118:	2603      	movs	r6, #3
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c11a:	4620      	mov	r0, r4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c11c:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c11e:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800c120:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c122:	9300      	str	r3, [sp, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800c124:	f884 3020 	strb.w	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c128:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c12a:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c12c:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c130:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ENABLE;
 800c132:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800c134:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800c136:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c13a:	6165      	str	r5, [r4, #20]
  hadc1.Init.NbrOfConversion = 3;
 800c13c:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800c13e:	f002 f959 	bl	800e3f4 <HAL_ADC_Init>
 800c142:	b108      	cbz	r0, 800c148 <MX_ADC1_Init+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800c144:	b672      	cpsid	i
 800c146:	e7fe      	b.n	800c146 <MX_ADC1_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_10;
 800c148:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c14a:	4669      	mov	r1, sp
 800c14c:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c14e:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c150:	9602      	str	r6, [sp, #8]
  sConfig.Channel = ADC_CHANNEL_10;
 800c152:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c154:	f002 fb20 	bl	800e798 <HAL_ADC_ConfigChannel>
 800c158:	b108      	cbz	r0, 800c15e <MX_ADC1_Init+0x5a>
 800c15a:	b672      	cpsid	i
 800c15c:	e7fe      	b.n	800c15c <MX_ADC1_Init+0x58>
  sConfig.Channel = ADC_CHANNEL_14;
 800c15e:	220e      	movs	r2, #14
  sConfig.Rank = 2;
 800c160:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c162:	4669      	mov	r1, sp
 800c164:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_14;
 800c166:	9200      	str	r2, [sp, #0]
  sConfig.Rank = 2;
 800c168:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c16a:	f002 fb15 	bl	800e798 <HAL_ADC_ConfigChannel>
 800c16e:	b108      	cbz	r0, 800c174 <MX_ADC1_Init+0x70>
 800c170:	b672      	cpsid	i
 800c172:	e7fe      	b.n	800c172 <MX_ADC1_Init+0x6e>
  sConfig.Channel = ADC_CHANNEL_9;
 800c174:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c176:	4669      	mov	r1, sp
 800c178:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 800c17a:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800c17e:	f002 fb0b 	bl	800e798 <HAL_ADC_ConfigChannel>
 800c182:	b108      	cbz	r0, 800c188 <MX_ADC1_Init+0x84>
 800c184:	b672      	cpsid	i
 800c186:	e7fe      	b.n	800c186 <MX_ADC1_Init+0x82>
}
 800c188:	b004      	add	sp, #16
 800c18a:	bd70      	pop	{r4, r5, r6, pc}
 800c18c:	2000a58c 	.word	0x2000a58c
 800c190:	40012000 	.word	0x40012000
 800c194:	0f000001 	.word	0x0f000001

0800c198 <MX_ADC2_Init>:
{
 800c198:	b570      	push	{r4, r5, r6, lr}
  hadc2.Instance = ADC2;
 800c19a:	4c1c      	ldr	r4, [pc, #112]	; (800c20c <MX_ADC2_Init+0x74>)
 800c19c:	4b1c      	ldr	r3, [pc, #112]	; (800c210 <MX_ADC2_Init+0x78>)
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c19e:	4a1d      	ldr	r2, [pc, #116]	; (800c214 <MX_ADC2_Init+0x7c>)
  hadc2.Instance = ADC2;
 800c1a0:	6023      	str	r3, [r4, #0]
{
 800c1a2:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800c1a4:	2300      	movs	r3, #0
  hadc2.Init.ScanConvMode = ENABLE;
 800c1a6:	2501      	movs	r5, #1
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c1a8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hadc2.Init.NbrOfConversion = 2;
 800c1ac:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c1ae:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800c1b0:	6061      	str	r1, [r4, #4]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800c1b2:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800c1b4:	60a3      	str	r3, [r4, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c1b6:	9300      	str	r3, [sp, #0]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800c1b8:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800c1bc:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800c1be:	60e3      	str	r3, [r4, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 800c1c0:	e9cd 3301 	strd	r3, r3, [sp, #4]
 800c1c4:	9303      	str	r3, [sp, #12]
  hadc2.Init.ScanConvMode = ENABLE;
 800c1c6:	6125      	str	r5, [r4, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800c1c8:	7625      	strb	r5, [r4, #24]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800c1ca:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800c1ce:	6165      	str	r5, [r4, #20]
  hadc2.Init.NbrOfConversion = 2;
 800c1d0:	61e6      	str	r6, [r4, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800c1d2:	f002 f90f 	bl	800e3f4 <HAL_ADC_Init>
 800c1d6:	b108      	cbz	r0, 800c1dc <MX_ADC2_Init+0x44>
 800c1d8:	b672      	cpsid	i
 800c1da:	e7fe      	b.n	800c1da <MX_ADC2_Init+0x42>
  sConfig.Channel = ADC_CHANNEL_11;
 800c1dc:	220b      	movs	r2, #11
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c1de:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c1e0:	4669      	mov	r1, sp
 800c1e2:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 800c1e4:	9501      	str	r5, [sp, #4]
  sConfig.Channel = ADC_CHANNEL_11;
 800c1e6:	9200      	str	r2, [sp, #0]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800c1e8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c1ea:	f002 fad5 	bl	800e798 <HAL_ADC_ConfigChannel>
 800c1ee:	b108      	cbz	r0, 800c1f4 <MX_ADC2_Init+0x5c>
 800c1f0:	b672      	cpsid	i
 800c1f2:	e7fe      	b.n	800c1f2 <MX_ADC2_Init+0x5a>
  sConfig.Channel = ADC_CHANNEL_15;
 800c1f4:	230f      	movs	r3, #15
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c1f6:	4669      	mov	r1, sp
 800c1f8:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_15;
 800c1fa:	e9cd 3600 	strd	r3, r6, [sp]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800c1fe:	f002 facb 	bl	800e798 <HAL_ADC_ConfigChannel>
 800c202:	b108      	cbz	r0, 800c208 <MX_ADC2_Init+0x70>
 800c204:	b672      	cpsid	i
 800c206:	e7fe      	b.n	800c206 <MX_ADC2_Init+0x6e>
}
 800c208:	b004      	add	sp, #16
 800c20a:	bd70      	pop	{r4, r5, r6, pc}
 800c20c:	2000a4ac 	.word	0x2000a4ac
 800c210:	40012100 	.word	0x40012100
 800c214:	0f000001 	.word	0x0f000001

0800c218 <MX_TIM3_Init>:
{
 800c218:	b530      	push	{r4, r5, lr}
 800c21a:	b08d      	sub	sp, #52	; 0x34
  htim3.Instance = TIM3;
 800c21c:	4c14      	ldr	r4, [pc, #80]	; (800c270 <MX_TIM3_Init+0x58>)
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c21e:	2220      	movs	r2, #32
 800c220:	2100      	movs	r1, #0
 800c222:	a804      	add	r0, sp, #16
 800c224:	f005 f88d 	bl	8011342 <memset>
  htim3.Instance = TIM3;
 800c228:	4b12      	ldr	r3, [pc, #72]	; (800c274 <MX_TIM3_Init+0x5c>)
 800c22a:	6023      	str	r3, [r4, #0]
  htim3.Init.Period = 60000-1;
 800c22c:	f64e 225f 	movw	r2, #59999	; 0xea5f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c230:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c232:	2503      	movs	r5, #3
  htim3.Init.Period = 60000-1;
 800c234:	60e2      	str	r2, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c236:	4620      	mov	r0, r4
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c238:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c23a:	a903      	add	r1, sp, #12
  htim3.Init.Prescaler = 0;
 800c23c:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c23e:	9301      	str	r3, [sp, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c240:	60a3      	str	r3, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c242:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c244:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c246:	9302      	str	r3, [sp, #8]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c248:	9503      	str	r5, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c24a:	9205      	str	r2, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c24c:	9209      	str	r2, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800c24e:	f004 fa2f 	bl	80106b0 <HAL_TIM_Encoder_Init>
 800c252:	b108      	cbz	r0, 800c258 <MX_TIM3_Init+0x40>
 800c254:	b672      	cpsid	i
 800c256:	e7fe      	b.n	800c256 <MX_TIM3_Init+0x3e>
 800c258:	4603      	mov	r3, r0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c25a:	a901      	add	r1, sp, #4
 800c25c:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c25e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c262:	f004 fbd5 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c266:	b108      	cbz	r0, 800c26c <MX_TIM3_Init+0x54>
 800c268:	b672      	cpsid	i
 800c26a:	e7fe      	b.n	800c26a <MX_TIM3_Init+0x52>
}
 800c26c:	b00d      	add	sp, #52	; 0x34
 800c26e:	bd30      	pop	{r4, r5, pc}
 800c270:	2000a4f4 	.word	0x2000a4f4
 800c274:	40000400 	.word	0x40000400

0800c278 <MX_USART1_UART_Init>:
  huart1.Instance = USART1;
 800c278:	4b0a      	ldr	r3, [pc, #40]	; (800c2a4 <MX_USART1_UART_Init+0x2c>)
 800c27a:	4a0b      	ldr	r2, [pc, #44]	; (800c2a8 <MX_USART1_UART_Init+0x30>)
{
 800c27c:	b510      	push	{r4, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c27e:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 800c280:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800c282:	f44f 5416 	mov.w	r4, #9600	; 0x2580
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800c286:	2200      	movs	r2, #0
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c288:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 800c28a:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800c28c:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800c28e:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 800c292:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800c294:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800c298:	f004 fcd2 	bl	8010c40 <HAL_UART_Init>
 800c29c:	b108      	cbz	r0, 800c2a2 <MX_USART1_UART_Init+0x2a>
 800c29e:	b672      	cpsid	i
 800c2a0:	e7fe      	b.n	800c2a0 <MX_USART1_UART_Init+0x28>
}
 800c2a2:	bd10      	pop	{r4, pc}
 800c2a4:	2000a5d4 	.word	0x2000a5d4
 800c2a8:	40011000 	.word	0x40011000

0800c2ac <__io_putchar>:
PUTCHAR_PROTOTYPE {
 800c2ac:	b500      	push	{lr}
 800c2ae:	b083      	sub	sp, #12
 800c2b0:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c2b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
PUTCHAR_PROTOTYPE {
 800c2b6:	f841 0d04 	str.w	r0, [r1, #-4]!
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	4803      	ldr	r0, [pc, #12]	; (800c2cc <__io_putchar+0x20>)
 800c2be:	f004 fcef 	bl	8010ca0 <HAL_UART_Transmit>
}
 800c2c2:	9801      	ldr	r0, [sp, #4]
 800c2c4:	b003      	add	sp, #12
 800c2c6:	f85d fb04 	ldr.w	pc, [sp], #4
 800c2ca:	bf00      	nop
 800c2cc:	2000a5d4 	.word	0x2000a5d4

0800c2d0 <__io_getchar>:
int __io_getchar(void) {
 800c2d0:	b510      	push	{r4, lr}
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c2d2:	4c07      	ldr	r4, [pc, #28]	; (800c2f0 <__io_getchar+0x20>)
int __io_getchar(void) {
 800c2d4:	b082      	sub	sp, #8
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800c2d6:	230a      	movs	r3, #10
 800c2d8:	2201      	movs	r2, #1
 800c2da:	f10d 0107 	add.w	r1, sp, #7
 800c2de:	4620      	mov	r0, r4
 800c2e0:	f004 fd3c 	bl	8010d5c <HAL_UART_Receive>
while(Status != HAL_OK)
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d1f6      	bne.n	800c2d6 <__io_getchar+0x6>
}
 800c2e8:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800c2ec:	b002      	add	sp, #8
 800c2ee:	bd10      	pop	{r4, pc}
 800c2f0:	2000a5d4 	.word	0x2000a5d4

0800c2f4 <SystemClock_Config>:
{
 800c2f4:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c2f6:	2300      	movs	r3, #0
{
 800c2f8:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800c2fa:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 800c2fe:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c302:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800c306:	e9cd 3306 	strd	r3, r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c30a:	4920      	ldr	r1, [pc, #128]	; (800c38c <SystemClock_Config+0x98>)
 800c30c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800c30e:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c310:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c312:	4a1f      	ldr	r2, [pc, #124]	; (800c390 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800c314:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 800c318:	6408      	str	r0, [r1, #64]	; 0x40
 800c31a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c31c:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800c320:	9101      	str	r1, [sp, #4]
 800c322:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c324:	9302      	str	r3, [sp, #8]
 800c326:	6813      	ldr	r3, [r2, #0]
 800c328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c32c:	6013      	str	r3, [r2, #0]
 800c32e:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c330:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c338:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c33a:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c33c:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c33e:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800c340:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800c344:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800c346:	9009      	str	r0, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c348:	22a8      	movs	r2, #168	; 0xa8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c34a:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800c34c:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800c34e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800c350:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 800c352:	e9cd 130f 	strd	r1, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800c356:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800c358:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800c35a:	f002 ff77 	bl	800f24c <HAL_RCC_OscConfig>
 800c35e:	b108      	cbz	r0, 800c364 <SystemClock_Config+0x70>
 800c360:	b672      	cpsid	i
 800c362:	e7fe      	b.n	800c362 <SystemClock_Config+0x6e>
 800c364:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c366:	260f      	movs	r6, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800c368:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c36c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c370:	a803      	add	r0, sp, #12
 800c372:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800c374:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800c376:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800c378:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800c37a:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800c37e:	f003 f979 	bl	800f674 <HAL_RCC_ClockConfig>
 800c382:	b108      	cbz	r0, 800c388 <SystemClock_Config+0x94>
 800c384:	b672      	cpsid	i
 800c386:	e7fe      	b.n	800c386 <SystemClock_Config+0x92>
}
 800c388:	b014      	add	sp, #80	; 0x50
 800c38a:	bd70      	pop	{r4, r5, r6, pc}
 800c38c:	40023800 	.word	0x40023800
 800c390:	40007000 	.word	0x40007000

0800c394 <main>:
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b098      	sub	sp, #96	; 0x60
  HAL_Init();
 800c398:	f001 ffee 	bl	800e378 <HAL_Init>
  MX_GPIO_Init();
 800c39c:	f7ff fdee 	bl	800bf7c <MX_GPIO_Init>
  MX_DMA_Init();
 800c3a0:	f7ff fe8c 	bl	800c0bc <MX_DMA_Init>
  MX_ADC1_Init();
 800c3a4:	f7ff feae 	bl	800c104 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c3a8:	f7ff fef6 	bl	800c198 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 800c3ac:	f7ff ff64 	bl	800c278 <MX_USART1_UART_Init>
	ADCStart();
 800c3b0:	f000 ff48 	bl	800d244 <ADCStart>
	MX_TIM3_Init();
 800c3b4:	f7ff ff30 	bl	800c218 <MX_TIM3_Init>
	BatteryCheck( (int)adc1[2] );
 800c3b8:	4ba0      	ldr	r3, [pc, #640]	; (800c63c <main+0x2a8>)
  htim2.Instance = TIM2;
 800c3ba:	4ca1      	ldr	r4, [pc, #644]	; (800c640 <main+0x2ac>)
	BatteryCheck( (int)adc1[2] );
 800c3bc:	6898      	ldr	r0, [r3, #8]
 800c3be:	f001 fed1 	bl	800e164 <BatteryCheck>
	ADCStop();
 800c3c2:	f000 ff5d 	bl	800d280 <ADCStop>
	ModeSelect(0, 7, &startup_mode);
 800c3c6:	f10d 0207 	add.w	r2, sp, #7
 800c3ca:	2107      	movs	r1, #7
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	f001 ff23 	bl	800e218 <ModeSelect>
	Signal( startup_mode );
 800c3d2:	f99d 0007 	ldrsb.w	r0, [sp, #7]
 800c3d6:	f001 feb3 	bl	800e140 <Signal>
  htim2.Init.Period = 4200-1;
 800c3da:	f241 0667 	movw	r6, #4199	; 0x1067
  SystemClock_Config();
 800c3de:	f7ff ff89 	bl	800c2f4 <SystemClock_Config>
  MX_GPIO_Init();
 800c3e2:	f7ff fdcb 	bl	800bf7c <MX_GPIO_Init>
  MX_DMA_Init();
 800c3e6:	f7ff fe69 	bl	800c0bc <MX_DMA_Init>
  MX_ADC1_Init();
 800c3ea:	f7ff fe8b 	bl	800c104 <MX_ADC1_Init>
  MX_ADC2_Init();
 800c3ee:	f7ff fed3 	bl	800c198 <MX_ADC2_Init>
  MX_TIM3_Init();
 800c3f2:	f7ff ff11 	bl	800c218 <MX_TIM3_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c3f6:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 800c3f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c3fc:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 800c3fe:	6022      	str	r2, [r4, #0]
  htim2.Init.Prescaler = 0;
 800c400:	6063      	str	r3, [r4, #4]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c402:	9308      	str	r3, [sp, #32]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c404:	9304      	str	r3, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c406:	930f      	str	r3, [sp, #60]	; 0x3c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c408:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c40a:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c40c:	61a3      	str	r3, [r4, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c40e:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800c412:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c414:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c416:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 800c41a:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 800c41e:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
  htim2.Init.Period = 4200-1;
 800c422:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800c424:	f004 f8f0 	bl	8010608 <HAL_TIM_Base_Init>
 800c428:	b108      	cbz	r0, 800c42e <main+0x9a>
 800c42a:	b672      	cpsid	i
 800c42c:	e7fe      	b.n	800c42c <main+0x98>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c42e:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c432:	a908      	add	r1, sp, #32
 800c434:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c436:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800c438:	f003 ff1c 	bl	8010274 <HAL_TIM_ConfigClockSource>
 800c43c:	b108      	cbz	r0, 800c442 <main+0xae>
 800c43e:	b672      	cpsid	i
 800c440:	e7fe      	b.n	800c440 <main+0xac>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800c442:	4620      	mov	r0, r4
 800c444:	f004 f918 	bl	8010678 <HAL_TIM_PWM_Init>
 800c448:	4603      	mov	r3, r0
 800c44a:	b108      	cbz	r0, 800c450 <main+0xbc>
 800c44c:	b672      	cpsid	i
 800c44e:	e7fe      	b.n	800c44e <main+0xba>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c450:	a904      	add	r1, sp, #16
 800c452:	4620      	mov	r0, r4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c454:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800c458:	f004 fada 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c45c:	b108      	cbz	r0, 800c462 <main+0xce>
 800c45e:	b672      	cpsid	i
 800c460:	e7fe      	b.n	800c460 <main+0xcc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c462:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c464:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c468:	9013      	str	r0, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c46a:	220c      	movs	r2, #12
 800c46c:	a90f      	add	r1, sp, #60	; 0x3c
 800c46e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c470:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800c472:	f004 f9d3 	bl	801081c <HAL_TIM_PWM_ConfigChannel>
 800c476:	4605      	mov	r5, r0
 800c478:	b108      	cbz	r0, 800c47e <main+0xea>
 800c47a:	b672      	cpsid	i
 800c47c:	e7fe      	b.n	800c47c <main+0xe8>
  HAL_TIM_MspPostInit(&htim2);
 800c47e:	4620      	mov	r0, r4
 800c480:	f000 fb20 	bl	800cac4 <HAL_TIM_MspPostInit>
  hspi3.Instance = SPI3;
 800c484:	4b6f      	ldr	r3, [pc, #444]	; (800c644 <main+0x2b0>)
 800c486:	4a70      	ldr	r2, [pc, #448]	; (800c648 <main+0x2b4>)
 800c488:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c48a:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c48e:	2202      	movs	r2, #2
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800c490:	6059      	str	r1, [r3, #4]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800c492:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c494:	2101      	movs	r1, #1
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c496:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800c49a:	6159      	str	r1, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800c49c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c49e:	2128      	movs	r1, #40	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800c4a0:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c4a2:	4618      	mov	r0, r3
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800c4a4:	e9c3 5502 	strd	r5, r5, [r3, #8]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800c4a8:	e9c3 5508 	strd	r5, r5, [r3, #32]
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c4ac:	629d      	str	r5, [r3, #40]	; 0x28
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800c4ae:	61d9      	str	r1, [r3, #28]
  hspi3.Init.CRCPolynomial = 10;
 800c4b0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800c4b2:	f003 fb35 	bl	800fb20 <HAL_SPI_Init>
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	b108      	cbz	r0, 800c4be <main+0x12a>
 800c4ba:	b672      	cpsid	i
 800c4bc:	e7fe      	b.n	800c4bc <main+0x128>
  htim5.Instance = TIM5;
 800c4be:	4d63      	ldr	r5, [pc, #396]	; (800c64c <main+0x2b8>)
  MX_USART1_UART_Init();
 800c4c0:	f7ff feda 	bl	800c278 <MX_USART1_UART_Init>
  htim5.Instance = TIM5;
 800c4c4:	4b62      	ldr	r3, [pc, #392]	; (800c650 <main+0x2bc>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c4c6:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c4c8:	4628      	mov	r0, r5
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c4ca:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c4ce:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c4d2:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c4d6:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800c4da:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 800c4de:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c4e2:	e9c5 4401 	strd	r4, r4, [r5, #4]
  htim5.Init.Period = 4200-1;
 800c4e6:	60ee      	str	r6, [r5, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c4e8:	612c      	str	r4, [r5, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c4ea:	61ac      	str	r4, [r5, #24]
  htim5.Instance = TIM5;
 800c4ec:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800c4ee:	f004 f88b 	bl	8010608 <HAL_TIM_Base_Init>
 800c4f2:	b108      	cbz	r0, 800c4f8 <main+0x164>
 800c4f4:	b672      	cpsid	i
 800c4f6:	e7fe      	b.n	800c4f6 <main+0x162>
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c4f8:	a908      	add	r1, sp, #32
 800c4fa:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c4fc:	9708      	str	r7, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800c4fe:	f003 feb9 	bl	8010274 <HAL_TIM_ConfigClockSource>
 800c502:	b108      	cbz	r0, 800c508 <main+0x174>
 800c504:	b672      	cpsid	i
 800c506:	e7fe      	b.n	800c506 <main+0x172>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800c508:	4628      	mov	r0, r5
 800c50a:	f004 f8b5 	bl	8010678 <HAL_TIM_PWM_Init>
 800c50e:	4603      	mov	r3, r0
 800c510:	b108      	cbz	r0, 800c516 <main+0x182>
 800c512:	b672      	cpsid	i
 800c514:	e7fe      	b.n	800c514 <main+0x180>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c516:	4628      	mov	r0, r5
 800c518:	a904      	add	r1, sp, #16
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c51a:	e9cd 3304 	strd	r3, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800c51e:	f004 fa77 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c522:	b108      	cbz	r0, 800c528 <main+0x194>
 800c524:	b672      	cpsid	i
 800c526:	e7fe      	b.n	800c526 <main+0x192>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c528:	2060      	movs	r0, #96	; 0x60
  sConfigOC.Pulse = 0;
 800c52a:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800c52c:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c52e:	2204      	movs	r2, #4
 800c530:	a90f      	add	r1, sp, #60	; 0x3c
 800c532:	4846      	ldr	r0, [pc, #280]	; (800c64c <main+0x2b8>)
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c534:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800c536:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800c53a:	f004 f96f 	bl	801081c <HAL_TIM_PWM_ConfigChannel>
 800c53e:	4605      	mov	r5, r0
 800c540:	b108      	cbz	r0, 800c546 <main+0x1b2>
 800c542:	b672      	cpsid	i
 800c544:	e7fe      	b.n	800c544 <main+0x1b0>
  HAL_TIM_MspPostInit(&htim5);
 800c546:	4841      	ldr	r0, [pc, #260]	; (800c64c <main+0x2b8>)
  htim4.Instance = TIM4;
 800c548:	4c42      	ldr	r4, [pc, #264]	; (800c654 <main+0x2c0>)
  HAL_TIM_MspPostInit(&htim5);
 800c54a:	f000 fabb 	bl	800cac4 <HAL_TIM_MspPostInit>
  TIM_Encoder_InitTypeDef sConfig = {0};
 800c54e:	2220      	movs	r2, #32
 800c550:	4629      	mov	r1, r5
 800c552:	a810      	add	r0, sp, #64	; 0x40
 800c554:	f004 fef5 	bl	8011342 <memset>
  htim4.Instance = TIM4;
 800c558:	4b3f      	ldr	r3, [pc, #252]	; (800c658 <main+0x2c4>)
 800c55a:	6023      	str	r3, [r4, #0]
  htim4.Init.Period = 60000-1;
 800c55c:	f64e 215f 	movw	r1, #59999	; 0xea5f
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c560:	2301      	movs	r3, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c562:	2203      	movs	r2, #3
  htim4.Init.Period = 60000-1;
 800c564:	60e1      	str	r1, [r4, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c566:	4620      	mov	r0, r4
 800c568:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800c56a:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800c56c:	9315      	str	r3, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c56e:	9508      	str	r5, [sp, #32]
 800c570:	9509      	str	r5, [sp, #36]	; 0x24
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c572:	e9c4 5501 	strd	r5, r5, [r4, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c576:	6125      	str	r5, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c578:	61a5      	str	r5, [r4, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800c57a:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800c57c:	f004 f898 	bl	80106b0 <HAL_TIM_Encoder_Init>
 800c580:	4603      	mov	r3, r0
 800c582:	b108      	cbz	r0, 800c588 <main+0x1f4>
 800c584:	b672      	cpsid	i
 800c586:	e7fe      	b.n	800c586 <main+0x1f2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c588:	4620      	mov	r0, r4
 800c58a:	a908      	add	r1, sp, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c58c:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800c590:	f004 fa3e 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c594:	4604      	mov	r4, r0
 800c596:	b108      	cbz	r0, 800c59c <main+0x208>
 800c598:	b672      	cpsid	i
 800c59a:	e7fe      	b.n	800c59a <main+0x206>
  htim8.Instance = TIM8;
 800c59c:	4d2f      	ldr	r5, [pc, #188]	; (800c65c <main+0x2c8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c59e:	9004      	str	r0, [sp, #16]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c5a0:	4601      	mov	r1, r0
 800c5a2:	2220      	movs	r2, #32
 800c5a4:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c5a6:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c5aa:	9407      	str	r4, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c5ac:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c5ae:	e9cd 4408 	strd	r4, r4, [sp, #32]
 800c5b2:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
 800c5b6:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 800c5ba:	940e      	str	r4, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c5bc:	9403      	str	r4, [sp, #12]
  htim8.Init.Prescaler = 168-1;
 800c5be:	26a7      	movs	r6, #167	; 0xa7
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800c5c0:	f004 febf 	bl	8011342 <memset>
  htim8.Instance = TIM8;
 800c5c4:	4926      	ldr	r1, [pc, #152]	; (800c660 <main+0x2cc>)
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c5c6:	60ac      	str	r4, [r5, #8]
  htim8.Init.Period = 50-1;
 800c5c8:	2231      	movs	r2, #49	; 0x31
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c5ca:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c5cc:	4628      	mov	r0, r5
  htim8.Init.RepetitionCounter = 0;
 800c5ce:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim8.Instance = TIM8;
 800c5d2:	6029      	str	r1, [r5, #0]
  htim8.Init.Period = 50-1;
 800c5d4:	60ea      	str	r2, [r5, #12]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800c5d6:	61ab      	str	r3, [r5, #24]
  htim8.Init.Prescaler = 168-1;
 800c5d8:	606e      	str	r6, [r5, #4]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800c5da:	f004 f815 	bl	8010608 <HAL_TIM_Base_Init>
 800c5de:	b108      	cbz	r0, 800c5e4 <main+0x250>
 800c5e0:	b672      	cpsid	i
 800c5e2:	e7fe      	b.n	800c5e2 <main+0x24e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c5e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c5e8:	a904      	add	r1, sp, #16
 800c5ea:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c5ec:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800c5ee:	f003 fe41 	bl	8010274 <HAL_TIM_ConfigClockSource>
 800c5f2:	b108      	cbz	r0, 800c5f8 <main+0x264>
 800c5f4:	b672      	cpsid	i
 800c5f6:	e7fe      	b.n	800c5f6 <main+0x262>
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800c5f8:	4628      	mov	r0, r5
 800c5fa:	f004 f821 	bl	8010640 <HAL_TIM_OC_Init>
 800c5fe:	4603      	mov	r3, r0
 800c600:	b108      	cbz	r0, 800c606 <main+0x272>
 800c602:	b672      	cpsid	i
 800c604:	e7fe      	b.n	800c604 <main+0x270>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c606:	a902      	add	r1, sp, #8
 800c608:	4628      	mov	r0, r5
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c60a:	e9cd 3302 	strd	r3, r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800c60e:	f004 f9ff 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c612:	b108      	cbz	r0, 800c618 <main+0x284>
 800c614:	b672      	cpsid	i
 800c616:	e7fe      	b.n	800c616 <main+0x282>
  sConfigOC.Pulse = 25-1;
 800c618:	2318      	movs	r3, #24
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c61a:	4602      	mov	r2, r0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800c61c:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800c620:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800c624:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800c626:	2430      	movs	r4, #48	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c628:	a908      	add	r1, sp, #32
 800c62a:	4628      	mov	r0, r5
  sConfigOC.Pulse = 25-1;
 800c62c:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800c62e:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c630:	f004 f8c4 	bl	80107bc <HAL_TIM_OC_ConfigChannel>
 800c634:	4603      	mov	r3, r0
 800c636:	b1a8      	cbz	r0, 800c664 <main+0x2d0>
 800c638:	b672      	cpsid	i
 800c63a:	e7fe      	b.n	800c63a <main+0x2a6>
 800c63c:	200097d0 	.word	0x200097d0
 800c640:	20009750 	.word	0x20009750
 800c644:	2000a534 	.word	0x2000a534
 800c648:	40003c00 	.word	0x40003c00
 800c64c:	20009790 	.word	0x20009790
 800c650:	40000c00 	.word	0x40000c00
 800c654:	2000a46c 	.word	0x2000a46c
 800c658:	40000800 	.word	0x40000800
 800c65c:	2000a42c 	.word	0x2000a42c
 800c660:	40010400 	.word	0x40010400
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800c664:	6829      	ldr	r1, [r5, #0]
 800c666:	698a      	ldr	r2, [r1, #24]
 800c668:	f042 0208 	orr.w	r2, r2, #8
 800c66c:	618a      	str	r2, [r1, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c66e:	4628      	mov	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c670:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c674:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800c676:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 800c67a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800c67e:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800c680:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800c682:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800c684:	f004 fa0a 	bl	8010a9c <HAL_TIMEx_ConfigBreakDeadTime>
 800c688:	4604      	mov	r4, r0
 800c68a:	b108      	cbz	r0, 800c690 <main+0x2fc>
 800c68c:	b672      	cpsid	i
 800c68e:	e7fe      	b.n	800c68e <main+0x2fa>
  HAL_TIM_MspPostInit(&htim8);
 800c690:	4628      	mov	r0, r5
 800c692:	f000 fa17 	bl	800cac4 <HAL_TIM_MspPostInit>
  htim1.Instance = TIM1;
 800c696:	4b2d      	ldr	r3, [pc, #180]	; (800c74c <main+0x3b8>)
 800c698:	492d      	ldr	r1, [pc, #180]	; (800c750 <main+0x3bc>)
  htim1.Init.Prescaler = 168-1;
 800c69a:	605e      	str	r6, [r3, #4]
  htim1.Init.Period = 1000-1;
 800c69c:	f240 32e7 	movw	r2, #999	; 0x3e7
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800c6a0:	4618      	mov	r0, r3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c6a2:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
 800c6a6:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c6aa:	e9cd 4408 	strd	r4, r4, [sp, #32]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c6ae:	609c      	str	r4, [r3, #8]
  htim1.Init.RepetitionCounter = 0;
 800c6b0:	e9c3 4404 	strd	r4, r4, [r3, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c6b4:	619c      	str	r4, [r3, #24]
  htim1.Instance = TIM1;
 800c6b6:	6019      	str	r1, [r3, #0]
  htim1.Init.Period = 1000-1;
 800c6b8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800c6ba:	f003 ffa5 	bl	8010608 <HAL_TIM_Base_Init>
 800c6be:	b108      	cbz	r0, 800c6c4 <main+0x330>
 800c6c0:	b672      	cpsid	i
 800c6c2:	e7fe      	b.n	800c6c2 <main+0x32e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c6c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800c6c8:	a90f      	add	r1, sp, #60	; 0x3c
 800c6ca:	4820      	ldr	r0, [pc, #128]	; (800c74c <main+0x3b8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c6cc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800c6ce:	f003 fdd1 	bl	8010274 <HAL_TIM_ConfigClockSource>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	b108      	cbz	r0, 800c6da <main+0x346>
 800c6d6:	b672      	cpsid	i
 800c6d8:	e7fe      	b.n	800c6d8 <main+0x344>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800c6da:	a908      	add	r1, sp, #32
 800c6dc:	481b      	ldr	r0, [pc, #108]	; (800c74c <main+0x3b8>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c6de:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800c6e2:	f004 f995 	bl	8010a10 <HAL_TIMEx_MasterConfigSynchronization>
 800c6e6:	b118      	cbz	r0, 800c6f0 <main+0x35c>
 800c6e8:	b672      	cpsid	i
 800c6ea:	e7fe      	b.n	800c6ea <main+0x356>
		  Explore();
 800c6ec:	f7ff fa98 	bl	800bc20 <Explore>
	  switch( startup_mode )
 800c6f0:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800c6f4:	2b07      	cmp	r3, #7
 800c6f6:	d8fd      	bhi.n	800c6f4 <main+0x360>
 800c6f8:	a201      	add	r2, pc, #4	; (adr r2, 800c700 <main+0x36c>)
 800c6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6fe:	bf00      	nop
 800c700:	0800c721 	.word	0x0800c721
 800c704:	0800c745 	.word	0x0800c745
 800c708:	0800c73f 	.word	0x0800c73f
 800c70c:	0800c739 	.word	0x0800c739
 800c710:	0800c733 	.word	0x0800c733
 800c714:	0800c72d 	.word	0x0800c72d
 800c718:	0800c6ed 	.word	0x0800c6ed
 800c71c:	0800c727 	.word	0x0800c727
		  ParameterSetting();
 800c720:	f7fe ff64 	bl	800b5ec <ParameterSetting>
		  break;
 800c724:	e7e4      	b.n	800c6f0 <main+0x35c>
		  WritingFree();
 800c726:	f7ff f801 	bl	800b72c <WritingFree>
		  break;
 800c72a:	e7e1      	b.n	800c6f0 <main+0x35c>
		  TestIMU();
 800c72c:	f7ff fbb4 	bl	800be98 <TestIMU>
		  break;
 800c730:	e7de      	b.n	800c6f0 <main+0x35c>
		  FastestRun();
 800c732:	f7ff f885 	bl	800b840 <FastestRun>
		  break;
 800c736:	e7db      	b.n	800c6f0 <main+0x35c>
		  Debug();
 800c738:	f7fe feee 	bl	800b518 <Debug>
		  break;
 800c73c:	e7d8      	b.n	800c6f0 <main+0x35c>
		  GainTestDWall();
 800c73e:	f7fe ff93 	bl	800b668 <GainTestDWall>
		  break;
 800c742:	e7d5      	b.n	800c6f0 <main+0x35c>
		  GainTestRWall();
 800c744:	f7fe ff5a 	bl	800b5fc <GainTestRWall>
		  break;
 800c748:	e7d2      	b.n	800c6f0 <main+0x35c>
 800c74a:	bf00      	nop
 800c74c:	2000a674 	.word	0x2000a674
 800c750:	40010000 	.word	0x40010000

0800c754 <Error_Handler>:
 800c754:	b672      	cpsid	i
 800c756:	e7fe      	b.n	800c756 <Error_Handler+0x2>

0800c758 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c758:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c75a:	4b0c      	ldr	r3, [pc, #48]	; (800c78c <HAL_MspInit+0x34>)
 800c75c:	2100      	movs	r1, #0
 800c75e:	9100      	str	r1, [sp, #0]
 800c760:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c762:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c766:	645a      	str	r2, [r3, #68]	; 0x44
 800c768:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c76a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800c76e:	9200      	str	r2, [sp, #0]
 800c770:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c772:	9101      	str	r1, [sp, #4]
 800c774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c776:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800c77a:	641a      	str	r2, [r3, #64]	; 0x40
 800c77c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c77e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c782:	9301      	str	r3, [sp, #4]
 800c784:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c786:	b002      	add	sp, #8
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	40023800 	.word	0x40023800

0800c790 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c790:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800c792:	6803      	ldr	r3, [r0, #0]
 800c794:	4a47      	ldr	r2, [pc, #284]	; (800c8b4 <HAL_ADC_MspInit+0x124>)
{
 800c796:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c798:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 800c79a:	4293      	cmp	r3, r2
{
 800c79c:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c79e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800c7a2:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800c7a6:	9409      	str	r4, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800c7a8:	d004      	beq.n	800c7b4 <HAL_ADC_MspInit+0x24>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800c7aa:	4a43      	ldr	r2, [pc, #268]	; (800c8b8 <HAL_ADC_MspInit+0x128>)
 800c7ac:	4293      	cmp	r3, r2
 800c7ae:	d04e      	beq.n	800c84e <HAL_ADC_MspInit+0xbe>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800c7b0:	b00b      	add	sp, #44	; 0x2c
 800c7b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c7b4:	4b41      	ldr	r3, [pc, #260]	; (800c8bc <HAL_ADC_MspInit+0x12c>)
 800c7b6:	9400      	str	r4, [sp, #0]
 800c7b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 800c7ba:	4e41      	ldr	r6, [pc, #260]	; (800c8c0 <HAL_ADC_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c7bc:	4841      	ldr	r0, [pc, #260]	; (800c8c4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c7be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c7c2:	645a      	str	r2, [r3, #68]	; 0x44
 800c7c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7c6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800c7ca:	9200      	str	r2, [sp, #0]
 800c7cc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c7ce:	9401      	str	r4, [sp, #4]
 800c7d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7d2:	f042 0204 	orr.w	r2, r2, #4
 800c7d6:	631a      	str	r2, [r3, #48]	; 0x30
 800c7d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7da:	f002 0204 	and.w	r2, r2, #4
 800c7de:	9201      	str	r2, [sp, #4]
 800c7e0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c7e2:	9402      	str	r4, [sp, #8]
 800c7e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7e6:	f042 0202 	orr.w	r2, r2, #2
 800c7ea:	631a      	str	r2, [r3, #48]	; 0x30
 800c7ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7ee:	f003 0302 	and.w	r3, r3, #2
 800c7f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c7f4:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800c7f6:	2311      	movs	r3, #17
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c7f8:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c7fa:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800c7fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c7fe:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c800:	f002 fc10 	bl	800f024 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c804:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c806:	a905      	add	r1, sp, #20
 800c808:	482f      	ldr	r0, [pc, #188]	; (800c8c8 <HAL_ADC_MspInit+0x138>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800c80a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c80c:	e9cd 7406 	strd	r7, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c810:	f002 fc08 	bl	800f024 <HAL_GPIO_Init>
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c814:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c818:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Instance = DMA2_Stream0;
 800c81c:	482b      	ldr	r0, [pc, #172]	; (800c8cc <HAL_ADC_MspInit+0x13c>)
 800c81e:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c820:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c824:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c82a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c82e:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c832:	4630      	mov	r0, r6
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c834:	6137      	str	r7, [r6, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c836:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800c83a:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800c83c:	f002 f8c4 	bl	800e9c8 <HAL_DMA_Init>
 800c840:	b108      	cbz	r0, 800c846 <HAL_ADC_MspInit+0xb6>
      Error_Handler();
 800c842:	f7ff ff87 	bl	800c754 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800c846:	63ae      	str	r6, [r5, #56]	; 0x38
 800c848:	63b5      	str	r5, [r6, #56]	; 0x38
}
 800c84a:	b00b      	add	sp, #44	; 0x2c
 800c84c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c84e:	4b1b      	ldr	r3, [pc, #108]	; (800c8bc <HAL_ADC_MspInit+0x12c>)
 800c850:	9403      	str	r4, [sp, #12]
 800c852:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc2.Instance = DMA2_Stream2;
 800c854:	4e1e      	ldr	r6, [pc, #120]	; (800c8d0 <HAL_ADC_MspInit+0x140>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c856:	481b      	ldr	r0, [pc, #108]	; (800c8c4 <HAL_ADC_MspInit+0x134>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 800c858:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c85c:	645a      	str	r2, [r3, #68]	; 0x44
 800c85e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c860:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800c864:	9203      	str	r2, [sp, #12]
 800c866:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c868:	9404      	str	r4, [sp, #16]
 800c86a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c86c:	f042 0204 	orr.w	r2, r2, #4
 800c870:	631a      	str	r2, [r3, #48]	; 0x30
 800c872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c874:	f003 0304 	and.w	r3, r3, #4
 800c878:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800c87a:	2322      	movs	r3, #34	; 0x22
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c87c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800c87e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c880:	2303      	movs	r3, #3
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c882:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c884:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c886:	f002 fbcd 	bl	800f024 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800c88a:	4a12      	ldr	r2, [pc, #72]	; (800c8d4 <HAL_ADC_MspInit+0x144>)
 800c88c:	6032      	str	r2, [r6, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c88e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c892:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800c896:	6073      	str	r3, [r6, #4]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800c898:	6130      	str	r0, [r6, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c89a:	60b4      	str	r4, [r6, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800c89c:	60f4      	str	r4, [r6, #12]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c89e:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c8a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c8a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800c8aa:	f44f 7380 	mov.w	r3, #256	; 0x100
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800c8ae:	4630      	mov	r0, r6
 800c8b0:	e7c1      	b.n	800c836 <HAL_ADC_MspInit+0xa6>
 800c8b2:	bf00      	nop
 800c8b4:	40012000 	.word	0x40012000
 800c8b8:	40012100 	.word	0x40012100
 800c8bc:	40023800 	.word	0x40023800
 800c8c0:	2000a614 	.word	0x2000a614
 800c8c4:	40020800 	.word	0x40020800
 800c8c8:	40020400 	.word	0x40020400
 800c8cc:	40026410 	.word	0x40026410
 800c8d0:	2000a6b4 	.word	0x2000a6b4
 800c8d4:	40026440 	.word	0x40026440

0800c8d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800c8d8:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI3)
 800c8da:	6801      	ldr	r1, [r0, #0]
 800c8dc:	4a18      	ldr	r2, [pc, #96]	; (800c940 <HAL_SPI_MspInit+0x68>)
{
 800c8de:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c8e0:	2300      	movs	r3, #0
  if(hspi->Instance==SPI3)
 800c8e2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c8e4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800c8e8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800c8ec:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI3)
 800c8ee:	d001      	beq.n	800c8f4 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800c8f0:	b008      	add	sp, #32
 800c8f2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI3_CLK_ENABLE();
 800c8f4:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 800c8f8:	9301      	str	r3, [sp, #4]
 800c8fa:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c8fc:	4811      	ldr	r0, [pc, #68]	; (800c944 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 800c8fe:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800c902:	6411      	str	r1, [r2, #64]	; 0x40
 800c904:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800c906:	f401 4100 	and.w	r1, r1, #32768	; 0x8000
 800c90a:	9101      	str	r1, [sp, #4]
 800c90c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c90e:	9302      	str	r3, [sp, #8]
 800c910:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c912:	f043 0304 	orr.w	r3, r3, #4
 800c916:	6313      	str	r3, [r2, #48]	; 0x30
 800c918:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c91a:	f003 0304 	and.w	r3, r3, #4
 800c91e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c920:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800c922:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c924:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800c926:	f44f 55e0 	mov.w	r5, #7168	; 0x1c00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c92a:	2402      	movs	r4, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c92c:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c92e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800c932:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c936:	f002 fb75 	bl	800f024 <HAL_GPIO_Init>
}
 800c93a:	b008      	add	sp, #32
 800c93c:	bd70      	pop	{r4, r5, r6, pc}
 800c93e:	bf00      	nop
 800c940:	40003c00 	.word	0x40003c00
 800c944:	40020800 	.word	0x40020800

0800c948 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c948:	b500      	push	{lr}
  if(htim_base->Instance==TIM1)
 800c94a:	6803      	ldr	r3, [r0, #0]
 800c94c:	4a2b      	ldr	r2, [pc, #172]	; (800c9fc <HAL_TIM_Base_MspInit+0xb4>)
 800c94e:	4293      	cmp	r3, r2
{
 800c950:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 800c952:	d02a      	beq.n	800c9aa <HAL_TIM_Base_MspInit+0x62>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 800c954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c958:	d008      	beq.n	800c96c <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 800c95a:	4a29      	ldr	r2, [pc, #164]	; (800ca00 <HAL_TIM_Base_MspInit+0xb8>)
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d015      	beq.n	800c98c <HAL_TIM_Base_MspInit+0x44>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 800c960:	4a28      	ldr	r2, [pc, #160]	; (800ca04 <HAL_TIM_Base_MspInit+0xbc>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d037      	beq.n	800c9d6 <HAL_TIM_Base_MspInit+0x8e>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800c966:	b005      	add	sp, #20
 800c968:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800c96c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800c970:	2200      	movs	r2, #0
 800c972:	9201      	str	r2, [sp, #4]
 800c974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c976:	f042 0201 	orr.w	r2, r2, #1
 800c97a:	641a      	str	r2, [r3, #64]	; 0x40
 800c97c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c97e:	f003 0301 	and.w	r3, r3, #1
 800c982:	9301      	str	r3, [sp, #4]
 800c984:	9b01      	ldr	r3, [sp, #4]
}
 800c986:	b005      	add	sp, #20
 800c988:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM5_CLK_ENABLE();
 800c98c:	4b1e      	ldr	r3, [pc, #120]	; (800ca08 <HAL_TIM_Base_MspInit+0xc0>)
 800c98e:	2200      	movs	r2, #0
 800c990:	9202      	str	r2, [sp, #8]
 800c992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c994:	f042 0208 	orr.w	r2, r2, #8
 800c998:	641a      	str	r2, [r3, #64]	; 0x40
 800c99a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c99c:	f003 0308 	and.w	r3, r3, #8
 800c9a0:	9302      	str	r3, [sp, #8]
 800c9a2:	9b02      	ldr	r3, [sp, #8]
}
 800c9a4:	b005      	add	sp, #20
 800c9a6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	4b16      	ldr	r3, [pc, #88]	; (800ca08 <HAL_TIM_Base_MspInit+0xc0>)
 800c9ae:	9200      	str	r2, [sp, #0]
 800c9b0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800c9b2:	f041 0101 	orr.w	r1, r1, #1
 800c9b6:	6459      	str	r1, [r3, #68]	; 0x44
 800c9b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9ba:	f003 0301 	and.w	r3, r3, #1
 800c9be:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800c9c0:	2019      	movs	r0, #25
 800c9c2:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 800c9c4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800c9c6:	f001 ffa1 	bl	800e90c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800c9ca:	2019      	movs	r0, #25
}
 800c9cc:	b005      	add	sp, #20
 800c9ce:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800c9d2:	f001 bfd1 	b.w	800e978 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c9d6:	4b0c      	ldr	r3, [pc, #48]	; (800ca08 <HAL_TIM_Base_MspInit+0xc0>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	9203      	str	r2, [sp, #12]
 800c9dc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800c9de:	f041 0102 	orr.w	r1, r1, #2
 800c9e2:	6459      	str	r1, [r3, #68]	; 0x44
 800c9e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9e6:	f003 0302 	and.w	r3, r3, #2
 800c9ea:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800c9ec:	202c      	movs	r0, #44	; 0x2c
 800c9ee:	2101      	movs	r1, #1
    __HAL_RCC_TIM8_CLK_ENABLE();
 800c9f0:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800c9f2:	f001 ff8b 	bl	800e90c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800c9f6:	202c      	movs	r0, #44	; 0x2c
 800c9f8:	e7e8      	b.n	800c9cc <HAL_TIM_Base_MspInit+0x84>
 800c9fa:	bf00      	nop
 800c9fc:	40010000 	.word	0x40010000
 800ca00:	40000c00 	.word	0x40000c00
 800ca04:	40010400 	.word	0x40010400
 800ca08:	40023800 	.word	0x40023800

0800ca0c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800ca0c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM3)
 800ca0e:	6802      	ldr	r2, [r0, #0]
 800ca10:	4927      	ldr	r1, [pc, #156]	; (800cab0 <HAL_TIM_Encoder_MspInit+0xa4>)
{
 800ca12:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca14:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM3)
 800ca16:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca18:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800ca1c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800ca20:	9309      	str	r3, [sp, #36]	; 0x24
  if(htim_encoder->Instance==TIM3)
 800ca22:	d024      	beq.n	800ca6e <HAL_TIM_Encoder_MspInit+0x62>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_encoder->Instance==TIM4)
 800ca24:	4923      	ldr	r1, [pc, #140]	; (800cab4 <HAL_TIM_Encoder_MspInit+0xa8>)
 800ca26:	428a      	cmp	r2, r1
 800ca28:	d001      	beq.n	800ca2e <HAL_TIM_Encoder_MspInit+0x22>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800ca2a:	b00a      	add	sp, #40	; 0x28
 800ca2c:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ca2e:	4a22      	ldr	r2, [pc, #136]	; (800cab8 <HAL_TIM_Encoder_MspInit+0xac>)
 800ca30:	9303      	str	r3, [sp, #12]
 800ca32:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ca34:	4821      	ldr	r0, [pc, #132]	; (800cabc <HAL_TIM_Encoder_MspInit+0xb0>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ca36:	f041 0104 	orr.w	r1, r1, #4
 800ca3a:	6411      	str	r1, [r2, #64]	; 0x40
 800ca3c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ca3e:	f001 0104 	and.w	r1, r1, #4
 800ca42:	9103      	str	r1, [sp, #12]
 800ca44:	9903      	ldr	r1, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca46:	9304      	str	r3, [sp, #16]
 800ca48:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca4a:	f043 0302 	orr.w	r3, r3, #2
 800ca4e:	6313      	str	r3, [r2, #48]	; 0x30
 800ca50:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca52:	f003 0302 	and.w	r3, r3, #2
 800ca56:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ca58:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca5a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ca5c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ca5e:	9c04      	ldr	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800ca60:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca62:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ca66:	f002 fadd 	bl	800f024 <HAL_GPIO_Init>
}
 800ca6a:	b00a      	add	sp, #40	; 0x28
 800ca6c:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ca6e:	4a12      	ldr	r2, [pc, #72]	; (800cab8 <HAL_TIM_Encoder_MspInit+0xac>)
 800ca70:	9301      	str	r3, [sp, #4]
 800ca72:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca74:	4812      	ldr	r0, [pc, #72]	; (800cac0 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ca76:	f041 0102 	orr.w	r1, r1, #2
 800ca7a:	6411      	str	r1, [r2, #64]	; 0x40
 800ca7c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800ca7e:	f001 0102 	and.w	r1, r1, #2
 800ca82:	9101      	str	r1, [sp, #4]
 800ca84:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca86:	9302      	str	r3, [sp, #8]
 800ca88:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca8a:	f043 0301 	orr.w	r3, r3, #1
 800ca8e:	6313      	str	r3, [r2, #48]	; 0x30
 800ca90:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800ca92:	f003 0301 	and.w	r3, r3, #1
 800ca96:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ca98:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca9a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca9c:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ca9e:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800caa0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800caa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800caa6:	f002 fabd 	bl	800f024 <HAL_GPIO_Init>
}
 800caaa:	b00a      	add	sp, #40	; 0x28
 800caac:	bd10      	pop	{r4, pc}
 800caae:	bf00      	nop
 800cab0:	40000400 	.word	0x40000400
 800cab4:	40000800 	.word	0x40000800
 800cab8:	40023800 	.word	0x40023800
 800cabc:	40020400 	.word	0x40020400
 800cac0:	40020000 	.word	0x40020000

0800cac4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800cac4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM2)
 800cac6:	6803      	ldr	r3, [r0, #0]
{
 800cac8:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800caca:	2400      	movs	r4, #0
  if(htim->Instance==TIM2)
 800cacc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cad0:	e9cd 4405 	strd	r4, r4, [sp, #20]
 800cad4:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800cad8:	9409      	str	r4, [sp, #36]	; 0x24
  if(htim->Instance==TIM2)
 800cada:	d007      	beq.n	800caec <HAL_TIM_MspPostInit+0x28>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM5)
 800cadc:	4a30      	ldr	r2, [pc, #192]	; (800cba0 <HAL_TIM_MspPostInit+0xdc>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d049      	beq.n	800cb76 <HAL_TIM_MspPostInit+0xb2>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(htim->Instance==TIM8)
 800cae2:	4a30      	ldr	r2, [pc, #192]	; (800cba4 <HAL_TIM_MspPostInit+0xe0>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d01b      	beq.n	800cb20 <HAL_TIM_MspPostInit+0x5c>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800cae8:	b00a      	add	sp, #40	; 0x28
 800caea:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800caec:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800caf0:	9401      	str	r4, [sp, #4]
 800caf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800caf4:	482c      	ldr	r0, [pc, #176]	; (800cba8 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800caf6:	f042 0201 	orr.w	r2, r2, #1
 800cafa:	631a      	str	r2, [r3, #48]	; 0x30
 800cafc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cafe:	f003 0301 	and.w	r3, r3, #1
 800cb02:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cb04:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cb06:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb08:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800cb0a:	2508      	movs	r5, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb0c:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb0e:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb10:	e9cd 5405 	strd	r5, r4, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800cb14:	e9cd 2308 	strd	r2, r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb18:	f002 fa84 	bl	800f024 <HAL_GPIO_Init>
}
 800cb1c:	b00a      	add	sp, #40	; 0x28
 800cb1e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb20:	4b22      	ldr	r3, [pc, #136]	; (800cbac <HAL_TIM_MspPostInit+0xe8>)
 800cb22:	9403      	str	r4, [sp, #12]
 800cb24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb26:	4820      	ldr	r0, [pc, #128]	; (800cba8 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb28:	f042 0201 	orr.w	r2, r2, #1
 800cb2c:	631a      	str	r2, [r3, #48]	; 0x30
 800cb2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb30:	f002 0201 	and.w	r2, r2, #1
 800cb34:	9203      	str	r2, [sp, #12]
 800cb36:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb38:	9404      	str	r4, [sp, #16]
 800cb3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb3c:	f042 0204 	orr.w	r2, r2, #4
 800cb40:	631a      	str	r2, [r3, #48]	; 0x30
 800cb42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb44:	f003 0304 	and.w	r3, r3, #4
 800cb48:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb4a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800cb4c:	2320      	movs	r3, #32
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cb4e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb50:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cb52:	9a04      	ldr	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cb54:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb56:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb5a:	f002 fa63 	bl	800f024 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800cb5e:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb60:	a905      	add	r1, sp, #20
 800cb62:	4813      	ldr	r0, [pc, #76]	; (800cbb0 <HAL_TIM_MspPostInit+0xec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb64:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800cb66:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb68:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800cb6c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cb6e:	f002 fa59 	bl	800f024 <HAL_GPIO_Init>
}
 800cb72:	b00a      	add	sp, #40	; 0x28
 800cb74:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb76:	4b0d      	ldr	r3, [pc, #52]	; (800cbac <HAL_TIM_MspPostInit+0xe8>)
 800cb78:	9402      	str	r4, [sp, #8]
 800cb7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb7c:	480a      	ldr	r0, [pc, #40]	; (800cba8 <HAL_TIM_MspPostInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb7e:	f042 0201 	orr.w	r2, r2, #1
 800cb82:	631a      	str	r2, [r3, #48]	; 0x30
 800cb84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb86:	f003 0301 	and.w	r3, r3, #1
 800cb8a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb8c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800cb8e:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cb90:	9a02      	ldr	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800cb92:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb94:	e9cd 3305 	strd	r3, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cb98:	f002 fa44 	bl	800f024 <HAL_GPIO_Init>
}
 800cb9c:	b00a      	add	sp, #40	; 0x28
 800cb9e:	bd70      	pop	{r4, r5, r6, pc}
 800cba0:	40000c00 	.word	0x40000c00
 800cba4:	40010400 	.word	0x40010400
 800cba8:	40020000 	.word	0x40020000
 800cbac:	40023800 	.word	0x40023800
 800cbb0:	40020800 	.word	0x40020800

0800cbb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800cbb4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 800cbb6:	6801      	ldr	r1, [r0, #0]
 800cbb8:	4a18      	ldr	r2, [pc, #96]	; (800cc1c <HAL_UART_MspInit+0x68>)
{
 800cbba:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbbc:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 800cbbe:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cbc0:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800cbc4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cbc8:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800cbca:	d001      	beq.n	800cbd0 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800cbcc:	b008      	add	sp, #32
 800cbce:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800cbd0:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800cbd4:	9301      	str	r3, [sp, #4]
 800cbd6:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cbd8:	4811      	ldr	r0, [pc, #68]	; (800cc20 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800cbda:	f041 0110 	orr.w	r1, r1, #16
 800cbde:	6451      	str	r1, [r2, #68]	; 0x44
 800cbe0:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800cbe2:	f001 0110 	and.w	r1, r1, #16
 800cbe6:	9101      	str	r1, [sp, #4]
 800cbe8:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cbea:	9302      	str	r3, [sp, #8]
 800cbec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbee:	f043 0301 	orr.w	r3, r3, #1
 800cbf2:	6313      	str	r3, [r2, #48]	; 0x30
 800cbf4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800cbf6:	f003 0301 	and.w	r3, r3, #1
 800cbfa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cbfc:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cbfe:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc00:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800cc02:	f44f 65c0 	mov.w	r5, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc06:	2402      	movs	r4, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cc08:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cc0a:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800cc0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cc12:	f002 fa07 	bl	800f024 <HAL_GPIO_Init>
}
 800cc16:	b008      	add	sp, #32
 800cc18:	bd70      	pop	{r4, r5, r6, pc}
 800cc1a:	bf00      	nop
 800cc1c:	40011000 	.word	0x40011000
 800cc20:	40020000 	.word	0x40020000

0800cc24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cc24:	e7fe      	b.n	800cc24 <NMI_Handler>
 800cc26:	bf00      	nop

0800cc28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800cc28:	e7fe      	b.n	800cc28 <HardFault_Handler>
 800cc2a:	bf00      	nop

0800cc2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800cc2c:	e7fe      	b.n	800cc2c <MemManage_Handler>
 800cc2e:	bf00      	nop

0800cc30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cc30:	e7fe      	b.n	800cc30 <BusFault_Handler>
 800cc32:	bf00      	nop

0800cc34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800cc34:	e7fe      	b.n	800cc34 <UsageFault_Handler>
 800cc36:	bf00      	nop

0800cc38 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800cc38:	4770      	bx	lr
 800cc3a:	bf00      	nop

0800cc3c <DebugMon_Handler>:
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop

0800cc40 <PendSV_Handler>:
 800cc40:	4770      	bx	lr
 800cc42:	bf00      	nop

0800cc44 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cc44:	f001 bbb2 	b.w	800e3ac <HAL_IncTick>

0800cc48 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800cc48:	4801      	ldr	r0, [pc, #4]	; (800cc50 <TIM1_UP_TIM10_IRQHandler+0x8>)
 800cc4a:	f003 bbc1 	b.w	80103d0 <HAL_TIM_IRQHandler>
 800cc4e:	bf00      	nop
 800cc50:	2000a674 	.word	0x2000a674

0800cc54 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800cc54:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800cc58:	f002 baec 	b.w	800f234 <HAL_GPIO_EXTI_IRQHandler>

0800cc5c <TIM8_UP_TIM13_IRQHandler>:
void TIM8_UP_TIM13_IRQHandler(void)
{
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800cc5c:	4801      	ldr	r0, [pc, #4]	; (800cc64 <TIM8_UP_TIM13_IRQHandler+0x8>)
 800cc5e:	f003 bbb7 	b.w	80103d0 <HAL_TIM_IRQHandler>
 800cc62:	bf00      	nop
 800cc64:	2000a42c 	.word	0x2000a42c

0800cc68 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cc68:	4801      	ldr	r0, [pc, #4]	; (800cc70 <DMA2_Stream0_IRQHandler+0x8>)
 800cc6a:	f001 bfcd 	b.w	800ec08 <HAL_DMA_IRQHandler>
 800cc6e:	bf00      	nop
 800cc70:	2000a614 	.word	0x2000a614

0800cc74 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800cc74:	4801      	ldr	r0, [pc, #4]	; (800cc7c <DMA2_Stream2_IRQHandler+0x8>)
 800cc76:	f001 bfc7 	b.w	800ec08 <HAL_DMA_IRQHandler>
 800cc7a:	bf00      	nop
 800cc7c:	2000a6b4 	.word	0x2000a6b4

0800cc80 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cc80:	4b05      	ldr	r3, [pc, #20]	; (800cc98 <SystemInit+0x18>)
 800cc82:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cc86:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cc8a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800cc8e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cc92:	6099      	str	r1, [r3, #8]
#endif
}
 800cc94:	4770      	bx	lr
 800cc96:	bf00      	nop
 800cc98:	e000ed00 	.word	0xe000ed00

0800cc9c <initSearchData>:

#include "Action.h"
#include "test.h"

void initSearchData(maze_node *my_maze, profile *Mouse)
{
 800cc9c:	b570      	push	{r4, r5, r6, lr}
 800cc9e:	4604      	mov	r4, r0
 800cca0:	b082      	sub	sp, #8
 800cca2:	460d      	mov	r5, r1
    initMaze(my_maze);
 800cca4:	f7fd fbbe 	bl	800a424 <initMaze>
    initWeight(my_maze); //3/20ms
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f7fd fb9f 	bl	800a3ec <initWeight>

    //
    initProfile(Mouse, my_maze);
 800ccae:	4621      	mov	r1, r4
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	f7fe fa75 	bl	800b1a0 <initProfile>
    Mouse->now.node = &(my_maze->RawNode[0][0]);
    Mouse->next.node = &(my_maze->RawNode[0][1]);
 800ccb6:	f104 0308 	add.w	r3, r4, #8
 800ccba:	61eb      	str	r3, [r5, #28]

    //
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800ccbc:	2601      	movs	r6, #1
 800ccbe:	2302      	movs	r3, #2
 800ccc0:	786a      	ldrb	r2, [r5, #1]
 800ccc2:	7829      	ldrb	r1, [r5, #0]
    Mouse->now.node = &(my_maze->RawNode[0][0]);
 800ccc4:	612c      	str	r4, [r5, #16]
     updateAllNodeWeight(my_maze, Mouse->goal_lesser.x, Mouse->goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	e9cd 3600 	strd	r3, r6, [sp]
 800cccc:	f7fd fda6 	bl	800a81c <updateAllNodeWeight>
//     updateAllNodeWeight(&my_map, my_mouse.goal_lesser.x, my_mouse.goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
}
 800ccd0:	b002      	add	sp, #8
 800ccd2:	bd70      	pop	{r4, r5, r6, pc}

0800ccd4 <updateRealSearch>:

void updateRealSearch()
{
 800ccd4:	b570      	push	{r4, r5, r6, lr}
	//wall_state wall_st[4]={0};

	//
		//Next
		//
	shiftState(&my_mouse);
 800ccd6:	4d6f      	ldr	r5, [pc, #444]	; (800ce94 <updateRealSearch+0x1c0>)
{
 800ccd8:	b082      	sub	sp, #8
	shiftState(&my_mouse);
 800ccda:	4628      	mov	r0, r5
 800ccdc:	f7fe fa7c 	bl	800b1d8 <shiftState>

    switch (my_mouse.now.car)
 800cce0:	7aab      	ldrb	r3, [r5, #10]
 800cce2:	2b06      	cmp	r3, #6
 800cce4:	f200 80d0 	bhi.w	800ce88 <updateRealSearch+0x1b4>
 800cce8:	e8df f003 	tbb	[pc, r3]
 800ccec:	ce76cea2 	.word	0xce76cea2
 800ccf0:	ce4a      	.short	0xce4a
 800ccf2:	04          	.byte	0x04
 800ccf3:	00          	.byte	0x00
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
    	wall_dir[0] = NOWALL;
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
        break;
    case west:
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ccf4:	4b68      	ldr	r3, [pc, #416]	; (800ce98 <updateRealSearch+0x1c4>)
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ccf6:	eddf 5a69 	vldr	s11, [pc, #420]	; 800ce9c <updateRealSearch+0x1c8>
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ccfa:	edd3 7a00 	vldr	s15, [r3]
 800ccfe:	edd3 4a03 	vldr	s9, [r3, #12]
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cd02:	ed93 5a01 	vldr	s10, [r3, #4]
    	wall_dir[1] = NOWALL;
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cd06:	eddf 6a66 	vldr	s13, [pc, #408]	; 800cea0 <updateRealSearch+0x1cc>
 800cd0a:	ed93 6a02 	vldr	s12, [r3, #8]
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd0e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800cea4 <updateRealSearch+0x1d0>
 800cd12:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cd16:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cd1a:	eeb4 5ae5 	vcmpe.f32	s10, s11
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd1e:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[0] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cd22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cd26:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800cd2a:	bfcc      	ite	gt
 800cd2c:	2601      	movgt	r6, #1
 800cd2e:	2600      	movle	r6, #0
 800cd30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd34:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd38:	bfcc      	ite	gt
 800cd3a:	2101      	movgt	r1, #1
 800cd3c:	2100      	movle	r1, #0
 800cd3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd42:	bfcc      	ite	gt
 800cd44:	2201      	movgt	r2, #1
 800cd46:	2200      	movle	r2, #0
        break;
 800cd48:	2000      	movs	r0, #0
//	Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
//	Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
//	Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
//	Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
    //
    my_mouse.now.wall.north = wall_dir[0];
 800cd4a:	7b2c      	ldrb	r4, [r5, #12]

	//getWallNow(&(my_mouse->now), &wall[0]);

    //
    //
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800cd4c:	7a6b      	ldrb	r3, [r5, #9]
    my_mouse.now.wall.north = wall_dir[0];
 800cd4e:	f366 0401 	bfi	r4, r6, #0, #2
    my_mouse.now.wall.east = wall_dir[1];
 800cd52:	f360 0483 	bfi	r4, r0, #2, #2
    my_mouse.now.wall.south = wall_dir[2];
 800cd56:	f361 1405 	bfi	r4, r1, #4, #2
    my_mouse.now.wall.west = wall_dir[3];
 800cd5a:	f362 1487 	bfi	r4, r2, #6, #2
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800cd5e:	4952      	ldr	r1, [pc, #328]	; (800cea8 <updateRealSearch+0x1d4>)
 800cd60:	7a2a      	ldrb	r2, [r5, #8]
 800cd62:	4852      	ldr	r0, [pc, #328]	; (800ceac <updateRealSearch+0x1d8>)
    my_mouse.now.wall.west = wall_dir[3];
 800cd64:	732c      	strb	r4, [r5, #12]
	updateNodeThree(&my_map, &(my_mouse.now), my_mouse.now.pos.x, my_mouse.now.pos.y);
 800cd66:	f7fd fc91 	bl	800a68c <updateNodeThree>

	//
	updateAllNodeWeight(&my_map, my_mouse.goal_lesser.x, my_mouse.goal_lesser.y, GOAL_SIZE_X, GOAL_SIZE_Y, 0x01);
 800cd6a:	2401      	movs	r4, #1
 800cd6c:	2302      	movs	r3, #2
 800cd6e:	786a      	ldrb	r2, [r5, #1]
 800cd70:	7829      	ldrb	r1, [r5, #0]
 800cd72:	484e      	ldr	r0, [pc, #312]	; (800ceac <updateRealSearch+0x1d8>)
 800cd74:	e9cd 3400 	strd	r3, r4, [sp]
 800cd78:	f7fd fd50 	bl	800a81c <updateAllNodeWeight>
}
 800cd7c:	b002      	add	sp, #8
 800cd7e:	bd70      	pop	{r4, r5, r6, pc}
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd80:	4b45      	ldr	r3, [pc, #276]	; (800ce98 <updateRealSearch+0x1c4>)
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cd82:	eddf 5a47 	vldr	s11, [pc, #284]	; 800cea0 <updateRealSearch+0x1cc>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd86:	edd3 7a00 	vldr	s15, [r3]
 800cd8a:	edd3 4a03 	vldr	s9, [r3, #12]
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cd8e:	edd3 6a01 	vldr	s13, [r3, #4]
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cd92:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd96:	ed9f 6a43 	vldr	s12, [pc, #268]	; 800cea4 <updateRealSearch+0x1d0>
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cd9a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800ce9c <updateRealSearch+0x1c8>
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cd9e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cda2:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800cda6:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[1] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cdaa:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800cdae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cdb2:	eef4 7ac6 	vcmpe.f32	s15, s12
 800cdb6:	bfcc      	ite	gt
 800cdb8:	2001      	movgt	r0, #1
 800cdba:	2000      	movle	r0, #0
 800cdbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cdc0:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cdc4:	bfcc      	ite	gt
 800cdc6:	2101      	movgt	r1, #1
 800cdc8:	2100      	movle	r1, #0
 800cdca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdce:	bfcc      	ite	gt
 800cdd0:	2201      	movgt	r2, #1
 800cdd2:	2200      	movle	r2, #0
        break;
 800cdd4:	2600      	movs	r6, #0
 800cdd6:	e7b8      	b.n	800cd4a <updateRealSearch+0x76>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cdd8:	4b2f      	ldr	r3, [pc, #188]	; (800ce98 <updateRealSearch+0x1c4>)
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cdda:	eddf 5a31 	vldr	s11, [pc, #196]	; 800cea0 <updateRealSearch+0x1cc>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cdde:	edd3 7a00 	vldr	s15, [r3]
 800cde2:	edd3 4a03 	vldr	s9, [r3, #12]
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cde6:	edd3 6a01 	vldr	s13, [r3, #4]
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800cdea:	ed93 5a02 	vldr	s10, [r3, #8]
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cdee:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800cea4 <updateRealSearch+0x1d0>
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800cdf2:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800ce9c <updateRealSearch+0x1c8>
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800cdf6:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800cdfa:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800cdfe:	ee67 7aa4 	vmul.f32	s15, s15, s9
    	wall_dir[0] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800ce02:	eeb4 5ae5 	vcmpe.f32	s10, s11
 800ce06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce0a:	eef4 7ac6 	vcmpe.f32	s15, s12
 800ce0e:	bfcc      	ite	gt
 800ce10:	2601      	movgt	r6, #1
 800ce12:	2600      	movle	r6, #0
 800ce14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[2] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce18:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ce1c:	bfcc      	ite	gt
 800ce1e:	2001      	movgt	r0, #1
 800ce20:	2000      	movle	r0, #0
 800ce22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce26:	bfcc      	ite	gt
 800ce28:	2101      	movgt	r1, #1
 800ce2a:	2100      	movle	r1, #0
        break;
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	e78c      	b.n	800cd4a <updateRealSearch+0x76>
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce30:	4b19      	ldr	r3, [pc, #100]	; (800ce98 <updateRealSearch+0x1c4>)
 800ce32:	ed9f 5a1c 	vldr	s10, [pc, #112]	; 800cea4 <updateRealSearch+0x1d0>
 800ce36:	edd3 7a00 	vldr	s15, [r3]
 800ce3a:	edd3 4a03 	vldr	s9, [r3, #12]
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce3e:	ed9f 6a17 	vldr	s12, [pc, #92]	; 800ce9c <updateRealSearch+0x1c8>
 800ce42:	edd3 5a01 	vldr	s11, [r3, #4]
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800ce46:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800cea0 <updateRealSearch+0x1cc>
 800ce4a:	edd3 6a02 	vldr	s13, [r3, #8]
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce4e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800ce52:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800ce56:	ee67 7aa4 	vmul.f32	s15, s15, s9
        break;
 800ce5a:	2100      	movs	r1, #0
    	wall_dir[0] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800ce5c:	eef4 7ac5 	vcmpe.f32	s15, s10
 800ce60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[1] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800ce64:	eef4 5ac6 	vcmpe.f32	s11, s12
 800ce68:	bfcc      	ite	gt
 800ce6a:	2601      	movgt	r6, #1
 800ce6c:	460e      	movle	r6, r1
 800ce6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    	wall_dir[3] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800ce72:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ce76:	bfcc      	ite	gt
 800ce78:	2001      	movgt	r0, #1
 800ce7a:	4608      	movle	r0, r1
 800ce7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce80:	bfcc      	ite	gt
 800ce82:	2201      	movgt	r2, #1
 800ce84:	460a      	movle	r2, r1
        break;
 800ce86:	e760      	b.n	800cd4a <updateRealSearch+0x76>
    switch (my_mouse.now.car)
 800ce88:	2200      	movs	r2, #0
 800ce8a:	4611      	mov	r1, r2
 800ce8c:	4610      	mov	r0, r2
 800ce8e:	4616      	mov	r6, r2
 800ce90:	e75b      	b.n	800cd4a <updateRealSearch+0x76>
 800ce92:	bf00      	nop
 800ce94:	20009a24 	.word	0x20009a24
 800ce98:	2000a1f8 	.word	0x2000a1f8
 800ce9c:	42b40000 	.word	0x42b40000
 800cea0:	42c80000 	.word	0x42c80000
 800cea4:	42340000 	.word	0x42340000
 800cea8:	20009a2c 	.word	0x20009a2c
 800ceac:	20009bd0 	.word	0x20009bd0

0800ceb0 <getNextDirection>:
//
//

void getNextDirection(maze_node *my_maze, profile *Mouse, char turn_mode)
{
 800ceb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ceb4:	460c      	mov	r4, r1
	//
	//.
	//

	//
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	7a89      	ldrb	r1, [r1, #10]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);

	//switch
		//
	AddVelocity = 0;
 800ceba:	4d6a      	ldr	r5, [pc, #424]	; (800d064 <getNextDirection+0x1b4>)
{
 800cebc:	4616      	mov	r6, r2
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800cebe:	6922      	ldr	r2, [r4, #16]
{
 800cec0:	4607      	mov	r7, r0
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800cec2:	f7fd fdcd 	bl	800aa60 <getNextNode>
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800cec6:	f104 0114 	add.w	r1, r4, #20
	Mouse->next.node = getNextNode(my_maze,Mouse->now.car,Mouse->now.node,0x01);
 800ceca:	4602      	mov	r2, r0
 800cecc:	61e0      	str	r0, [r4, #28]
	getNextState(&(Mouse->now),&(Mouse->next), Mouse->next.node);
 800cece:	f104 0008 	add.w	r0, r4, #8
 800ced2:	f7fe f81f 	bl	800af14 <getNextState>
	//2
	_Bool accel_or_not = false;
	int accel_or_decel = 0;
	switch(Mouse->next.dir%8) //
 800ced6:	7de3      	ldrb	r3, [r4, #23]
	AddVelocity = 0;
 800ced8:	2200      	movs	r2, #0
	switch(Mouse->next.dir%8) //
 800ceda:	f003 0307 	and.w	r3, r3, #7
	AddVelocity = 0;
 800cede:	602a      	str	r2, [r5, #0]
	switch(Mouse->next.dir%8) //
 800cee0:	2b06      	cmp	r3, #6
 800cee2:	d86d      	bhi.n	800cfc0 <getNextDirection+0x110>
 800cee4:	e8df f003 	tbb	[pc, r3]
 800cee8:	5c256c10 	.word	0x5c256c10
 800ceec:	4c31      	.short	0x4c31
 800ceee:	04          	.byte	0x04
 800ceef:	00          	.byte	0x00
		GoBack();
		Calc = SearchOrFast;
		TurnLeft(turn_mode);
		break;
	case left:
		ChangeLED(0);
 800cef0:	2000      	movs	r0, #0
 800cef2:	f000 fc8d 	bl	800d810 <ChangeLED>
		//
		Calc = SearchOrFast;
 800cef6:	4a5c      	ldr	r2, [pc, #368]	; (800d068 <getNextDirection+0x1b8>)
 800cef8:	4b5c      	ldr	r3, [pc, #368]	; (800d06c <getNextDirection+0x1bc>)
 800cefa:	6812      	ldr	r2, [r2, #0]
 800cefc:	601a      	str	r2, [r3, #0]
//		ChangeLED(4);
		TurnLeft(turn_mode);
 800cefe:	4630      	mov	r0, r6
		break;
	}

}
 800cf00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnLeft(turn_mode);
 800cf04:	f7fc be34 	b.w	8009b70 <TurnLeft>
		ChangeLED(0);
 800cf08:	2000      	movs	r0, #0
 800cf0a:	f000 fc81 	bl	800d810 <ChangeLED>
		accel_or_not = judgeAccelorNot(my_maze, Mouse->next.car, Mouse->next.node);
 800cf0e:	4638      	mov	r0, r7
 800cf10:	69e2      	ldr	r2, [r4, #28]
 800cf12:	7da1      	ldrb	r1, [r4, #22]
 800cf14:	f7fd ff1a 	bl	800ad4c <judgeAccelorNot>
			if(VelocityMax == true)
 800cf18:	4b55      	ldr	r3, [pc, #340]	; (800d070 <getNextDirection+0x1c0>)
 800cf1a:	781b      	ldrb	r3, [r3, #0]
		if(accel_or_not == true) //.
 800cf1c:	2800      	cmp	r0, #0
 800cf1e:	d051      	beq.n	800cfc4 <getNextDirection+0x114>
				AddVelocity = 245;
 800cf20:	eddf 7a54 	vldr	s15, [pc, #336]	; 800d074 <getNextDirection+0x1c4>
			if(VelocityMax == true)
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	f000 8098 	beq.w	800d05a <getNextDirection+0x1aa>
				accel_or_decel = 0; //
 800cf2a:	2000      	movs	r0, #0
				AddVelocity = 245;
 800cf2c:	edc5 7a00 	vstr	s15, [r5]
 800cf30:	e052      	b.n	800cfd8 <getNextDirection+0x128>
		ChangeLED(0);
 800cf32:	2000      	movs	r0, #0
 800cf34:	f000 fc6c 	bl	800d810 <ChangeLED>
		Calc = SearchOrFast;
 800cf38:	4a4b      	ldr	r2, [pc, #300]	; (800d068 <getNextDirection+0x1b8>)
 800cf3a:	4b4c      	ldr	r3, [pc, #304]	; (800d06c <getNextDirection+0x1bc>)
 800cf3c:	6812      	ldr	r2, [r2, #0]
 800cf3e:	601a      	str	r2, [r3, #0]
		TurnRight(turn_mode);
 800cf40:	4630      	mov	r0, r6
}
 800cf42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnRight(turn_mode);
 800cf46:	f7fc bdd5 	b.w	8009af4 <TurnRight>
		Calc = 1;//1
 800cf4a:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800d06c <getNextDirection+0x1bc>
		ChangeLED(0);
 800cf4e:	2000      	movs	r0, #0
		Calc = 1;//1
 800cf50:	2601      	movs	r6, #1
		ChangeLED(0);
 800cf52:	f000 fc5d 	bl	800d810 <ChangeLED>
		Calc = 1;//1
 800cf56:	f8c8 6000 	str.w	r6, [r8]
		GoBack();
 800cf5a:	f7fc fe49 	bl	8009bf0 <GoBack>
				accel_or_not = judgeAccelorNot(my_maze, Mouse->next.car, Mouse->next.node);
 800cf5e:	4638      	mov	r0, r7
 800cf60:	69e2      	ldr	r2, [r4, #28]
 800cf62:	7da1      	ldrb	r1, [r4, #22]
 800cf64:	f7fd fef2 	bl	800ad4c <judgeAccelorNot>
					if(VelocityMax == true)
 800cf68:	4b41      	ldr	r3, [pc, #260]	; (800d070 <getNextDirection+0x1c0>)
 800cf6a:	781b      	ldrb	r3, [r3, #0]
				if(accel_or_not == true) //.
 800cf6c:	2800      	cmp	r0, #0
 800cf6e:	d042      	beq.n	800cff6 <getNextDirection+0x146>
						AddVelocity = 245;
 800cf70:	eddf 7a40 	vldr	s15, [pc, #256]	; 800d074 <getNextDirection+0x1c4>
					if(VelocityMax == true)
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d06c      	beq.n	800d052 <getNextDirection+0x1a2>
						accel_or_decel = 0; //
 800cf78:	2000      	movs	r0, #0
						AddVelocity = 245;
 800cf7a:	edc5 7a00 	vstr	s15, [r5]
 800cf7e:	e043      	b.n	800d008 <getNextDirection+0x158>
		Calc = 1;//1
 800cf80:	4c3a      	ldr	r4, [pc, #232]	; (800d06c <getNextDirection+0x1bc>)
		ChangeLED(4);
 800cf82:	2004      	movs	r0, #4
 800cf84:	f000 fc44 	bl	800d810 <ChangeLED>
		Calc = 1;//1
 800cf88:	2301      	movs	r3, #1
 800cf8a:	6023      	str	r3, [r4, #0]
		GoBack();
 800cf8c:	f7fc fe30 	bl	8009bf0 <GoBack>
		Calc = SearchOrFast;
 800cf90:	4b35      	ldr	r3, [pc, #212]	; (800d068 <getNextDirection+0x1b8>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	6023      	str	r3, [r4, #0]
		TurnLeft(turn_mode);
 800cf96:	4630      	mov	r0, r6
}
 800cf98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnLeft(turn_mode);
 800cf9c:	f7fc bde8 	b.w	8009b70 <TurnLeft>
		Calc = 1;//1
 800cfa0:	4c32      	ldr	r4, [pc, #200]	; (800d06c <getNextDirection+0x1bc>)
		ChangeLED(1);
 800cfa2:	2001      	movs	r0, #1
 800cfa4:	f000 fc34 	bl	800d810 <ChangeLED>
		Calc = 1;//1
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	6023      	str	r3, [r4, #0]
		GoBack(); //
 800cfac:	f7fc fe20 	bl	8009bf0 <GoBack>
		Calc = SearchOrFast;
 800cfb0:	4b2d      	ldr	r3, [pc, #180]	; (800d068 <getNextDirection+0x1b8>)
 800cfb2:	681b      	ldr	r3, [r3, #0]
 800cfb4:	6023      	str	r3, [r4, #0]
		TurnRight(turn_mode);
 800cfb6:	4630      	mov	r0, r6
}
 800cfb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		TurnRight(turn_mode);
 800cfbc:	f7fc bd9a 	b.w	8009af4 <TurnRight>
}
 800cfc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if(VelocityMax == true)
 800cfc4:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d137      	bne.n	800d03c <getNextDirection+0x18c>
				AddVelocity = 0;
 800cfcc:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800d078 <getNextDirection+0x1c8>
 800cfd0:	eef0 7a47 	vmov.f32	s15, s14
 800cfd4:	ed85 7a00 	vstr	s14, [r5]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800cfd8:	4b28      	ldr	r3, [pc, #160]	; (800d07c <getNextDirection+0x1cc>)
		Calc = SearchOrFast;
 800cfda:	4a23      	ldr	r2, [pc, #140]	; (800d068 <getNextDirection+0x1b8>)
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800cfdc:	edd3 0a00 	vldr	s1, [r3]
		Calc = SearchOrFast;
 800cfe0:	4b22      	ldr	r3, [pc, #136]	; (800d06c <getNextDirection+0x1bc>)
 800cfe2:	6812      	ldr	r2, [r2, #0]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800cfe4:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800d080 <getNextDirection+0x1d0>
		Calc = SearchOrFast;
 800cfe8:	601a      	str	r2, [r3, #0]
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800cfea:	ee77 0aa0 	vadd.f32	s1, s15, s1
}
 800cfee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		GoStraight(90, ExploreVelocity +AddVelocity , accel_or_decel);
 800cff2:	f7fc bc4d 	b.w	8009890 <GoStraight>
					if(VelocityMax == true)
 800cff6:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800cffa:	b9a3      	cbnz	r3, 800d026 <getNextDirection+0x176>
						AddVelocity = 0;
 800cffc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800d078 <getNextDirection+0x1c8>
 800d000:	eef0 7a47 	vmov.f32	s15, s14
 800d004:	ed85 7a00 	vstr	s14, [r5]
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d008:	4a1c      	ldr	r2, [pc, #112]	; (800d07c <getNextDirection+0x1cc>)
		Calc = SearchOrFast;
 800d00a:	4b17      	ldr	r3, [pc, #92]	; (800d068 <getNextDirection+0x1b8>)
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d00c:	edd2 0a00 	vldr	s1, [r2]
		Calc = SearchOrFast;
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f8c8 3000 	str.w	r3, [r8]
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d016:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800d080 <getNextDirection+0x1d0>
 800d01a:	ee77 0aa0 	vadd.f32	s1, s15, s1
}
 800d01e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		GoStraight(90, ExploreVelocity +AddVelocity, accel_or_decel);
 800d022:	f7fc bc35 	b.w	8009890 <GoStraight>
						cnt += 2;
 800d026:	4a17      	ldr	r2, [pc, #92]	; (800d084 <getNextDirection+0x1d4>)
						AddVelocity = 0;
 800d028:	eddf 7a13 	vldr	s15, [pc, #76]	; 800d078 <getNextDirection+0x1c8>
						cnt += 2;
 800d02c:	6813      	ldr	r3, [r2, #0]
						AddVelocity = 0;
 800d02e:	edc5 7a00 	vstr	s15, [r5]
						cnt += 2;
 800d032:	3302      	adds	r3, #2
 800d034:	6013      	str	r3, [r2, #0]
						accel_or_decel = -1; //
 800d036:	f04f 30ff 	mov.w	r0, #4294967295
 800d03a:	e7e5      	b.n	800d008 <getNextDirection+0x158>
				cnt += 2;
 800d03c:	4a12      	ldr	r2, [pc, #72]	; (800d088 <getNextDirection+0x1d8>)
				AddVelocity = 0;
 800d03e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d078 <getNextDirection+0x1c8>
				cnt += 2;
 800d042:	6813      	ldr	r3, [r2, #0]
				AddVelocity = 0;
 800d044:	edc5 7a00 	vstr	s15, [r5]
				cnt += 2;
 800d048:	3302      	adds	r3, #2
 800d04a:	6013      	str	r3, [r2, #0]
				accel_or_decel = -1; //
 800d04c:	f04f 30ff 	mov.w	r0, #4294967295
 800d050:	e7c2      	b.n	800cfd8 <getNextDirection+0x128>
						accel_or_decel = 1; //
 800d052:	4630      	mov	r0, r6
						AddVelocity = 245;
 800d054:	edc5 7a00 	vstr	s15, [r5]
 800d058:	e7d6      	b.n	800d008 <getNextDirection+0x158>
				accel_or_decel = 1; //
 800d05a:	2001      	movs	r0, #1
				AddVelocity = 245;
 800d05c:	edc5 7a00 	vstr	s15, [r5]
 800d060:	e7ba      	b.n	800cfd8 <getNextDirection+0x128>
 800d062:	bf00      	nop
 800d064:	2000a194 	.word	0x2000a194
 800d068:	2000a424 	.word	0x2000a424
 800d06c:	2000a428 	.word	0x2000a428
 800d070:	2000a2aa 	.word	0x2000a2aa
 800d074:	43750000 	.word	0x43750000
 800d078:	00000000 	.word	0x00000000
 800d07c:	2000a2ac 	.word	0x2000a2ac
 800d080:	42b40000 	.word	0x42b40000
 800d084:	2000002c 	.word	0x2000002c
 800d088:	20000028 	.word	0x20000028

0800d08c <getPathNode>:
Path FastPath[16*16]={0};


//
void getPathNode(maze_node *my_maze)
{
 800d08c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d090:	4d3f      	ldr	r5, [pc, #252]	; (800d190 <getPathNode+0x104>)
 800d092:	4683      	mov	fp, r0
 800d094:	f505 51c0 	add.w	r1, r5, #6144	; 0x1800
 800d098:	46a9      	mov	r9, r5
 800d09a:	462b      	mov	r3, r5

	//
	for(int i=0; i < 16*16; i++)
		FastPath[i].path_ahead = false;
 800d09c:	2200      	movs	r2, #0
 800d09e:	751a      	strb	r2, [r3, #20]
 800d0a0:	3318      	adds	r3, #24
	for(int i=0; i < 16*16; i++)
 800d0a2:	428b      	cmp	r3, r1
 800d0a4:	d1fb      	bne.n	800d09e <getPathNode+0x12>

	static int path_num=0;
	//
	getNowWallVirtual(my_mouse.now.pos.x, my_mouse.now.pos.y);//0,1
 800d0a6:	4e3b      	ldr	r6, [pc, #236]	; (800d194 <getPathNode+0x108>)
	FastPath[path_num].path_state = my_mouse.now;
 800d0a8:	4c3b      	ldr	r4, [pc, #236]	; (800d198 <getPathNode+0x10c>)
	getNowWallVirtual(my_mouse.now.pos.x, my_mouse.now.pos.y);//0,1
 800d0aa:	7a71      	ldrb	r1, [r6, #9]
 800d0ac:	4637      	mov	r7, r6
		path_num ++;
		//.nextstate
		FastPath[path_num].path_state = my_mouse.now; //next.dir

		my_mouse.next.node = getNextNode(my_maze, my_mouse.now.car, my_mouse.now.node, 0x03);
		getNextState(&(my_mouse.now),&(my_mouse.next), my_mouse.next.node);
 800d0ae:	f106 0814 	add.w	r8, r6, #20
	getNowWallVirtual(my_mouse.now.pos.x, my_mouse.now.pos.y);//0,1
 800d0b2:	f817 0f08 	ldrb.w	r0, [r7, #8]!
 800d0b6:	f7fd fabf 	bl	800a638 <getNowWallVirtual>
	FastPath[path_num].path_state = my_mouse.now;
 800d0ba:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 800d0be:	6823      	ldr	r3, [r4, #0]
 800d0c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800d0c4:	eb09 03c3 	add.w	r3, r9, r3, lsl #3
 800d0c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	FastPath[path_num].path_ahead = true;
 800d0cc:	2201      	movs	r2, #1
 800d0ce:	751a      	strb	r2, [r3, #20]
	printState(&(my_mouse.now));
 800d0d0:	4638      	mov	r0, r7
 800d0d2:	f7fe f8a1 	bl	800b218 <printState>
	shiftState(&my_mouse);
 800d0d6:	4630      	mov	r0, r6
 800d0d8:	f7fe f87e 	bl	800b1d8 <shiftState>
	printState(&(my_mouse.next));
 800d0dc:	f106 0014 	add.w	r0, r6, #20
			printState(&(my_mouse.now));
 800d0e0:	46ba      	mov	sl, r7
	printState(&(my_mouse.next));
 800d0e2:	f7fe f899 	bl	800b218 <printState>
	while(! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //next
 800d0e6:	e02d      	b.n	800d144 <getPathNode+0xb8>
		getNowWallVirtual(my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d0e8:	f7fd faa6 	bl	800a638 <getNowWallVirtual>
			printf("now\r\n");
 800d0ec:	482b      	ldr	r0, [pc, #172]	; (800d19c <getPathNode+0x110>)
 800d0ee:	f005 fcaf 	bl	8012a50 <puts>
			printState(&(my_mouse.now));
 800d0f2:	4650      	mov	r0, sl
 800d0f4:	f7fe f890 	bl	800b218 <printState>
		path_num ++;
 800d0f8:	6823      	ldr	r3, [r4, #0]
		FastPath[path_num].path_state = my_mouse.now; //next.dir
 800d0fa:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
		path_num ++;
 800d0fe:	f103 0c01 	add.w	ip, r3, #1
		FastPath[path_num].path_state = my_mouse.now; //next.dir
 800d102:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
 800d106:	eb09 03c3 	add.w	r3, r9, r3, lsl #3
 800d10a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		my_mouse.next.node = getNextNode(my_maze, my_mouse.now.car, my_mouse.now.node, 0x03);
 800d10e:	2303      	movs	r3, #3
 800d110:	6932      	ldr	r2, [r6, #16]
 800d112:	7ab1      	ldrb	r1, [r6, #10]
		path_num ++;
 800d114:	f8c4 c000 	str.w	ip, [r4]
		my_mouse.next.node = getNextNode(my_maze, my_mouse.now.car, my_mouse.now.node, 0x03);
 800d118:	4658      	mov	r0, fp
 800d11a:	f7fd fca1 	bl	800aa60 <getNextNode>
		getNextState(&(my_mouse.now),&(my_mouse.next), my_mouse.next.node);
 800d11e:	4641      	mov	r1, r8
		my_mouse.next.node = getNextNode(my_maze, my_mouse.now.car, my_mouse.now.node, 0x03);
 800d120:	4603      	mov	r3, r0
		getNextState(&(my_mouse.now),&(my_mouse.next), my_mouse.next.node);
 800d122:	4602      	mov	r2, r0
 800d124:	481e      	ldr	r0, [pc, #120]	; (800d1a0 <getPathNode+0x114>)
		my_mouse.next.node = getNextNode(my_maze, my_mouse.now.car, my_mouse.now.node, 0x03);
 800d126:	61f3      	str	r3, [r6, #28]
		getNextState(&(my_mouse.now),&(my_mouse.next), my_mouse.next.node);
 800d128:	f7fd fef4 	bl	800af14 <getNextState>

		shiftState(&my_mouse);
 800d12c:	4819      	ldr	r0, [pc, #100]	; (800d194 <getPathNode+0x108>)
 800d12e:	f7fe f853 	bl	800b1d8 <shiftState>
			printf("next\r\n");
 800d132:	481c      	ldr	r0, [pc, #112]	; (800d1a4 <getPathNode+0x118>)
 800d134:	f005 fc8c 	bl	8012a50 <puts>
			printState(&(my_mouse.next));
 800d138:	4640      	mov	r0, r8
 800d13a:	f7fe f86d 	bl	800b218 <printState>

			printf("\r\n");
 800d13e:	481a      	ldr	r0, [pc, #104]	; (800d1a8 <getPathNode+0x11c>)
 800d140:	f005 fc86 	bl	8012a50 <puts>
	while(! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //next
 800d144:	7a32      	ldrb	r2, [r6, #8]
 800d146:	f896 c000 	ldrb.w	ip, [r6]
 800d14a:	7a73      	ldrb	r3, [r6, #9]
 800d14c:	4594      	cmp	ip, r2
		getNowWallVirtual(my_mouse.now.pos.x, my_mouse.now.pos.y);
 800d14e:	4610      	mov	r0, r2
 800d150:	4619      	mov	r1, r3
	while(! ((my_mouse.goal_lesser.x <= my_mouse.now.pos.x && my_mouse.now.pos.x <= my_mouse.goal_larger.x) && (my_mouse.goal_lesser.y <= my_mouse.now.pos.y && my_mouse.now.pos.y <= my_mouse.goal_larger.y))  ) //next
 800d152:	d8c9      	bhi.n	800d0e8 <getPathNode+0x5c>
 800d154:	f896 c002 	ldrb.w	ip, [r6, #2]
 800d158:	4594      	cmp	ip, r2
 800d15a:	d3c5      	bcc.n	800d0e8 <getPathNode+0x5c>
 800d15c:	7872      	ldrb	r2, [r6, #1]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d8c2      	bhi.n	800d0e8 <getPathNode+0x5c>
 800d162:	78f2      	ldrb	r2, [r6, #3]
 800d164:	429a      	cmp	r2, r3
 800d166:	d3bf      	bcc.n	800d0e8 <getPathNode+0x5c>
		for(int i=0; i <= path_num; i++)
		{
//			printf("%d, %d\r\n", i, FastPath[i].path_ahead);
			printState(&(FastPath[i].path_state));
		}
		printf("\r\n");
 800d168:	f8df 803c 	ldr.w	r8, [pc, #60]	; 800d1a8 <getPathNode+0x11c>
		for(int i=0; i <= path_num; i++)
 800d16c:	6823      	ldr	r3, [r4, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	db0a      	blt.n	800d188 <getPathNode+0xfc>
 800d172:	462f      	mov	r7, r5
 800d174:	2600      	movs	r6, #0
			printState(&(FastPath[i].path_state));
 800d176:	4638      	mov	r0, r7
 800d178:	f7fe f84e 	bl	800b218 <printState>
		for(int i=0; i <= path_num; i++)
 800d17c:	6823      	ldr	r3, [r4, #0]
 800d17e:	3601      	adds	r6, #1
 800d180:	42b3      	cmp	r3, r6
 800d182:	f107 0718 	add.w	r7, r7, #24
 800d186:	daf6      	bge.n	800d176 <getPathNode+0xea>
		printf("\r\n");
 800d188:	4640      	mov	r0, r8
 800d18a:	f005 fc61 	bl	8012a50 <puts>
		for(int i=0; i <= path_num; i++)
 800d18e:	e7ed      	b.n	800d16c <getPathNode+0xe0>
 800d190:	20007f48 	.word	0x20007f48
 800d194:	20009a24 	.word	0x20009a24
 800d198:	20009748 	.word	0x20009748
 800d19c:	08016630 	.word	0x08016630
 800d1a0:	20009a2c 	.word	0x20009a2c
 800d1a4:	08016638 	.word	0x08016638
 800d1a8:	0801663c 	.word	0x0801663c

0800d1ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d1ac:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d1ae:	1e16      	subs	r6, r2, #0
 800d1b0:	dd07      	ble.n	800d1c2 <_read+0x16>
 800d1b2:	460c      	mov	r4, r1
 800d1b4:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800d1b6:	f7ff f88b 	bl	800c2d0 <__io_getchar>
 800d1ba:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d1be:	42a5      	cmp	r5, r4
 800d1c0:	d1f9      	bne.n	800d1b6 <_read+0xa>
	}

return len;
}
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	bd70      	pop	{r4, r5, r6, pc}
 800d1c6:	bf00      	nop

0800d1c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d1c8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d1ca:	1e16      	subs	r6, r2, #0
 800d1cc:	dd07      	ble.n	800d1de <_write+0x16>
 800d1ce:	460c      	mov	r4, r1
 800d1d0:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800d1d2:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d1d6:	f7ff f869 	bl	800c2ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d1da:	42a5      	cmp	r5, r4
 800d1dc:	d1f9      	bne.n	800d1d2 <_write+0xa>
	}
	return len;
}
 800d1de:	4630      	mov	r0, r6
 800d1e0:	bd70      	pop	{r4, r5, r6, pc}
 800d1e2:	bf00      	nop

0800d1e4 <_close>:

int _close(int file)
{
	return -1;
}
 800d1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e8:	4770      	bx	lr
 800d1ea:	bf00      	nop

0800d1ec <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800d1ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d1f0:	604b      	str	r3, [r1, #4]
	return 0;
}
 800d1f2:	2000      	movs	r0, #0
 800d1f4:	4770      	bx	lr
 800d1f6:	bf00      	nop

0800d1f8 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800d1f8:	2001      	movs	r0, #1
 800d1fa:	4770      	bx	lr

0800d1fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800d1fc:	2000      	movs	r0, #0
 800d1fe:	4770      	bx	lr

0800d200 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d200:	490c      	ldr	r1, [pc, #48]	; (800d234 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d202:	4a0d      	ldr	r2, [pc, #52]	; (800d238 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 800d204:	680b      	ldr	r3, [r1, #0]
{
 800d206:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d208:	4c0c      	ldr	r4, [pc, #48]	; (800d23c <_sbrk+0x3c>)
 800d20a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800d20c:	b12b      	cbz	r3, 800d21a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d20e:	4418      	add	r0, r3
 800d210:	4290      	cmp	r0, r2
 800d212:	d807      	bhi.n	800d224 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800d214:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 800d216:	4618      	mov	r0, r3
 800d218:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800d21a:	4b09      	ldr	r3, [pc, #36]	; (800d240 <_sbrk+0x40>)
 800d21c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800d21e:	4418      	add	r0, r3
 800d220:	4290      	cmp	r0, r2
 800d222:	d9f7      	bls.n	800d214 <_sbrk+0x14>
    errno = ENOMEM;
 800d224:	f003 fe4c 	bl	8010ec0 <__errno>
 800d228:	230c      	movs	r3, #12
 800d22a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800d22c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d230:	4618      	mov	r0, r3
 800d232:	bd10      	pop	{r4, pc}
 800d234:	2000974c 	.word	0x2000974c
 800d238:	20020000 	.word	0x20020000
 800d23c:	00000400 	.word	0x00000400
 800d240:	2000a750 	.word	0x2000a750

0800d244 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800d244:	b508      	push	{r3, lr}
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800d246:	2203      	movs	r2, #3
 800d248:	4909      	ldr	r1, [pc, #36]	; (800d270 <ADCStart+0x2c>)
 800d24a:	480a      	ldr	r0, [pc, #40]	; (800d274 <ADCStart+0x30>)
 800d24c:	f001 f984 	bl	800e558 <HAL_ADC_Start_DMA>
 800d250:	b950      	cbnz	r0, 800d268 <ADCStart+0x24>
	{
		Error_Handler();
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800d252:	2202      	movs	r2, #2
 800d254:	4908      	ldr	r1, [pc, #32]	; (800d278 <ADCStart+0x34>)
 800d256:	4809      	ldr	r0, [pc, #36]	; (800d27c <ADCStart+0x38>)
 800d258:	f001 f97e 	bl	800e558 <HAL_ADC_Start_DMA>
 800d25c:	b900      	cbnz	r0, 800d260 <ADCStart+0x1c>
	{
		Error_Handler();
	}

}
 800d25e:	bd08      	pop	{r3, pc}
 800d260:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		Error_Handler();
 800d264:	f7ff ba76 	b.w	800c754 <Error_Handler>
		Error_Handler();
 800d268:	f7ff fa74 	bl	800c754 <Error_Handler>
 800d26c:	e7f1      	b.n	800d252 <ADCStart+0xe>
 800d26e:	bf00      	nop
 800d270:	200097d0 	.word	0x200097d0
 800d274:	2000a58c 	.word	0x2000a58c
 800d278:	200097dc 	.word	0x200097dc
 800d27c:	2000a4ac 	.word	0x2000a4ac

0800d280 <ADCStop>:
void ADCStop()
{
 800d280:	b508      	push	{r3, lr}
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800d282:	480e      	ldr	r0, [pc, #56]	; (800d2bc <ADCStop+0x3c>)
 800d284:	f001 fa0a 	bl	800e69c <HAL_ADC_Stop_DMA>
 800d288:	b970      	cbnz	r0, 800d2a8 <ADCStop+0x28>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800d28a:	480d      	ldr	r0, [pc, #52]	; (800d2c0 <ADCStop+0x40>)
 800d28c:	f001 fa06 	bl	800e69c <HAL_ADC_Stop_DMA>
 800d290:	b900      	cbnz	r0, 800d294 <ADCStop+0x14>
	{
		printf("\r\n");
		Error_Handler();
		printf("\r\n");
	}
}
 800d292:	bd08      	pop	{r3, pc}
		printf("\r\n");
 800d294:	480b      	ldr	r0, [pc, #44]	; (800d2c4 <ADCStop+0x44>)
 800d296:	f005 fbdb 	bl	8012a50 <puts>
		Error_Handler();
 800d29a:	f7ff fa5b 	bl	800c754 <Error_Handler>
		printf("\r\n");
 800d29e:	480a      	ldr	r0, [pc, #40]	; (800d2c8 <ADCStop+0x48>)
}
 800d2a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("\r\n");
 800d2a4:	f005 bbd4 	b.w	8012a50 <puts>
		printf("\r\n");
 800d2a8:	4808      	ldr	r0, [pc, #32]	; (800d2cc <ADCStop+0x4c>)
 800d2aa:	f005 fbd1 	bl	8012a50 <puts>
		Error_Handler();
 800d2ae:	f7ff fa51 	bl	800c754 <Error_Handler>
		printf("\r\n");
 800d2b2:	4807      	ldr	r0, [pc, #28]	; (800d2d0 <ADCStop+0x50>)
 800d2b4:	f005 fbcc 	bl	8012a50 <puts>
 800d2b8:	e7e7      	b.n	800d28a <ADCStop+0xa>
 800d2ba:	bf00      	nop
 800d2bc:	2000a58c 	.word	0x2000a58c
 800d2c0:	2000a4ac 	.word	0x2000a4ac
 800d2c4:	08016650 	.word	0x08016650
 800d2c8:	08016658 	.word	0x08016658
 800d2cc:	08016640 	.word	0x08016640
 800d2d0:	08016648 	.word	0x08016648

0800d2d4 <FLASH_Write_Word>:
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
	FLASH->KEYR =  0x45670123;
 800d2d4:	4b10      	ldr	r3, [pc, #64]	; (800d318 <FLASH_Write_Word+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d2d6:	4a11      	ldr	r2, [pc, #68]	; (800d31c <FLASH_Write_Word+0x48>)

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800d2d8:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d2da:	4c11      	ldr	r4, [pc, #68]	; (800d320 <FLASH_Write_Word+0x4c>)
 800d2dc:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d2de:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2e0:	68da      	ldr	r2, [r3, #12]
 800d2e2:	03d2      	lsls	r2, r2, #15
 800d2e4:	d4fc      	bmi.n	800d2e0 <FLASH_Write_Word+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d2e6:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2e8:	4a0b      	ldr	r2, [pc, #44]	; (800d318 <FLASH_Write_Word+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d2ea:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d2ee:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d2f0:	691c      	ldr	r4, [r3, #16]
 800d2f2:	f044 0401 	orr.w	r4, r4, #1
 800d2f6:	611c      	str	r4, [r3, #16]

	*(__IO uint32_t*)address = data;
 800d2f8:	6001      	str	r1, [r0, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d2fa:	68d3      	ldr	r3, [r2, #12]
 800d2fc:	03db      	lsls	r3, r3, #15
 800d2fe:	d4fc      	bmi.n	800d2fa <FLASH_Write_Word+0x26>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d300:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d302:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d306:	f023 0301 	bic.w	r3, r3, #1
 800d30a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d30c:	6913      	ldr	r3, [r2, #16]
 800d30e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d312:	6113      	str	r3, [r2, #16]
}
 800d314:	4770      	bx	lr
 800d316:	bf00      	nop
 800d318:	40023c00 	.word	0x40023c00
 800d31c:	cdef89ab 	.word	0xcdef89ab
 800d320:	45670123 	.word	0x45670123

0800d324 <FLASH_Read_Word>:
	FLASH->KEYR =  0x45670123;
 800d324:	4b10      	ldr	r3, [pc, #64]	; (800d368 <FLASH_Read_Word+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d326:	4a11      	ldr	r2, [pc, #68]	; (800d36c <FLASH_Read_Word+0x48>)
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800d328:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d32a:	4c11      	ldr	r4, [pc, #68]	; (800d370 <FLASH_Read_Word+0x4c>)
 800d32c:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d32e:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d330:	68da      	ldr	r2, [r3, #12]
 800d332:	03d2      	lsls	r2, r2, #15
 800d334:	d4fc      	bmi.n	800d330 <FLASH_Read_Word+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d336:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d338:	4a0b      	ldr	r2, [pc, #44]	; (800d368 <FLASH_Read_Word+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d33a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d33e:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d340:	691c      	ldr	r4, [r3, #16]
 800d342:	f044 0401 	orr.w	r4, r4, #1
 800d346:	611c      	str	r4, [r3, #16]

	* data = *(__IO uint32_t*)address;
 800d348:	6803      	ldr	r3, [r0, #0]
 800d34a:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d34c:	68d3      	ldr	r3, [r2, #12]
 800d34e:	03db      	lsls	r3, r3, #15
 800d350:	d4fc      	bmi.n	800d34c <FLASH_Read_Word+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d352:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d354:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d358:	f023 0301 	bic.w	r3, r3, #1
 800d35c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d35e:	6913      	ldr	r3, [r2, #16]
 800d360:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d364:	6113      	str	r3, [r2, #16]
}
 800d366:	4770      	bx	lr
 800d368:	40023c00 	.word	0x40023c00
 800d36c:	cdef89ab 	.word	0xcdef89ab
 800d370:	45670123 	.word	0x45670123

0800d374 <FLASH_Write_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d374:	4b0f      	ldr	r3, [pc, #60]	; (800d3b4 <FLASH_Write_Word_F+0x40>)
 800d376:	4910      	ldr	r1, [pc, #64]	; (800d3b8 <FLASH_Write_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d378:	4a10      	ldr	r2, [pc, #64]	; (800d3bc <FLASH_Write_Word_F+0x48>)
	FLASH->KEYR =  0x45670123;
 800d37a:	6059      	str	r1, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d37c:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d37e:	68da      	ldr	r2, [r3, #12]
 800d380:	03d2      	lsls	r2, r2, #15
 800d382:	d4fc      	bmi.n	800d37e <FLASH_Write_Word_F+0xa>
{
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d384:	6919      	ldr	r1, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d386:	4a0b      	ldr	r2, [pc, #44]	; (800d3b4 <FLASH_Write_Word_F+0x40>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d388:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800d38c:	6119      	str	r1, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d38e:	6919      	ldr	r1, [r3, #16]
 800d390:	f041 0101 	orr.w	r1, r1, #1
 800d394:	6119      	str	r1, [r3, #16]

	*(__IO float*)address = data;
 800d396:	ed80 0a00 	vstr	s0, [r0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d39a:	68d3      	ldr	r3, [r2, #12]
 800d39c:	03db      	lsls	r3, r3, #15
 800d39e:	d4fc      	bmi.n	800d39a <FLASH_Write_Word_F+0x26>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d3a0:	6913      	ldr	r3, [r2, #16]
 800d3a2:	f023 0301 	bic.w	r3, r3, #1
 800d3a6:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d3a8:	6913      	ldr	r3, [r2, #16]
 800d3aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d3ae:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
}
 800d3b0:	4770      	bx	lr
 800d3b2:	bf00      	nop
 800d3b4:	40023c00 	.word	0x40023c00
 800d3b8:	45670123 	.word	0x45670123
 800d3bc:	cdef89ab 	.word	0xcdef89ab

0800d3c0 <FLASH_Read_Word_F>:
	FLASH->KEYR =  0x45670123;
 800d3c0:	4b10      	ldr	r3, [pc, #64]	; (800d404 <FLASH_Read_Word_F+0x44>)
	FLASH->KEYR =  0xCDEF89AB;
 800d3c2:	4a11      	ldr	r2, [pc, #68]	; (800d408 <FLASH_Read_Word_F+0x48>)
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800d3c4:	b410      	push	{r4}
	FLASH->KEYR =  0x45670123;
 800d3c6:	4c11      	ldr	r4, [pc, #68]	; (800d40c <FLASH_Read_Word_F+0x4c>)
 800d3c8:	605c      	str	r4, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800d3ca:	605a      	str	r2, [r3, #4]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d3cc:	68da      	ldr	r2, [r3, #12]
 800d3ce:	03d2      	lsls	r2, r2, #15
 800d3d0:	d4fc      	bmi.n	800d3cc <FLASH_Read_Word_F+0xc>
	FLASH_Unlock();

	FLASH_WaitBusy();

	FLASH->CR |= FLASH_PSIZE_WORD;
 800d3d2:	691c      	ldr	r4, [r3, #16]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d3d4:	4a0b      	ldr	r2, [pc, #44]	; (800d404 <FLASH_Read_Word_F+0x44>)
	FLASH->CR |= FLASH_PSIZE_WORD;
 800d3d6:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800d3da:	611c      	str	r4, [r3, #16]
	FLASH->CR |= FLASH_CR_PG;
 800d3dc:	691c      	ldr	r4, [r3, #16]
 800d3de:	f044 0401 	orr.w	r4, r4, #1
 800d3e2:	611c      	str	r4, [r3, #16]

	* data = *(__IO float*)address;
 800d3e4:	6803      	ldr	r3, [r0, #0]
 800d3e6:	600b      	str	r3, [r1, #0]
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800d3e8:	68d3      	ldr	r3, [r2, #12]
 800d3ea:	03db      	lsls	r3, r3, #15
 800d3ec:	d4fc      	bmi.n	800d3e8 <FLASH_Read_Word_F+0x28>

	FLASH_WaitBusy();

	FLASH->CR &= ~FLASH_CR_PG;
 800d3ee:	6913      	ldr	r3, [r2, #16]

	FLASH_Lock();
}
 800d3f0:	f85d 4b04 	ldr.w	r4, [sp], #4
	FLASH->CR &= ~FLASH_CR_PG;
 800d3f4:	f023 0301 	bic.w	r3, r3, #1
 800d3f8:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_LOCK;
 800d3fa:	6913      	ldr	r3, [r2, #16]
 800d3fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d400:	6113      	str	r3, [r2, #16]
}
 800d402:	4770      	bx	lr
 800d404:	40023c00 	.word	0x40023c00
 800d408:	cdef89ab 	.word	0xcdef89ab
 800d40c:	45670123 	.word	0x45670123

0800d410 <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800d410:	b530      	push	{r4, r5, lr}
 800d412:	b087      	sub	sp, #28
    HAL_FLASH_Unlock();
 800d414:	f001 fd0a 	bl	800ee2c <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d418:	2400      	movs	r4, #0
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800d41a:	2301      	movs	r3, #1
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d41c:	2202      	movs	r2, #2
    EraseInitStruct.NbSectors = 1;

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d41e:	4669      	mov	r1, sp
 800d420:	a801      	add	r0, sp, #4
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d422:	9401      	str	r4, [sp, #4]
    EraseInitStruct.NbSectors = 1;
 800d424:	e9cd 3303 	strd	r3, r3, [sp, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d428:	9205      	str	r2, [sp, #20]
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d42a:	f001 fd99 	bl	800ef60 <HAL_FLASHEx_Erase>
 800d42e:	4605      	mov	r5, r0

    HAL_FLASH_Lock();
 800d430:	f001 fd10 	bl	800ee54 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d434:	b93d      	cbnz	r5, 800d446 <Flash_clear_sector1+0x36>
 800d436:	9800      	ldr	r0, [sp, #0]
 800d438:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800d43c:	fab0 f080 	clz	r0, r0
 800d440:	0940      	lsrs	r0, r0, #5
}
 800d442:	b007      	add	sp, #28
 800d444:	bd30      	pop	{r4, r5, pc}
 800d446:	4620      	mov	r0, r4
 800d448:	b007      	add	sp, #28
 800d44a:	bd30      	pop	{r4, r5, pc}

0800d44c <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800d44c:	b530      	push	{r4, r5, lr}
 800d44e:	b087      	sub	sp, #28
    HAL_FLASH_Unlock();
 800d450:	f001 fcec 	bl	800ee2c <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d454:	2509      	movs	r5, #9
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d456:	2202      	movs	r2, #2
    EraseInitStruct.NbSectors = 1;
 800d458:	2301      	movs	r3, #1
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d45a:	2400      	movs	r4, #0

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d45c:	4669      	mov	r1, sp
 800d45e:	a801      	add	r0, sp, #4
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800d460:	9503      	str	r5, [sp, #12]
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d462:	9401      	str	r4, [sp, #4]
    EraseInitStruct.NbSectors = 1;
 800d464:	e9cd 3204 	strd	r3, r2, [sp, #16]
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800d468:	f001 fd7a 	bl	800ef60 <HAL_FLASHEx_Erase>
 800d46c:	4605      	mov	r5, r0

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800d46e:	f001 fcf1 	bl	800ee54 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800d472:	b93d      	cbnz	r5, 800d484 <Flash_clear_sector9+0x38>
 800d474:	9800      	ldr	r0, [sp, #0]
 800d476:	f1a0 30ff 	sub.w	r0, r0, #4294967295
 800d47a:	fab0 f080 	clz	r0, r0
 800d47e:	0940      	lsrs	r0, r0, #5
}
 800d480:	b007      	add	sp, #28
 800d482:	bd30      	pop	{r4, r5, pc}
 800d484:	4620      	mov	r0, r4
 800d486:	b007      	add	sp, #28
 800d488:	bd30      	pop	{r4, r5, pc}
 800d48a:	bf00      	nop

0800d48c <compare_num>:
}


int compare_num(const void * n1, const void * n2)
{
	if (*(int16_t *)n1 > *(int16_t *)n2)
 800d48c:	f9b0 2000 	ldrsh.w	r2, [r0]
 800d490:	f9b1 3000 	ldrsh.w	r3, [r1]
 800d494:	429a      	cmp	r2, r3
 800d496:	dc04      	bgt.n	800d4a2 <compare_num+0x16>
	{
		return 1;
	}
	else if (*(int16_t *)n1 < *(int16_t *)n2)
 800d498:	bfb4      	ite	lt
 800d49a:	f04f 30ff 	movlt.w	r0, #4294967295
 800d49e:	2000      	movge	r0, #0
 800d4a0:	4770      	bx	lr
		return 1;
 800d4a2:	2001      	movs	r0, #1
	}
	else
	{
		return 0;
	}
}
 800d4a4:	4770      	bx	lr
 800d4a6:	bf00      	nop

0800d4a8 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d4a8:	b570      	push	{r4, r5, r6, lr}
	CS_RESET;
 800d4aa:	4c23      	ldr	r4, [pc, #140]	; (800d538 <ReadIMU+0x90>)
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d4ac:	4d23      	ldr	r5, [pc, #140]	; (800d53c <ReadIMU+0x94>)
inline float ReadIMU(uint8_t a, uint8_t b) {
 800d4ae:	b082      	sub	sp, #8
	ret2 = ret[1] | 0x80;
 800d4b0:	f061 037f 	orn	r3, r1, #127	; 0x7f
	ret1 = ret[0] | 0x80;
 800d4b4:	f060 067f 	orn	r6, r0, #127	; 0x7f
	CS_RESET;
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	4620      	mov	r0, r4
 800d4bc:	2104      	movs	r1, #4
	ret2 = ret[1] | 0x80;
 800d4be:	f88d 3005 	strb.w	r3, [sp, #5]
	ret1 = ret[0] | 0x80;
 800d4c2:	f88d 6004 	strb.w	r6, [sp, #4]
	CS_RESET;
 800d4c6:	f001 feb1 	bl	800f22c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d4ca:	a901      	add	r1, sp, #4
 800d4cc:	4628      	mov	r0, r5
 800d4ce:	2364      	movs	r3, #100	; 0x64
 800d4d0:	2201      	movs	r2, #1
 800d4d2:	f002 fb65 	bl	800fba0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800d4d6:	2364      	movs	r3, #100	; 0x64
 800d4d8:	f10d 0106 	add.w	r1, sp, #6
 800d4dc:	4628      	mov	r0, r5
 800d4de:	2201      	movs	r2, #1
 800d4e0:	f002 fc1c 	bl	800fd1c <HAL_SPI_Receive>
	CS_SET;
 800d4e4:	4620      	mov	r0, r4
 800d4e6:	2201      	movs	r2, #1
 800d4e8:	2104      	movs	r1, #4
 800d4ea:	f001 fe9f 	bl	800f22c <HAL_GPIO_WritePin>
	CS_RESET;
 800d4ee:	4620      	mov	r0, r4
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	2104      	movs	r1, #4
 800d4f4:	f001 fe9a 	bl	800f22c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800d4f8:	f10d 0105 	add.w	r1, sp, #5
 800d4fc:	4628      	mov	r0, r5
 800d4fe:	2364      	movs	r3, #100	; 0x64
 800d500:	2201      	movs	r2, #1
 800d502:	f002 fb4d 	bl	800fba0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800d506:	2364      	movs	r3, #100	; 0x64
 800d508:	f10d 0107 	add.w	r1, sp, #7
 800d50c:	4628      	mov	r0, r5
 800d50e:	2201      	movs	r2, #1
 800d510:	f002 fc04 	bl	800fd1c <HAL_SPI_Receive>
	CS_SET;
 800d514:	4620      	mov	r0, r4
 800d516:	2201      	movs	r2, #1
 800d518:	2104      	movs	r1, #4
 800d51a:	f001 fe87 	bl	800f22c <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800d51e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d522:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d526:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	res = (float)law_data;
 800d52a:	b21b      	sxth	r3, r3
 800d52c:	ee00 3a10 	vmov	s0, r3
}
 800d530:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800d534:	b002      	add	sp, #8
 800d536:	bd70      	pop	{r4, r5, r6, pc}
 800d538:	40020c00 	.word	0x40020c00
 800d53c:	2000a534 	.word	0x2000a534

0800d540 <median_filter>:
int16_t median_filter(int16_t *new_data) //
{
 800d540:	b530      	push	{r4, r5, lr}
	filter[cnt+1] = filter[cnt+2];
	filter[cnt+2] = filter[cnt+3];
	filter[cnt+3] = filter[cnt+4];
	filter[cnt+4] = new_data;
#else
	filter[0] = filter[1];
 800d542:	4c0d      	ldr	r4, [pc, #52]	; (800d578 <median_filter+0x38>)
	filter[1] = filter[2];
	filter[2] = *new_data;//filter[3];
 800d544:	f9b0 1000 	ldrsh.w	r1, [r0]
	filter[1] = filter[2];
 800d548:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
	filter[0] = filter[1];
 800d54c:	f9b4 5002 	ldrsh.w	r5, [r4, #2]
	filter[2] = *new_data;//filter[3];
 800d550:	80a1      	strh	r1, [r4, #4]
{
 800d552:	b083      	sub	sp, #12
	filter[1] = filter[2];
 800d554:	8060      	strh	r0, [r4, #2]
//	filter[3] = filter[4];
//	filter[4] = *new_data;

	sorted[0] = filter[0];
	sorted[1] = filter[1];
	sorted[2] = *new_data;//filter[2];
 800d556:	f8ad 1004 	strh.w	r1, [sp, #4]
	sorted[1] = filter[1];
 800d55a:	f8ad 0002 	strh.w	r0, [sp, #2]
//	sorted[4] = filter[4];
#endif


	//
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800d55e:	4b07      	ldr	r3, [pc, #28]	; (800d57c <median_filter+0x3c>)
	filter[0] = filter[1];
 800d560:	8025      	strh	r5, [r4, #0]
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800d562:	4668      	mov	r0, sp
 800d564:	2202      	movs	r2, #2
 800d566:	2103      	movs	r1, #3
	sorted[0] = filter[0];
 800d568:	f8ad 5000 	strh.w	r5, [sp]
	qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int16_t),compare_num);
 800d56c:	f005 fab0 	bl	8012ad0 <qsort>
	//qsort(sorted, sizeof(sorted) / sizeof(sorted[0]), sizeof(int),compare_num);
	//
	return sorted[1];
}
 800d570:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 800d574:	b003      	add	sp, #12
 800d576:	bd30      	pop	{r4, r5, pc}
 800d578:	200097e8 	.word	0x200097e8
 800d57c:	0800d48d 	.word	0x0800d48d

0800d580 <Update_IMU>:
//
void Update_IMU(float *angv, float *angle )
{
 800d580:	b5f0      	push	{r4, r5, r6, r7, lr}
				0x38,
		};
		int16_t law_data;
		ret1 = ret[0] | 0x80;
		ret2 = ret[1] | 0x80;
		CS_RESET;
 800d582:	4c3f      	ldr	r4, [pc, #252]	; (800d680 <Update_IMU+0x100>)
		HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d584:	4d3f      	ldr	r5, [pc, #252]	; (800d684 <Update_IMU+0x104>)
{
 800d586:	b083      	sub	sp, #12
		ret1 = ret[0] | 0x80;
 800d588:	f04f 0cb7 	mov.w	ip, #183	; 0xb7
{
 800d58c:	460e      	mov	r6, r1
 800d58e:	4607      	mov	r7, r0
		ret2 = ret[1] | 0x80;
 800d590:	23b8      	movs	r3, #184	; 0xb8
		CS_RESET;
 800d592:	4620      	mov	r0, r4
 800d594:	2200      	movs	r2, #0
 800d596:	2104      	movs	r1, #4
		ret1 = ret[0] | 0x80;
 800d598:	f88d c002 	strb.w	ip, [sp, #2]
		ret2 = ret[1] | 0x80;
 800d59c:	f88d 3003 	strb.w	r3, [sp, #3]
		CS_RESET;
 800d5a0:	f001 fe44 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800d5a4:	f10d 0102 	add.w	r1, sp, #2
 800d5a8:	4628      	mov	r0, r5
 800d5aa:	2364      	movs	r3, #100	; 0x64
 800d5ac:	2201      	movs	r2, #1
 800d5ae:	f002 faf7 	bl	800fba0 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3,&val1,1,100);
 800d5b2:	2364      	movs	r3, #100	; 0x64
 800d5b4:	a901      	add	r1, sp, #4
 800d5b6:	4628      	mov	r0, r5
 800d5b8:	2201      	movs	r2, #1
 800d5ba:	f002 fbaf 	bl	800fd1c <HAL_SPI_Receive>
		CS_SET;
 800d5be:	4620      	mov	r0, r4
 800d5c0:	2201      	movs	r2, #1
 800d5c2:	2104      	movs	r1, #4
 800d5c4:	f001 fe32 	bl	800f22c <HAL_GPIO_WritePin>

		CS_RESET;
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	2200      	movs	r2, #0
 800d5cc:	2104      	movs	r1, #4
 800d5ce:	f001 fe2d 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800d5d2:	f10d 0103 	add.w	r1, sp, #3
 800d5d6:	4628      	mov	r0, r5
 800d5d8:	2364      	movs	r3, #100	; 0x64
 800d5da:	2201      	movs	r2, #1
 800d5dc:	f002 fae0 	bl	800fba0 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3,&val2,1,100);
 800d5e0:	2364      	movs	r3, #100	; 0x64
 800d5e2:	f10d 0105 	add.w	r1, sp, #5
 800d5e6:	4628      	mov	r0, r5
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	f002 fb97 	bl	800fd1c <HAL_SPI_Receive>
		CS_SET;
 800d5ee:	4620      	mov	r0, r4
 800d5f0:	2104      	movs	r1, #4
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f001 fe1a 	bl	800f22c <HAL_GPIO_WritePin>
		law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );
 800d5f8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d5fc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d600:	a802      	add	r0, sp, #8
 800d602:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800d606:	f820 3d02 	strh.w	r3, [r0, #-2]!

		//static int16_t zg_last=0;
		int16_t zg_median;

		//20000.17
		zg_median = median_filter(&law_data);
 800d60a:	f7ff ff99 	bl	800d540 <median_filter>
		ZGFilterd = zg_median;
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800d60e:	ee07 0a90 	vmov	s15, r0
 800d612:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800d688 <Update_IMU+0x108>
 800d616:	4b1d      	ldr	r3, [pc, #116]	; (800d68c <Update_IMU+0x10c>)
		ZGFilterd = zg_median;
 800d618:	4a1d      	ldr	r2, [pc, #116]	; (800d690 <Update_IMU+0x110>)
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800d61a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		ZGFilterd = zg_median;
 800d61e:	8010      	strh	r0, [r2, #0]
		ZGyro = (float)zg_median * convert_to_imu_angv;
 800d620:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d624:	edc3 7a00 	vstr	s15, [r3]
		*angv = -((0.01*ZGyro) + (0.99)* (zg_last));
		zg_last = ZGyro;
		//Angle;
		*angle += *angv *0.001;
#else
		*angv = -ZGyro; // rad / s
 800d628:	edd3 7a00 	vldr	s15, [r3]
 800d62c:	eef1 7a67 	vneg.f32	s15, s15
 800d630:	edc7 7a00 	vstr	s15, [r7]

		//Angle;
		*angle += *angv * 0.001  - 0.000001784;//- 0.0000018432; // rad
 800d634:	ee17 0a90 	vmov	r0, s15
 800d638:	f7fa febe 	bl	80083b8 <__aeabi_f2d>
 800d63c:	a30c      	add	r3, pc, #48	; (adr r3, 800d670 <Update_IMU+0xf0>)
 800d63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d642:	f7fa ff11 	bl	8008468 <__aeabi_dmul>
 800d646:	a30c      	add	r3, pc, #48	; (adr r3, 800d678 <Update_IMU+0xf8>)
 800d648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d64c:	f7fa fd54 	bl	80080f8 <__aeabi_dsub>
 800d650:	4604      	mov	r4, r0
 800d652:	6830      	ldr	r0, [r6, #0]
 800d654:	460d      	mov	r5, r1
 800d656:	f7fa feaf 	bl	80083b8 <__aeabi_f2d>
 800d65a:	4602      	mov	r2, r0
 800d65c:	460b      	mov	r3, r1
 800d65e:	4620      	mov	r0, r4
 800d660:	4629      	mov	r1, r5
 800d662:	f7fa fd4b 	bl	80080fc <__adddf3>
 800d666:	f7fb f9f7 	bl	8008a58 <__aeabi_d2f>
 800d66a:	6030      	str	r0, [r6, #0]
	//*angv = -((0.01*zg_law) + (0.99)* (zg_last));
	zg_last = zg_law;
	//Angle;
	*angle += *angv *0.001;
#endif
}
 800d66c:	b003      	add	sp, #12
 800d66e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d670:	d2f1a9fc 	.word	0xd2f1a9fc
 800d674:	3f50624d 	.word	0x3f50624d
 800d678:	be73a9d7 	.word	0xbe73a9d7
 800d67c:	3ebdee38 	.word	0x3ebdee38
 800d680:	40020c00 	.word	0x40020c00
 800d684:	2000a534 	.word	0x2000a534
 800d688:	3a8b7d78 	.word	0x3a8b7d78
 800d68c:	200097e4 	.word	0x200097e4
 800d690:	2000a71c 	.word	0x2000a71c

0800d694 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 800d694:	b570      	push	{r4, r5, r6, lr}
 800d696:	b084      	sub	sp, #16
	uint8_t ret;

	ret = reg & 0x7F;
 800d698:	ac04      	add	r4, sp, #16
	CS_RESET;
 800d69a:	4d10      	ldr	r5, [pc, #64]	; (800d6dc <write_byte+0x48>)
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d69c:	4e10      	ldr	r6, [pc, #64]	; (800d6e0 <write_byte+0x4c>)
void write_byte( uint8_t reg, uint8_t val )  {
 800d69e:	f88d 1007 	strb.w	r1, [sp, #7]
	ret = reg & 0x7F;
 800d6a2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d6a6:	f804 0d01 	strb.w	r0, [r4, #-1]!
	CS_RESET;
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	2104      	movs	r1, #4
 800d6b0:	f001 fdbc 	bl	800f22c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d6b4:	4621      	mov	r1, r4
 800d6b6:	4630      	mov	r0, r6
 800d6b8:	2364      	movs	r3, #100	; 0x64
 800d6ba:	2201      	movs	r2, #1
 800d6bc:	f002 fa70 	bl	800fba0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800d6c0:	2364      	movs	r3, #100	; 0x64
 800d6c2:	f10d 0107 	add.w	r1, sp, #7
 800d6c6:	4630      	mov	r0, r6
 800d6c8:	2201      	movs	r2, #1
 800d6ca:	f002 fa69 	bl	800fba0 <HAL_SPI_Transmit>
	CS_SET;
 800d6ce:	4628      	mov	r0, r5
 800d6d0:	2201      	movs	r2, #1
 800d6d2:	2104      	movs	r1, #4
 800d6d4:	f001 fdaa 	bl	800f22c <HAL_GPIO_WritePin>
}
 800d6d8:	b004      	add	sp, #16
 800d6da:	bd70      	pop	{r4, r5, r6, pc}
 800d6dc:	40020c00 	.word	0x40020c00
 800d6e0:	2000a534 	.word	0x2000a534

0800d6e4 <IMU_init>:

uint8_t IMU_init() {
 800d6e4:	b510      	push	{r4, lr}
 800d6e6:	b082      	sub	sp, #8
	ret = reg | 0x80;
 800d6e8:	ac02      	add	r4, sp, #8
 800d6ea:	2380      	movs	r3, #128	; 0x80
 800d6ec:	f804 3d02 	strb.w	r3, [r4, #-2]!
	CS_RESET;
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	2104      	movs	r1, #4
 800d6f4:	481b      	ldr	r0, [pc, #108]	; (800d764 <IMU_init+0x80>)
 800d6f6:	f001 fd99 	bl	800f22c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800d6fa:	4621      	mov	r1, r4
 800d6fc:	2364      	movs	r3, #100	; 0x64
 800d6fe:	2201      	movs	r2, #1
 800d700:	4819      	ldr	r0, [pc, #100]	; (800d768 <IMU_init+0x84>)
 800d702:	f002 fa4d 	bl	800fba0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800d706:	2364      	movs	r3, #100	; 0x64
 800d708:	2201      	movs	r2, #1
 800d70a:	f10d 0107 	add.w	r1, sp, #7
 800d70e:	4816      	ldr	r0, [pc, #88]	; (800d768 <IMU_init+0x84>)
 800d710:	f002 fb04 	bl	800fd1c <HAL_SPI_Receive>
	CS_SET;
 800d714:	2201      	movs	r2, #1
 800d716:	2104      	movs	r1, #4
 800d718:	4812      	ldr	r0, [pc, #72]	; (800d764 <IMU_init+0x80>)
 800d71a:	f001 fd87 	bl	800f22c <HAL_GPIO_WritePin>
	return val;
 800d71e:	f89d 3007 	ldrb.w	r3, [sp, #7]
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
	if ( who_am_i == 0xE0 ) {
 800d722:	2be0      	cmp	r3, #224	; 0xe0
 800d724:	d002      	beq.n	800d72c <IMU_init+0x48>
		write_byte(0x7F,0x00);	//USER_BANK0
	}
	return ret;
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800d726:	2001      	movs	r0, #1
 800d728:	b002      	add	sp, #8
 800d72a:	bd10      	pop	{r4, pc}
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800d72c:	2101      	movs	r1, #1
 800d72e:	2006      	movs	r0, #6
 800d730:	f7ff ffb0 	bl	800d694 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800d734:	2110      	movs	r1, #16
 800d736:	2003      	movs	r0, #3
 800d738:	f7ff ffac 	bl	800d694 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800d73c:	2120      	movs	r1, #32
 800d73e:	207f      	movs	r0, #127	; 0x7f
 800d740:	f7ff ffa8 	bl	800d694 <write_byte>
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800d744:	2117      	movs	r1, #23
 800d746:	2001      	movs	r0, #1
 800d748:	f7ff ffa4 	bl	800d694 <write_byte>
		write_byte(0x14,0x17);	//	16g 0x06
 800d74c:	2117      	movs	r1, #23
 800d74e:	2014      	movs	r0, #20
 800d750:	f7ff ffa0 	bl	800d694 <write_byte>
		write_byte(0x7F,0x00);	//USER_BANK0
 800d754:	2100      	movs	r1, #0
 800d756:	207f      	movs	r0, #127	; 0x7f
 800d758:	f7ff ff9c 	bl	800d694 <write_byte>
}
 800d75c:	2001      	movs	r0, #1
 800d75e:	b002      	add	sp, #8
 800d760:	bd10      	pop	{r4, pc}
 800d762:	bf00      	nop
 800d764:	40020c00 	.word	0x40020c00
 800d768:	2000a534 	.word	0x2000a534

0800d76c <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800d76c:	b538      	push	{r3, r4, r5, lr}


	HAL_Delay(100);
 800d76e:	2064      	movs	r0, #100	; 0x64
void IMU_Calib(){
 800d770:	ed2d 8b02 	vpush	{d8}
	HAL_Delay(100);
 800d774:	f000 fe2c 	bl	800e3d0 <HAL_Delay>

	int num = 2000;
	float zg_vals[2000]={0.0f};
	float sum=0;
 800d778:	ed9f 8a0b 	vldr	s16, [pc, #44]	; 800d7a8 <IMU_Calib+0x3c>
 800d77c:	4d0b      	ldr	r5, [pc, #44]	; (800d7ac <IMU_Calib+0x40>)
	HAL_Delay(100);
 800d77e:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0
	for(int i = 0; i < num; i++){
		zg_vals[i] = ZGyro;
 800d782:	edd5 7a00 	vldr	s15, [r5]
		sum += zg_vals[i];
		HAL_Delay(2);
 800d786:	2002      	movs	r0, #2
		sum += zg_vals[i];
 800d788:	ee38 8a27 	vadd.f32	s16, s16, s15
		HAL_Delay(2);
 800d78c:	f000 fe20 	bl	800e3d0 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800d790:	3c01      	subs	r4, #1
 800d792:	d1f6      	bne.n	800d782 <IMU_Calib+0x16>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800d794:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800d7b0 <IMU_Calib+0x44>
 800d798:	4b06      	ldr	r3, [pc, #24]	; (800d7b4 <IMU_Calib+0x48>)
 800d79a:	eec8 7a07 	vdiv.f32	s15, s16, s14
}
 800d79e:	ecbd 8b02 	vpop	{d8}
	zg_offset = sum / 2000.0f;
 800d7a2:	edc3 7a00 	vstr	s15, [r3]
}
 800d7a6:	bd38      	pop	{r3, r4, r5, pc}
 800d7a8:	00000000 	.word	0x00000000
 800d7ac:	200097e4 	.word	0x200097e4
 800d7b0:	44fa0000 	.word	0x44fa0000
 800d7b4:	200097f0 	.word	0x200097f0

0800d7b8 <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800d7b8:	b508      	push	{r3, lr}
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800d7ba:	213c      	movs	r1, #60	; 0x3c
 800d7bc:	4804      	ldr	r0, [pc, #16]	; (800d7d0 <EncoderStart+0x18>)
 800d7be:	f002 fd0d 	bl	80101dc <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d7c2:	213c      	movs	r1, #60	; 0x3c
 800d7c4:	4803      	ldr	r0, [pc, #12]	; (800d7d4 <EncoderStart+0x1c>)
}
 800d7c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800d7ca:	f002 bd07 	b.w	80101dc <HAL_TIM_Encoder_Start>
 800d7ce:	bf00      	nop
 800d7d0:	2000a4f4 	.word	0x2000a4f4
 800d7d4:	2000a46c 	.word	0x2000a46c

0800d7d8 <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800d7d8:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800d7da:	4c05      	ldr	r4, [pc, #20]	; (800d7f0 <EmitterON+0x18>)
 800d7dc:	2100      	movs	r1, #0
 800d7de:	4620      	mov	r0, r4
 800d7e0:	f002 fc20 	bl	8010024 <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	2100      	movs	r1, #0

}
 800d7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800d7ec:	f003 b892 	b.w	8010914 <HAL_TIMEx_OCN_Start_IT>
 800d7f0:	2000a42c 	.word	0x2000a42c

0800d7f4 <EmitterOFF>:
void EmitterOFF()
{
 800d7f4:	b510      	push	{r4, lr}
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800d7f6:	4c05      	ldr	r4, [pc, #20]	; (800d80c <EmitterOFF+0x18>)
 800d7f8:	2100      	movs	r1, #0
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f002 fc5a 	bl	80100b4 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d800:	4620      	mov	r0, r4
 800d802:	2100      	movs	r1, #0

}
 800d804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800d808:	f003 b8b8 	b.w	801097c <HAL_TIMEx_OCN_Stop_IT>
 800d80c:	2000a42c 	.word	0x2000a42c

0800d810 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800d810:	b508      	push	{r3, lr}
	//Switch
	switch(mode){
 800d812:	2807      	cmp	r0, #7
 800d814:	d851      	bhi.n	800d8ba <ChangeLED+0xaa>
 800d816:	e8df f000 	tbb	[pc, r0]
 800d81a:	2c18      	.short	0x2c18
 800d81c:	463e362e 	.word	0x463e362e
 800d820:	044e      	.short	0x044e
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);

		break;
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d822:	2201      	movs	r2, #1
 800d824:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d828:	4824      	ldr	r0, [pc, #144]	; (800d8bc <ChangeLED+0xac>)
 800d82a:	f001 fcff 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d82e:	2201      	movs	r2, #1
 800d830:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d834:	4821      	ldr	r0, [pc, #132]	; (800d8bc <ChangeLED+0xac>)
 800d836:	f001 fcf9 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d83a:	2201      	movs	r2, #1
 800d83c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d840:	481f      	ldr	r0, [pc, #124]	; (800d8c0 <ChangeLED+0xb0>)

		break;
	default: break;

	}
}
 800d842:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800d846:	f001 bcf1 	b.w	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d84a:	2200      	movs	r2, #0
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d84c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d850:	481a      	ldr	r0, [pc, #104]	; (800d8bc <ChangeLED+0xac>)
 800d852:	f001 fceb 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d856:	2200      	movs	r2, #0
 800d858:	f44f 7180 	mov.w	r1, #256	; 0x100
 800d85c:	4817      	ldr	r0, [pc, #92]	; (800d8bc <ChangeLED+0xac>)
 800d85e:	f001 fce5 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d862:	2200      	movs	r2, #0
 800d864:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d868:	4815      	ldr	r0, [pc, #84]	; (800d8c0 <ChangeLED+0xb0>)
}
 800d86a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800d86e:	f001 bcdd 	b.w	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d872:	2201      	movs	r2, #1
 800d874:	e7ea      	b.n	800d84c <ChangeLED+0x3c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d876:	2200      	movs	r2, #0
 800d878:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d87c:	480f      	ldr	r0, [pc, #60]	; (800d8bc <ChangeLED+0xac>)
 800d87e:	f001 fcd5 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d882:	2201      	movs	r2, #1
 800d884:	e7e8      	b.n	800d858 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d886:	2201      	movs	r2, #1
 800d888:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d88c:	480b      	ldr	r0, [pc, #44]	; (800d8bc <ChangeLED+0xac>)
 800d88e:	f001 fccd 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800d892:	2201      	movs	r2, #1
 800d894:	e7e0      	b.n	800d858 <ChangeLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d896:	2200      	movs	r2, #0
 800d898:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d89c:	4807      	ldr	r0, [pc, #28]	; (800d8bc <ChangeLED+0xac>)
 800d89e:	f001 fcc5 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	e7c4      	b.n	800d830 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800d8a6:	2201      	movs	r2, #1
 800d8a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d8ac:	4803      	ldr	r0, [pc, #12]	; (800d8bc <ChangeLED+0xac>)
 800d8ae:	f001 fcbd 	bl	800f22c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	e7bc      	b.n	800d830 <ChangeLED+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	e7b4      	b.n	800d824 <ChangeLED+0x14>
}
 800d8ba:	bd08      	pop	{r3, pc}
 800d8bc:	40020800 	.word	0x40020800
 800d8c0:	40020400 	.word	0x40020400

0800d8c4 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800d8c4:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d8c6:	210c      	movs	r1, #12
 800d8c8:	4808      	ldr	r0, [pc, #32]	; (800d8ec <Motor_PWM_Start+0x28>)
 800d8ca:	f002 fc4b 	bl	8010164 <HAL_TIM_PWM_Start>
 800d8ce:	b948      	cbnz	r0, 800d8e4 <Motor_PWM_Start+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d8d0:	2104      	movs	r1, #4
 800d8d2:	4807      	ldr	r0, [pc, #28]	; (800d8f0 <Motor_PWM_Start+0x2c>)
 800d8d4:	f002 fc46 	bl	8010164 <HAL_TIM_PWM_Start>
 800d8d8:	b900      	cbnz	r0, 800d8dc <Motor_PWM_Start+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800d8da:	bd08      	pop	{r3, pc}
 800d8dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800d8e0:	f7fe bf38 	b.w	800c754 <Error_Handler>
	  Error_Handler();
 800d8e4:	f7fe ff36 	bl	800c754 <Error_Handler>
 800d8e8:	e7f2      	b.n	800d8d0 <Motor_PWM_Start+0xc>
 800d8ea:	bf00      	nop
 800d8ec:	20009750 	.word	0x20009750
 800d8f0:	20009790 	.word	0x20009790

0800d8f4 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800d8f4:	b508      	push	{r3, lr}
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800d8f6:	210c      	movs	r1, #12
 800d8f8:	4808      	ldr	r0, [pc, #32]	; (800d91c <Motor_PWM_Stop+0x28>)
 800d8fa:	f002 fc35 	bl	8010168 <HAL_TIM_PWM_Stop>
 800d8fe:	b948      	cbnz	r0, 800d914 <Motor_PWM_Stop+0x20>
  {
	  Error_Handler();
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800d900:	2104      	movs	r1, #4
 800d902:	4807      	ldr	r0, [pc, #28]	; (800d920 <Motor_PWM_Stop+0x2c>)
 800d904:	f002 fc30 	bl	8010168 <HAL_TIM_PWM_Stop>
 800d908:	b900      	cbnz	r0, 800d90c <Motor_PWM_Stop+0x18>
  {
	  Error_Handler();
  }
#endif
}
 800d90a:	bd08      	pop	{r3, pc}
 800d90c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	  Error_Handler();
 800d910:	f7fe bf20 	b.w	800c754 <Error_Handler>
	  Error_Handler();
 800d914:	f7fe ff1e 	bl	800c754 <Error_Handler>
 800d918:	e7f2      	b.n	800d900 <Motor_PWM_Stop+0xc>
 800d91a:	bf00      	nop
 800d91c:	20009750 	.word	0x20009750
 800d920:	20009790 	.word	0x20009790
 800d924:	00000000 	.word	0x00000000

0800d928 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800d928:	b570      	push	{r4, r5, r6, lr}
	if (left > 0 ){
 800d92a:	1e05      	subs	r5, r0, #0
inline void Motor_Switch(int left, int right){
 800d92c:	460c      	mov	r4, r1
	if (left > 0 ){
 800d92e:	dc35      	bgt.n	800d99c <Motor_Switch+0x74>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1

	}
	else  if (left < 0){
 800d930:	d141      	bne.n	800d9b6 <Motor_Switch+0x8e>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
		left = -left;
	}
	if (right > 0){
 800d932:	2c00      	cmp	r4, #0
 800d934:	dc14      	bgt.n	800d960 <Motor_Switch+0x38>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0

	}

	else if (right < 0){
 800d936:	d137      	bne.n	800d9a8 <Motor_Switch+0x80>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
	  	right = -right;
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800d938:	4628      	mov	r0, r5
 800d93a:	f7fa fd2b 	bl	8008394 <__aeabi_i2d>
 800d93e:	a322      	add	r3, pc, #136	; (adr r3, 800d9c8 <Motor_Switch+0xa0>)
 800d940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d944:	f7fb f820 	bl	8008988 <__aeabi_dcmpgt>
 800d948:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800d94c:	2800      	cmp	r0, #0
 800d94e:	bf18      	it	ne
 800d950:	461d      	movne	r5, r3
	if(right > 4200*0.6) right = 4200*0.6;


	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d952:	4a1f      	ldr	r2, [pc, #124]	; (800d9d0 <Motor_Switch+0xa8>)
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d954:	4b1f      	ldr	r3, [pc, #124]	; (800d9d4 <Motor_Switch+0xac>)
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d956:	6812      	ldr	r2, [r2, #0]
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d958:	681b      	ldr	r3, [r3, #0]
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800d95a:	6394      	str	r4, [r2, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800d95c:	641d      	str	r5, [r3, #64]	; 0x40
}
 800d95e:	bd70      	pop	{r4, r5, r6, pc}
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800d960:	2200      	movs	r2, #0
 800d962:	2101      	movs	r1, #1
 800d964:	481c      	ldr	r0, [pc, #112]	; (800d9d8 <Motor_Switch+0xb0>)
 800d966:	f001 fc61 	bl	800f22c <HAL_GPIO_WritePin>
	if(left > 4200*0.6) left = 4200*0.6;
 800d96a:	4628      	mov	r0, r5
 800d96c:	f7fa fd12 	bl	8008394 <__aeabi_i2d>
 800d970:	a315      	add	r3, pc, #84	; (adr r3, 800d9c8 <Motor_Switch+0xa0>)
 800d972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d976:	f7fb f807 	bl	8008988 <__aeabi_dcmpgt>
 800d97a:	f640 16d8 	movw	r6, #2520	; 0x9d8
 800d97e:	2800      	cmp	r0, #0
 800d980:	bf18      	it	ne
 800d982:	4635      	movne	r5, r6
	if(right > 4200*0.6) right = 4200*0.6;
 800d984:	4620      	mov	r0, r4
 800d986:	f7fa fd05 	bl	8008394 <__aeabi_i2d>
 800d98a:	a30f      	add	r3, pc, #60	; (adr r3, 800d9c8 <Motor_Switch+0xa0>)
 800d98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d990:	f7fa fffa 	bl	8008988 <__aeabi_dcmpgt>
 800d994:	2800      	cmp	r0, #0
 800d996:	bf18      	it	ne
 800d998:	4634      	movne	r4, r6
 800d99a:	e7da      	b.n	800d952 <Motor_Switch+0x2a>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800d99c:	2201      	movs	r2, #1
 800d99e:	2104      	movs	r1, #4
 800d9a0:	480d      	ldr	r0, [pc, #52]	; (800d9d8 <Motor_Switch+0xb0>)
 800d9a2:	f001 fc43 	bl	800f22c <HAL_GPIO_WritePin>
 800d9a6:	e7c4      	b.n	800d932 <Motor_Switch+0xa>
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800d9a8:	2201      	movs	r2, #1
 800d9aa:	4611      	mov	r1, r2
 800d9ac:	480a      	ldr	r0, [pc, #40]	; (800d9d8 <Motor_Switch+0xb0>)
 800d9ae:	f001 fc3d 	bl	800f22c <HAL_GPIO_WritePin>
	  	right = -right;
 800d9b2:	4264      	negs	r4, r4
 800d9b4:	e7d9      	b.n	800d96a <Motor_Switch+0x42>
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	2104      	movs	r1, #4
 800d9ba:	4807      	ldr	r0, [pc, #28]	; (800d9d8 <Motor_Switch+0xb0>)
 800d9bc:	f001 fc36 	bl	800f22c <HAL_GPIO_WritePin>
		left = -left;
 800d9c0:	426d      	negs	r5, r5
 800d9c2:	e7b6      	b.n	800d932 <Motor_Switch+0xa>
 800d9c4:	f3af 8000 	nop.w
 800d9c8:	00000000 	.word	0x00000000
 800d9cc:	40a3b000 	.word	0x40a3b000
 800d9d0:	20009790 	.word	0x20009790
 800d9d4:	20009750 	.word	0x20009750
 800d9d8:	40020000 	.word	0x40020000

0800d9dc <InitPulse>:
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
	* timer_counter = initial_pulse;
 800d9dc:	6001      	str	r1, [r0, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800d9de:	4770      	bx	lr

0800d9e0 <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800d9e0:	b4f0      	push	{r4, r5, r6, r7}
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
	error = abs( last[receiver_num] - raw );
 800d9e2:	4e1a      	ldr	r6, [pc, #104]	; (800da4c <GetWallDataAverage+0x6c>)
	last[receiver_num] = raw;
	integrate[receiver_num] += error;

	count[receiver_num]++;
 800d9e4:	4c1a      	ldr	r4, [pc, #104]	; (800da50 <GetWallDataAverage+0x70>)
	error = abs( last[receiver_num] - raw );
 800d9e6:	f856 3022 	ldr.w	r3, [r6, r2, lsl #2]
	integrate[receiver_num] += error;
 800d9ea:	4d1a      	ldr	r5, [pc, #104]	; (800da54 <GetWallDataAverage+0x74>)
	last[receiver_num] = raw;
 800d9ec:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800d9f0:	1a5b      	subs	r3, r3, r1
	count[receiver_num]++;
 800d9f2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
	integrate[receiver_num] += error;
 800d9f6:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
	error = abs( last[receiver_num] - raw );
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	bfb8      	it	lt
 800d9fe:	425b      	neglt	r3, r3
	count[receiver_num]++;
 800da00:	3101      	adds	r1, #1
	integrate[receiver_num] += error;
 800da02:	443b      	add	r3, r7
	if(count[receiver_num] == average_of_n_times)
 800da04:	4281      	cmp	r1, r0
	integrate[receiver_num] += error;
 800da06:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
	count[receiver_num]++;
 800da0a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800da0e:	d006      	beq.n	800da1e <GetWallDataAverage+0x3e>
 800da10:	4b11      	ldr	r3, [pc, #68]	; (800da58 <GetWallDataAverage+0x78>)
 800da12:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800da16:	ed92 0a00 	vldr	s0, [r2]
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
		integrate[receiver_num] = 0;
		count[receiver_num] = 0;
	}
	return average[receiver_num];
}
 800da1a:	bcf0      	pop	{r4, r5, r6, r7}
 800da1c:	4770      	bx	lr
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800da1e:	ee07 3a90 	vmov	s15, r3
 800da22:	ee07 1a10 	vmov	s14, r1
 800da26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800da2e:	4b0a      	ldr	r3, [pc, #40]	; (800da58 <GetWallDataAverage+0x78>)
 800da30:	ee87 0a87 	vdiv.f32	s0, s15, s14
		integrate[receiver_num] = 0;
 800da34:	2100      	movs	r1, #0
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800da36:	eb03 0382 	add.w	r3, r3, r2, lsl #2
		integrate[receiver_num] = 0;
 800da3a:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
		count[receiver_num] = 0;
 800da3e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
}
 800da42:	bcf0      	pop	{r4, r5, r6, r7}
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800da44:	ed83 0a00 	vstr	s0, [r3]
}
 800da48:	4770      	bx	lr
 800da4a:	bf00      	nop
 800da4c:	20009824 	.word	0x20009824
 800da50:	20009804 	.word	0x20009804
 800da54:	20009814 	.word	0x20009814
 800da58:	200097f4 	.word	0x200097f4

0800da5c <ADCToBatteryVoltage>:
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
	float battery_voltage = 0;
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800da5c:	ee07 0a90 	vmov	s15, r0
 800da60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da64:	ee27 0a80 	vmul.f32	s0, s15, s0
 800da68:	ee20 0a20 	vmul.f32	s0, s0, s1
	return battery_voltage;
}
 800da6c:	ee80 0a01 	vdiv.f32	s0, s0, s2
 800da70:	4770      	bx	lr
 800da72:	bf00      	nop

0800da74 <IntegerPower>:
//-------------------------//

int IntegerPower(int integer, int exponential)
{
	int pattern_num = 1;
	for(int i=0; i < exponential ; i++)
 800da74:	2900      	cmp	r1, #0
 800da76:	dd08      	ble.n	800da8a <IntegerPower+0x16>
 800da78:	2300      	movs	r3, #0
	int pattern_num = 1;
 800da7a:	2201      	movs	r2, #1
	for(int i=0; i < exponential ; i++)
 800da7c:	3301      	adds	r3, #1
 800da7e:	4299      	cmp	r1, r3
	{
		pattern_num *= integer;
 800da80:	fb00 f202 	mul.w	r2, r0, r2
	for(int i=0; i < exponential ; i++)
 800da84:	d1fa      	bne.n	800da7c <IntegerPower+0x8>
	}
	return pattern_num;
}
 800da86:	4610      	mov	r0, r2
 800da88:	4770      	bx	lr
	int pattern_num = 1;
 800da8a:	2201      	movs	r2, #1
}
 800da8c:	4610      	mov	r0, r2
 800da8e:	4770      	bx	lr

0800da90 <GetBatteryLevel>:

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
	float current_percentage = current_voltage / battery_max;
	float lowest_percentage =  battery_min / battery_max;
 800da90:	eec0 0a81 	vdiv.f32	s1, s1, s2

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;

	int pattern = 0;
	for(int i=0; i < level_num; i++)
 800da94:	2800      	cmp	r0, #0
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800da96:	ee07 0a10 	vmov	s14, r0
 800da9a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800da9e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800daa2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
	float current_percentage = current_voltage / battery_max;
 800daa6:	ee80 0a01 	vdiv.f32	s0, s0, s2
	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800daaa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	for(int i=0; i < level_num; i++)
 800daae:	dd14      	ble.n	800dada <GetBatteryLevel+0x4a>
 800dab0:	2300      	movs	r3, #0
	int pattern = 0;
 800dab2:	461a      	mov	r2, r3
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800dab4:	ee07 3a90 	vmov	s15, r3
 800dab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dabc:	eef0 6a60 	vmov.f32	s13, s1
 800dac0:	eee7 6a87 	vfma.f32	s13, s15, s14
 800dac4:	eef4 6a40 	vcmp.f32	s13, s0
 800dac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dacc:	bf98      	it	ls
 800dace:	461a      	movls	r2, r3
	for(int i=0; i < level_num; i++)
 800dad0:	3301      	adds	r3, #1
 800dad2:	4298      	cmp	r0, r3
 800dad4:	d1ee      	bne.n	800dab4 <GetBatteryLevel+0x24>
		{
			pattern = i;
		}
	}
	return pattern;
}
 800dad6:	4610      	mov	r0, r2
 800dad8:	4770      	bx	lr
	int pattern = 0;
 800dada:	2200      	movs	r2, #0
}
 800dadc:	4610      	mov	r0, r2
 800dade:	4770      	bx	lr

0800dae0 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800dae0:	b510      	push	{r4, lr}
	  setbuf(stdout,NULL);
 800dae2:	4c06      	ldr	r4, [pc, #24]	; (800dafc <Buffering+0x1c>)
 800dae4:	6823      	ldr	r3, [r4, #0]
 800dae6:	2100      	movs	r1, #0
 800dae8:	6898      	ldr	r0, [r3, #8]
 800daea:	f005 fa07 	bl	8012efc <setbuf>
	  setbuf(stdin,NULL);
 800daee:	6823      	ldr	r3, [r4, #0]
 800daf0:	2100      	movs	r1, #0
 800daf2:	6858      	ldr	r0, [r3, #4]
}
 800daf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  setbuf(stdin,NULL);
 800daf8:	f005 ba00 	b.w	8012efc <setbuf>
 800dafc:	20000038 	.word	0x20000038

0800db00 <Copy_Gain>:
void Copy_Gain()
{
 800db00:	b570      	push	{r4, r5, r6, lr}
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
	float data[16]={0};
	data[0] = Pid[L_VELO_PID].KP;
 800db02:	4b1c      	ldr	r3, [pc, #112]	; (800db74 <Copy_Gain+0x74>)
	uint32_t address = start_adress_sector9;
 800db04:	4c1c      	ldr	r4, [pc, #112]	; (800db78 <Copy_Gain+0x78>)
	data[1] = Pid[L_VELO_PID].KI;
 800db06:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
	data[2] = Pid[L_VELO_PID].KD;
 800db0a:	f8d3 50b8 	ldr.w	r5, [r3, #184]	; 0xb8

	data[3] = Pid[A_VELO_PID].KP;
 800db0e:	6818      	ldr	r0, [r3, #0]
	data[4] = Pid[A_VELO_PID].KI;
 800db10:	6859      	ldr	r1, [r3, #4]
	data[0] = Pid[L_VELO_PID].KP;
 800db12:	ed93 0a2c 	vldr	s0, [r3, #176]	; 0xb0
	data[6] = Pid[L_WALL_PID].KP;
	data[7] = Pid[L_WALL_PID].KI;
	data[8] = Pid[L_WALL_PID].KD;

	data[9] = Pid[R_WALL_PID].KP;
	data[10] = Pid[R_WALL_PID].KI;
 800db16:	f8d3 6088 	ldr.w	r6, [r3, #136]	; 0x88
	uint32_t address = start_adress_sector9;
 800db1a:	6824      	ldr	r4, [r4, #0]
{
 800db1c:	b090      	sub	sp, #64	; 0x40
	data[0] = Pid[L_VELO_PID].KP;
 800db1e:	ed8d 0a00 	vstr	s0, [sp]
	data[1] = Pid[L_VELO_PID].KI;
 800db22:	9201      	str	r2, [sp, #4]
	data[5] = Pid[A_VELO_PID].KD;
 800db24:	689a      	ldr	r2, [r3, #8]
	data[2] = Pid[L_VELO_PID].KD;
 800db26:	9502      	str	r5, [sp, #8]
	data[3] = Pid[A_VELO_PID].KP;
 800db28:	9003      	str	r0, [sp, #12]
	data[6] = Pid[L_WALL_PID].KP;
 800db2a:	6d9d      	ldr	r5, [r3, #88]	; 0x58
	data[7] = Pid[L_WALL_PID].KI;
 800db2c:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
	data[4] = Pid[A_VELO_PID].KI;
 800db2e:	9104      	str	r1, [sp, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800db30:	9205      	str	r2, [sp, #20]
	data[8] = Pid[L_WALL_PID].KD;
 800db32:	6e19      	ldr	r1, [r3, #96]	; 0x60
	data[9] = Pid[R_WALL_PID].KP;
 800db34:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
	data[6] = Pid[L_WALL_PID].KP;
 800db38:	9506      	str	r5, [sp, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800db3a:	9007      	str	r0, [sp, #28]
	data[11] = Pid[R_WALL_PID].KD;
 800db3c:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c

	data[12] = Pid[D_WALL_PID].KP;
 800db40:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
	data[8] = Pid[L_WALL_PID].KD;
 800db42:	9108      	str	r1, [sp, #32]
	data[9] = Pid[R_WALL_PID].KP;
 800db44:	9209      	str	r2, [sp, #36]	; 0x24
	data[13] = Pid[D_WALL_PID].KI;
 800db46:	6b19      	ldr	r1, [r3, #48]	; 0x30
	data[14] = Pid[D_WALL_PID].KD;
 800db48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	data[10] = Pid[R_WALL_PID].KI;
 800db4a:	960a      	str	r6, [sp, #40]	; 0x28
	float data[16]={0};
 800db4c:	2300      	movs	r3, #0
	data[11] = Pid[R_WALL_PID].KD;
 800db4e:	950b      	str	r5, [sp, #44]	; 0x2c
	data[12] = Pid[D_WALL_PID].KP;
 800db50:	900c      	str	r0, [sp, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800db52:	910d      	str	r1, [sp, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800db54:	920e      	str	r2, [sp, #56]	; 0x38
 800db56:	ad01      	add	r5, sp, #4
	float data[16]={0};
 800db58:	930f      	str	r3, [sp, #60]	; 0x3c
 800db5a:	ae0f      	add	r6, sp, #60	; 0x3c
 800db5c:	e001      	b.n	800db62 <Copy_Gain+0x62>
 800db5e:	ecb5 0a01 	vldmia	r5!, {s0}
	for(int i=0; i < 15; i++)
	{

		FLASH_Write_Word_F( address, data[i]);
 800db62:	4620      	mov	r0, r4
 800db64:	f7ff fc06 	bl	800d374 <FLASH_Write_Word_F>
	for(int i=0; i < 15; i++)
 800db68:	42b5      	cmp	r5, r6
		address += 0x04;
 800db6a:	f104 0404 	add.w	r4, r4, #4
	for(int i=0; i < 15; i++)
 800db6e:	d1f6      	bne.n	800db5e <Copy_Gain+0x5e>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800db70:	b010      	add	sp, #64	; 0x40
 800db72:	bd70      	pop	{r4, r5, r6, pc}
 800db74:	20009834 	.word	0x20009834
 800db78:	08016664 	.word	0x08016664

0800db7c <Load_Gain>:
void Load_Gain()
{
 800db7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db80:	ed2d 8b02 	vpush	{d8}
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800db84:	4b61      	ldr	r3, [pc, #388]	; (800dd0c <Load_Gain+0x190>)
	uint8_t j=0;
	for(int i=0; i < 15; i++)
	{
		FLASH_Read_Word_F( address, &data[i]);
		address += 0x04;
		printf("%d, %f\r\n",i,data[i]);
 800db86:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 800dd28 <Load_Gain+0x1ac>
	uint32_t address = start_adress_sector9;//
 800db8a:	681f      	ldr	r7, [r3, #0]
		judge = isnanf(data[i]); //nan0
		printf("judge : %d\r\n", judge);
 800db8c:	f8df 819c 	ldr.w	r8, [pc, #412]	; 800dd2c <Load_Gain+0x1b0>
{
 800db90:	b090      	sub	sp, #64	; 0x40
	float data[16]={0};//1
 800db92:	4668      	mov	r0, sp
 800db94:	2240      	movs	r2, #64	; 0x40
 800db96:	2100      	movs	r1, #0
 800db98:	f003 fbd3 	bl	8011342 <memset>
 800db9c:	466c      	mov	r4, sp
	for(int i=0; i < 15; i++)
 800db9e:	2500      	movs	r5, #0
 800dba0:	1b3f      	subs	r7, r7, r4
	uint8_t j=0;
 800dba2:	46aa      	mov	sl, r5
		FLASH_Read_Word_F( address, &data[i]);
 800dba4:	4621      	mov	r1, r4
 800dba6:	1938      	adds	r0, r7, r4
 800dba8:	f7ff fc0a 	bl	800d3c0 <FLASH_Read_Word_F>
		printf("%d, %f\r\n",i,data[i]);
 800dbac:	6820      	ldr	r0, [r4, #0]
 800dbae:	f7fa fc03 	bl	80083b8 <__aeabi_f2d>
 800dbb2:	4602      	mov	r2, r0
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	4648      	mov	r0, r9
 800dbb8:	4629      	mov	r1, r5
 800dbba:	f004 fec1 	bl	8012940 <iprintf>
		judge = isnanf(data[i]); //nan0
 800dbbe:	ecb4 8a01 	vldmia	r4!, {s16}
 800dbc2:	eeb4 8a48 	vcmp.f32	s16, s16
 800dbc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		printf("judge : %d\r\n", judge);
 800dbca:	bf6c      	ite	vs
 800dbcc:	2101      	movvs	r1, #1
 800dbce:	2100      	movvc	r1, #0
 800dbd0:	4640      	mov	r0, r8
 800dbd2:	f004 feb5 	bl	8012940 <iprintf>
		if(judge == 1) //isnanf
 800dbd6:	eeb4 8a48 	vcmp.f32	s16, s16
 800dbda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		{
			j++;
 800dbde:	bf68      	it	vs
 800dbe0:	f10a 0a01 	addvs.w	sl, sl, #1
	for(int i=0; i < 15; i++)
 800dbe4:	f105 0501 	add.w	r5, r5, #1
			j++;
 800dbe8:	bf68      	it	vs
 800dbea:	fa5f fa8a 	uxtbvs.w	sl, sl
	for(int i=0; i < 15; i++)
 800dbee:	2d0f      	cmp	r5, #15
 800dbf0:	d1d8      	bne.n	800dba4 <Load_Gain+0x28>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800dbf2:	4651      	mov	r1, sl
 800dbf4:	4846      	ldr	r0, [pc, #280]	; (800dd10 <Load_Gain+0x194>)
 800dbf6:	f004 fea3 	bl	8012940 <iprintf>
		if(j == 15)//nan0
 800dbfa:	f1ba 0f0f 	cmp.w	sl, #15
 800dbfe:	d03a      	beq.n	800dc76 <Load_Gain+0xfa>
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			//2
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800dc00:	ed9d 1a02 	vldr	s2, [sp, #8]
 800dc04:	eddd 0a01 	vldr	s1, [sp, #4]
 800dc08:	ed9d 0a00 	vldr	s0, [sp]
 800dc0c:	2004      	movs	r0, #4
 800dc0e:	f000 fa1b 	bl	800e048 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800dc12:	ed9d 1a02 	vldr	s2, [sp, #8]
 800dc16:	eddd 0a01 	vldr	s1, [sp, #4]
 800dc1a:	ed9d 0a00 	vldr	s0, [sp]
 800dc1e:	2005      	movs	r0, #5
 800dc20:	f000 fa12 	bl	800e048 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800dc24:	ed9d 1a05 	vldr	s2, [sp, #20]
 800dc28:	eddd 0a04 	vldr	s1, [sp, #16]
 800dc2c:	ed9d 0a03 	vldr	s0, [sp, #12]
 800dc30:	2000      	movs	r0, #0
 800dc32:	f000 fa09 	bl	800e048 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800dc36:	ed9d 1a08 	vldr	s2, [sp, #32]
 800dc3a:	eddd 0a07 	vldr	s1, [sp, #28]
 800dc3e:	ed9d 0a06 	vldr	s0, [sp, #24]
 800dc42:	2002      	movs	r0, #2
 800dc44:	f000 fa00 	bl	800e048 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800dc48:	ed9d 1a0b 	vldr	s2, [sp, #44]	; 0x2c
 800dc4c:	eddd 0a0a 	vldr	s1, [sp, #40]	; 0x28
 800dc50:	ed9d 0a09 	vldr	s0, [sp, #36]	; 0x24
 800dc54:	2003      	movs	r0, #3
 800dc56:	f000 f9f7 	bl	800e048 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800dc5a:	ed9d 1a0e 	vldr	s2, [sp, #56]	; 0x38
 800dc5e:	eddd 0a0d 	vldr	s1, [sp, #52]	; 0x34
 800dc62:	ed9d 0a0c 	vldr	s0, [sp, #48]	; 0x30
 800dc66:	2001      	movs	r0, #1
 800dc68:	f000 f9ee 	bl	800e048 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800dc6c:	b010      	add	sp, #64	; 0x40
 800dc6e:	ecbd 8b02 	vpop	{d8}
 800dc72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			printf("\r\n");
 800dc76:	4827      	ldr	r0, [pc, #156]	; (800dd14 <Load_Gain+0x198>)
 800dc78:	f004 feea 	bl	8012a50 <puts>
		  PIDSetGain(L_VELO_PID, 14.6, 2800,0.001);
 800dc7c:	ed9f 1a26 	vldr	s2, [pc, #152]	; 800dd18 <Load_Gain+0x19c>
 800dc80:	eddf 0a26 	vldr	s1, [pc, #152]	; 800dd1c <Load_Gain+0x1a0>
 800dc84:	ed9f 0a26 	vldr	s0, [pc, #152]	; 800dd20 <Load_Gain+0x1a4>
 800dc88:	2004      	movs	r0, #4
 800dc8a:	f000 f9dd 	bl	800e048 <PIDSetGain>
		  PIDSetGain(R_VELO_PID, 14.6, 2800,0.001);
 800dc8e:	ed9f 1a22 	vldr	s2, [pc, #136]	; 800dd18 <Load_Gain+0x19c>
 800dc92:	eddf 0a22 	vldr	s1, [pc, #136]	; 800dd1c <Load_Gain+0x1a0>
 800dc96:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800dd20 <Load_Gain+0x1a4>
 800dc9a:	2005      	movs	r0, #5
 800dc9c:	f000 f9d4 	bl	800e048 <PIDSetGain>
		  PIDSetGain(A_VELO_PID, 14.6,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800dca0:	ed9f 1a20 	vldr	s2, [pc, #128]	; 800dd24 <Load_Gain+0x1a8>
 800dca4:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800dd20 <Load_Gain+0x1a4>
 800dca8:	eef0 0a41 	vmov.f32	s1, s2
 800dcac:	2000      	movs	r0, #0
 800dcae:	f000 f9cb 	bl	800e048 <PIDSetGain>
		  PIDSetGain(F_WALL_PID, 14.6,0,0);
 800dcb2:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 800dd24 <Load_Gain+0x1a8>
 800dcb6:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800dd20 <Load_Gain+0x1a4>
 800dcba:	eef0 0a41 	vmov.f32	s1, s2
 800dcbe:	2008      	movs	r0, #8
 800dcc0:	f000 f9c2 	bl	800e048 <PIDSetGain>
		  PIDSetGain(D_WALL_PID, 6, 4, 0	);//3.2,0,0);/4.5,1.5,0.003);//3.6, 20, 0);//5.2//
 800dcc4:	ed9f 1a17 	vldr	s2, [pc, #92]	; 800dd24 <Load_Gain+0x1a8>
 800dcc8:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800dccc:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800dcd0:	2001      	movs	r0, #1
 800dcd2:	f000 f9b9 	bl	800e048 <PIDSetGain>
		  PIDSetGain(L_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800dcd6:	ed9f 1a13 	vldr	s2, [pc, #76]	; 800dd24 <Load_Gain+0x1a8>
 800dcda:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800dcde:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dce2:	2002      	movs	r0, #2
 800dce4:	f000 f9b0 	bl	800e048 <PIDSetGain>
		  PIDSetGain(R_WALL_PID, 12,8,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800dce8:	ed9f 1a0e 	vldr	s2, [pc, #56]	; 800dd24 <Load_Gain+0x1a8>
 800dcec:	eef2 0a00 	vmov.f32	s1, #32	; 0x41000000  8.0
 800dcf0:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
 800dcf4:	2003      	movs	r0, #3
 800dcf6:	f000 f9a7 	bl	800e048 <PIDSetGain>
			Flash_clear_sector9();
 800dcfa:	f7ff fba7 	bl	800d44c <Flash_clear_sector9>
			Copy_Gain();
 800dcfe:	f7ff feff 	bl	800db00 <Copy_Gain>
}
 800dd02:	b010      	add	sp, #64	; 0x40
 800dd04:	ecbd 8b02 	vpop	{d8}
 800dd08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd0c:	08016664 	.word	0x08016664
 800dd10:	080167a8 	.word	0x080167a8
 800dd14:	080167b0 	.word	0x080167b0
 800dd18:	3a83126f 	.word	0x3a83126f
 800dd1c:	452f0000 	.word	0x452f0000
 800dd20:	4169999a 	.word	0x4169999a
 800dd24:	00000000 	.word	0x00000000
 800dd28:	080165cc 	.word	0x080165cc
 800dd2c:	080167a0 	.word	0x080167a0

0800dd30 <Change_Gain>:
void Change_Gain()
{
 800dd30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800dd34:	48a4      	ldr	r0, [pc, #656]	; (800dfc8 <Change_Gain+0x298>)
 800dd36:	4ca5      	ldr	r4, [pc, #660]	; (800dfcc <Change_Gain+0x29c>)
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800dd38:	f8df 8304 	ldr.w	r8, [pc, #772]	; 800e040 <Change_Gain+0x310>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800dd3c:	4da4      	ldr	r5, [pc, #656]	; (800dfd0 <Change_Gain+0x2a0>)
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800dd3e:	f8df 9304 	ldr.w	r9, [pc, #772]	; 800e044 <Change_Gain+0x314>
{
 800dd42:	b087      	sub	sp, #28
	HAL_TIM_Base_Stop_IT(&htim1);
 800dd44:	f002 f92c 	bl	800ffa0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800dd48:	48a2      	ldr	r0, [pc, #648]	; (800dfd4 <Change_Gain+0x2a4>)
 800dd4a:	f002 f929 	bl	800ffa0 <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800dd4e:	f7ff fdd1 	bl	800d8f4 <Motor_PWM_Stop>
	EmitterOFF();
 800dd52:	f7ff fd4f 	bl	800d7f4 <EmitterOFF>
	HAL_Delay(200);
 800dd56:	20c8      	movs	r0, #200	; 0xc8
 800dd58:	f000 fb3a 	bl	800e3d0 <HAL_Delay>
	char change_mode='0';
 800dd5c:	2330      	movs	r3, #48	; 0x30
 800dd5e:	f88d 3015 	strb.w	r3, [sp, #21]
	char pid = '0';
 800dd62:	f88d 3016 	strb.w	r3, [sp, #22]
		printf("PID\r\n");
 800dd66:	4640      	mov	r0, r8
 800dd68:	f004 fe72 	bl	8012a50 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800dd6c:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800dd70:	f7fa fb22 	bl	80083b8 <__aeabi_f2d>
 800dd74:	4606      	mov	r6, r0
 800dd76:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800dd7a:	460f      	mov	r7, r1
 800dd7c:	f7fa fb1c 	bl	80083b8 <__aeabi_f2d>
 800dd80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd84:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 800dd88:	f7fa fb16 	bl	80083b8 <__aeabi_f2d>
 800dd8c:	4632      	mov	r2, r6
 800dd8e:	463b      	mov	r3, r7
 800dd90:	e9cd 0100 	strd	r0, r1, [sp]
 800dd94:	4628      	mov	r0, r5
 800dd96:	f004 fdd3 	bl	8012940 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800dd9a:	6820      	ldr	r0, [r4, #0]
 800dd9c:	f7fa fb0c 	bl	80083b8 <__aeabi_f2d>
 800dda0:	4606      	mov	r6, r0
 800dda2:	68a0      	ldr	r0, [r4, #8]
 800dda4:	460f      	mov	r7, r1
 800dda6:	f7fa fb07 	bl	80083b8 <__aeabi_f2d>
 800ddaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddae:	6860      	ldr	r0, [r4, #4]
 800ddb0:	f7fa fb02 	bl	80083b8 <__aeabi_f2d>
 800ddb4:	4632      	mov	r2, r6
 800ddb6:	463b      	mov	r3, r7
 800ddb8:	e9cd 0100 	strd	r0, r1, [sp]
 800ddbc:	4648      	mov	r0, r9
 800ddbe:	f004 fdbf 	bl	8012940 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800ddc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddc4:	f7fa faf8 	bl	80083b8 <__aeabi_f2d>
 800ddc8:	4606      	mov	r6, r0
 800ddca:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800ddcc:	460f      	mov	r7, r1
 800ddce:	f7fa faf3 	bl	80083b8 <__aeabi_f2d>
 800ddd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddd6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800ddd8:	f7fa faee 	bl	80083b8 <__aeabi_f2d>
 800dddc:	4632      	mov	r2, r6
 800ddde:	463b      	mov	r3, r7
 800dde0:	e9cd 0100 	strd	r0, r1, [sp]
 800dde4:	487c      	ldr	r0, [pc, #496]	; (800dfd8 <Change_Gain+0x2a8>)
 800dde6:	f004 fdab 	bl	8012940 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800ddea:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800ddee:	f7fa fae3 	bl	80083b8 <__aeabi_f2d>
 800ddf2:	4606      	mov	r6, r0
 800ddf4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800ddf8:	460f      	mov	r7, r1
 800ddfa:	f7fa fadd 	bl	80083b8 <__aeabi_f2d>
 800ddfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de02:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800de06:	f7fa fad7 	bl	80083b8 <__aeabi_f2d>
 800de0a:	4632      	mov	r2, r6
 800de0c:	463b      	mov	r3, r7
 800de0e:	e9cd 0100 	strd	r0, r1, [sp]
 800de12:	4872      	ldr	r0, [pc, #456]	; (800dfdc <Change_Gain+0x2ac>)
 800de14:	f004 fd94 	bl	8012940 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800de18:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800de1a:	f7fa facd 	bl	80083b8 <__aeabi_f2d>
 800de1e:	4606      	mov	r6, r0
 800de20:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800de22:	460f      	mov	r7, r1
 800de24:	f7fa fac8 	bl	80083b8 <__aeabi_f2d>
 800de28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de2c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800de2e:	f7fa fac3 	bl	80083b8 <__aeabi_f2d>
 800de32:	463b      	mov	r3, r7
 800de34:	e9cd 0100 	strd	r0, r1, [sp]
 800de38:	4632      	mov	r2, r6
 800de3a:	4869      	ldr	r0, [pc, #420]	; (800dfe0 <Change_Gain+0x2b0>)
 800de3c:	f004 fd80 	bl	8012940 <iprintf>

		Buffering();
 800de40:	f7ff fe4e 	bl	800dae0 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800de44:	4867      	ldr	r0, [pc, #412]	; (800dfe4 <Change_Gain+0x2b4>)
 800de46:	f004 fd7b 	bl	8012940 <iprintf>
 800de4a:	f10d 0115 	add.w	r1, sp, #21
 800de4e:	4866      	ldr	r0, [pc, #408]	; (800dfe8 <Change_Gain+0x2b8>)
 800de50:	f005 f80a 	bl	8012e68 <iscanf>
		if(change_mode == '0')
 800de54:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800de58:	2b30      	cmp	r3, #48	; 0x30
 800de5a:	d066      	beq.n	800df2a <Change_Gain+0x1fa>
			break;
		}
		else
		{

			Buffering();
 800de5c:	f7ff fe40 	bl	800dae0 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800de60:	4862      	ldr	r0, [pc, #392]	; (800dfec <Change_Gain+0x2bc>)
 800de62:	f004 fd6d 	bl	8012940 <iprintf>
 800de66:	f10d 0116 	add.w	r1, sp, #22
 800de6a:	485f      	ldr	r0, [pc, #380]	; (800dfe8 <Change_Gain+0x2b8>)
 800de6c:	f004 fffc 	bl	8012e68 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800de70:	f89d 2016 	ldrb.w	r2, [sp, #22]
 800de74:	f89d 1015 	ldrb.w	r1, [sp, #21]
 800de78:	485d      	ldr	r0, [pc, #372]	; (800dff0 <Change_Gain+0x2c0>)
 800de7a:	f004 fd61 	bl	8012940 <iprintf>

			Buffering();
 800de7e:	f7ff fe2f 	bl	800dae0 <Buffering>
			printf("\r\n : ");
 800de82:	485c      	ldr	r0, [pc, #368]	; (800dff4 <Change_Gain+0x2c4>)
 800de84:	f004 fd5c 	bl	8012940 <iprintf>

			switch(change_mode)
 800de88:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800de8c:	3b31      	subs	r3, #49	; 0x31
 800de8e:	2b04      	cmp	r3, #4
 800de90:	d85e      	bhi.n	800df50 <Change_Gain+0x220>
 800de92:	e8df f003 	tbb	[pc, r3]
 800de96:	303d      	.short	0x303d
 800de98:	1623      	.short	0x1623
 800de9a:	03          	.byte	0x03
 800de9b:	00          	.byte	0x00
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
			case '5'://
				if(pid == 'p')
 800de9c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dea0:	2b70      	cmp	r3, #112	; 0x70
 800dea2:	d068      	beq.n	800df76 <Change_Gain+0x246>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
				}
				else if(pid == 'i')
 800dea4:	2b69      	cmp	r3, #105	; 0x69
 800dea6:	d07f      	beq.n	800dfa8 <Change_Gain+0x278>
				{
					scanf("%f",&Pid[D_WALL_PID].KI);
				}
				else if(pid == 'd')
 800dea8:	2b64      	cmp	r3, #100	; 0x64
 800deaa:	d055      	beq.n	800df58 <Change_Gain+0x228>
				break;
			default :
				printf("\r\n");
				break;
			}
			Buffering();
 800deac:	f7ff fe18 	bl	800dae0 <Buffering>
			scanf("%c",&nl);
 800deb0:	f10d 0117 	add.w	r1, sp, #23
 800deb4:	484c      	ldr	r0, [pc, #304]	; (800dfe8 <Change_Gain+0x2b8>)
 800deb6:	f004 ffd7 	bl	8012e68 <iscanf>
			printf("\r\n");
 800deba:	484f      	ldr	r0, [pc, #316]	; (800dff8 <Change_Gain+0x2c8>)
 800debc:	f004 fdc8 	bl	8012a50 <puts>
		printf("PID\r\n");
 800dec0:	e751      	b.n	800dd66 <Change_Gain+0x36>
				if(pid == 'p')
 800dec2:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dec6:	2b70      	cmp	r3, #112	; 0x70
 800dec8:	d05a      	beq.n	800df80 <Change_Gain+0x250>
				else if(pid == 'i')
 800deca:	2b69      	cmp	r3, #105	; 0x69
 800decc:	d071      	beq.n	800dfb2 <Change_Gain+0x282>
				else if(pid == 'd')
 800dece:	2b64      	cmp	r3, #100	; 0x64
 800ded0:	d1ec      	bne.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800ded2:	494a      	ldr	r1, [pc, #296]	; (800dffc <Change_Gain+0x2cc>)
 800ded4:	484a      	ldr	r0, [pc, #296]	; (800e000 <Change_Gain+0x2d0>)
 800ded6:	f004 ffc7 	bl	8012e68 <iscanf>
 800deda:	e7e7      	b.n	800deac <Change_Gain+0x17c>
				if(pid == 'p')
 800dedc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800dee0:	2b70      	cmp	r3, #112	; 0x70
 800dee2:	d052      	beq.n	800df8a <Change_Gain+0x25a>
				else if(pid == 'i')
 800dee4:	2b69      	cmp	r3, #105	; 0x69
 800dee6:	d069      	beq.n	800dfbc <Change_Gain+0x28c>
				else if(pid == 'd')
 800dee8:	2b64      	cmp	r3, #100	; 0x64
 800deea:	d1df      	bne.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800deec:	4945      	ldr	r1, [pc, #276]	; (800e004 <Change_Gain+0x2d4>)
 800deee:	4844      	ldr	r0, [pc, #272]	; (800e000 <Change_Gain+0x2d0>)
 800def0:	f004 ffba 	bl	8012e68 <iscanf>
 800def4:	e7da      	b.n	800deac <Change_Gain+0x17c>
				if(pid == 'p')
 800def6:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800defa:	2b70      	cmp	r3, #112	; 0x70
 800defc:	d036      	beq.n	800df6c <Change_Gain+0x23c>
				else if(pid == 'i')
 800defe:	2b69      	cmp	r3, #105	; 0x69
 800df00:	d04d      	beq.n	800df9e <Change_Gain+0x26e>
				else if(pid == 'd')
 800df02:	2b64      	cmp	r3, #100	; 0x64
 800df04:	d1d2      	bne.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800df06:	4940      	ldr	r1, [pc, #256]	; (800e008 <Change_Gain+0x2d8>)
 800df08:	483d      	ldr	r0, [pc, #244]	; (800e000 <Change_Gain+0x2d0>)
 800df0a:	f004 ffad 	bl	8012e68 <iscanf>
 800df0e:	e7cd      	b.n	800deac <Change_Gain+0x17c>
				if(pid == 'p')
 800df10:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800df14:	2b70      	cmp	r3, #112	; 0x70
 800df16:	d024      	beq.n	800df62 <Change_Gain+0x232>
				else if(pid == 'i')
 800df18:	2b69      	cmp	r3, #105	; 0x69
 800df1a:	d03b      	beq.n	800df94 <Change_Gain+0x264>
				else if(pid == 'd')
 800df1c:	2b64      	cmp	r3, #100	; 0x64
 800df1e:	d1c5      	bne.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800df20:	493a      	ldr	r1, [pc, #232]	; (800e00c <Change_Gain+0x2dc>)
 800df22:	4837      	ldr	r0, [pc, #220]	; (800e000 <Change_Gain+0x2d0>)
 800df24:	f004 ffa0 	bl	8012e68 <iscanf>
 800df28:	e7c0      	b.n	800deac <Change_Gain+0x17c>
		}

	}
	printf("\r\n\r\n");
 800df2a:	4839      	ldr	r0, [pc, #228]	; (800e010 <Change_Gain+0x2e0>)
 800df2c:	f004 fd90 	bl	8012a50 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800df30:	f7ff fa8c 	bl	800d44c <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800df34:	f7ff fde4 	bl	800db00 <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800df38:	2007      	movs	r0, #7
 800df3a:	f7ff fc69 	bl	800d810 <ChangeLED>
	HAL_Delay(200);
 800df3e:	20c8      	movs	r0, #200	; 0xc8
 800df40:	f000 fa46 	bl	800e3d0 <HAL_Delay>
	ChangeLED(0);
 800df44:	2000      	movs	r0, #0
 800df46:	f7ff fc63 	bl	800d810 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800df4a:	b007      	add	sp, #28
 800df4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				printf("\r\n");
 800df50:	4830      	ldr	r0, [pc, #192]	; (800e014 <Change_Gain+0x2e4>)
 800df52:	f004 fd7d 	bl	8012a50 <puts>
				break;
 800df56:	e7a9      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800df58:	492f      	ldr	r1, [pc, #188]	; (800e018 <Change_Gain+0x2e8>)
 800df5a:	4829      	ldr	r0, [pc, #164]	; (800e000 <Change_Gain+0x2d0>)
 800df5c:	f004 ff84 	bl	8012e68 <iscanf>
 800df60:	e7a4      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KP);
 800df62:	492e      	ldr	r1, [pc, #184]	; (800e01c <Change_Gain+0x2ec>)
 800df64:	4826      	ldr	r0, [pc, #152]	; (800e000 <Change_Gain+0x2d0>)
 800df66:	f004 ff7f 	bl	8012e68 <iscanf>
 800df6a:	e79f      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KP);
 800df6c:	4917      	ldr	r1, [pc, #92]	; (800dfcc <Change_Gain+0x29c>)
 800df6e:	4824      	ldr	r0, [pc, #144]	; (800e000 <Change_Gain+0x2d0>)
 800df70:	f004 ff7a 	bl	8012e68 <iscanf>
 800df74:	e79a      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KP);
 800df76:	492a      	ldr	r1, [pc, #168]	; (800e020 <Change_Gain+0x2f0>)
 800df78:	4821      	ldr	r0, [pc, #132]	; (800e000 <Change_Gain+0x2d0>)
 800df7a:	f004 ff75 	bl	8012e68 <iscanf>
 800df7e:	e795      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KP);
 800df80:	4928      	ldr	r1, [pc, #160]	; (800e024 <Change_Gain+0x2f4>)
 800df82:	481f      	ldr	r0, [pc, #124]	; (800e000 <Change_Gain+0x2d0>)
 800df84:	f004 ff70 	bl	8012e68 <iscanf>
 800df88:	e790      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KP);
 800df8a:	4927      	ldr	r1, [pc, #156]	; (800e028 <Change_Gain+0x2f8>)
 800df8c:	481c      	ldr	r0, [pc, #112]	; (800e000 <Change_Gain+0x2d0>)
 800df8e:	f004 ff6b 	bl	8012e68 <iscanf>
 800df92:	e78b      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800df94:	4925      	ldr	r1, [pc, #148]	; (800e02c <Change_Gain+0x2fc>)
 800df96:	481a      	ldr	r0, [pc, #104]	; (800e000 <Change_Gain+0x2d0>)
 800df98:	f004 ff66 	bl	8012e68 <iscanf>
 800df9c:	e786      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800df9e:	4924      	ldr	r1, [pc, #144]	; (800e030 <Change_Gain+0x300>)
 800dfa0:	4817      	ldr	r0, [pc, #92]	; (800e000 <Change_Gain+0x2d0>)
 800dfa2:	f004 ff61 	bl	8012e68 <iscanf>
 800dfa6:	e781      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800dfa8:	4922      	ldr	r1, [pc, #136]	; (800e034 <Change_Gain+0x304>)
 800dfaa:	4815      	ldr	r0, [pc, #84]	; (800e000 <Change_Gain+0x2d0>)
 800dfac:	f004 ff5c 	bl	8012e68 <iscanf>
 800dfb0:	e77c      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800dfb2:	4921      	ldr	r1, [pc, #132]	; (800e038 <Change_Gain+0x308>)
 800dfb4:	4812      	ldr	r0, [pc, #72]	; (800e000 <Change_Gain+0x2d0>)
 800dfb6:	f004 ff57 	bl	8012e68 <iscanf>
 800dfba:	e777      	b.n	800deac <Change_Gain+0x17c>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800dfbc:	491f      	ldr	r1, [pc, #124]	; (800e03c <Change_Gain+0x30c>)
 800dfbe:	4810      	ldr	r0, [pc, #64]	; (800e000 <Change_Gain+0x2d0>)
 800dfc0:	f004 ff52 	bl	8012e68 <iscanf>
 800dfc4:	e772      	b.n	800deac <Change_Gain+0x17c>
 800dfc6:	bf00      	nop
 800dfc8:	2000a674 	.word	0x2000a674
 800dfcc:	20009834 	.word	0x20009834
 800dfd0:	08016684 	.word	0x08016684
 800dfd4:	2000a42c 	.word	0x2000a42c
 800dfd8:	080166c0 	.word	0x080166c0
 800dfdc:	080166dc 	.word	0x080166dc
 800dfe0:	080166f8 	.word	0x080166f8
 800dfe4:	08016714 	.word	0x08016714
 800dfe8:	0801672c 	.word	0x0801672c
 800dfec:	08016730 	.word	0x08016730
 800dff0:	08016744 	.word	0x08016744
 800dff4:	08016768 	.word	0x08016768
 800dff8:	0801663c 	.word	0x0801663c
 800dffc:	200098c0 	.word	0x200098c0
 800e000:	0801677c 	.word	0x0801677c
 800e004:	20009894 	.word	0x20009894
 800e008:	2000983c 	.word	0x2000983c
 800e00c:	200098ec 	.word	0x200098ec
 800e010:	08016794 	.word	0x08016794
 800e014:	08016780 	.word	0x08016780
 800e018:	20009868 	.word	0x20009868
 800e01c:	200098e4 	.word	0x200098e4
 800e020:	20009860 	.word	0x20009860
 800e024:	200098b8 	.word	0x200098b8
 800e028:	2000988c 	.word	0x2000988c
 800e02c:	200098e8 	.word	0x200098e8
 800e030:	20009838 	.word	0x20009838
 800e034:	20009864 	.word	0x20009864
 800e038:	200098bc 	.word	0x200098bc
 800e03c:	20009890 	.word	0x20009890
 800e040:	0801666c 	.word	0x0801666c
 800e044:	080166a4 	.word	0x080166a4

0800e048 <PIDSetGain>:
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
	Pid[n].KP = kp;
 800e048:	4a05      	ldr	r2, [pc, #20]	; (800e060 <PIDSetGain+0x18>)
 800e04a:	232c      	movs	r3, #44	; 0x2c
 800e04c:	fb03 2000 	mla	r0, r3, r0, r2
 800e050:	ed80 0a00 	vstr	s0, [r0]
	Pid[n].KI = ki;
 800e054:	edc0 0a01 	vstr	s1, [r0, #4]
	Pid[n].KD = kd;
 800e058:	ed80 1a02 	vstr	s2, [r0, #8]

}
 800e05c:	4770      	bx	lr
 800e05e:	bf00      	nop
 800e060:	20009834 	.word	0x20009834

0800e064 <PIDChangeFlag>:
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
	Pid[n].flag = on_or_off;
 800e064:	4a02      	ldr	r2, [pc, #8]	; (800e070 <PIDChangeFlag+0xc>)
 800e066:	232c      	movs	r3, #44	; 0x2c
 800e068:	fb03 2000 	mla	r0, r3, r0, r2
 800e06c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800e06e:	4770      	bx	lr
 800e070:	20009834 	.word	0x20009834

0800e074 <PIDReset>:
	return Pid[n].flag;
}
void PIDReset(int n)
{
	//
	Pid[n].e = 0;
 800e074:	4905      	ldr	r1, [pc, #20]	; (800e08c <PIDReset+0x18>)
 800e076:	232c      	movs	r3, #44	; 0x2c
 800e078:	fb03 1000 	mla	r0, r3, r0, r1
 800e07c:	2200      	movs	r2, #0
	Pid[n].ei = 0;
	Pid[n].ed = 0;
	Pid[n].elast = 0;
	Pid[n].out = 0;
 800e07e:	2300      	movs	r3, #0
 800e080:	6243      	str	r3, [r0, #36]	; 0x24
	Pid[n].e = 0;
 800e082:	60c2      	str	r2, [r0, #12]
	Pid[n].ei = 0;
 800e084:	6102      	str	r2, [r0, #16]
	Pid[n].ed = 0;
 800e086:	6142      	str	r2, [r0, #20]
	Pid[n].elast = 0;
 800e088:	6182      	str	r2, [r0, #24]
}
 800e08a:	4770      	bx	lr
 800e08c:	20009834 	.word	0x20009834

0800e090 <PIDControl>:
inline int PIDControl(int n, float target, float current)
{
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800e090:	4b21      	ldr	r3, [pc, #132]	; (800e118 <PIDControl+0x88>)
{
 800e092:	b510      	push	{r4, lr}
	if(Pid[n].flag == 0)
 800e094:	242c      	movs	r4, #44	; 0x2c
 800e096:	fb04 3400 	mla	r4, r4, r0, r3
 800e09a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800e09c:	b3a8      	cbz	r0, 800e10a <PIDControl+0x7a>
	else
	{
		Pid[n].target = target;
		Pid[n].current = current;

		Pid[n].e = Pid[n].target - Pid[n].current;
 800e09e:	ee70 6a60 	vsub.f32	s13, s0, s1
		Pid[n].ei += Pid[n].e * pid_T;
 800e0a2:	ed9f 4a1e 	vldr	s8, [pc, #120]	; 800e11c <PIDControl+0x8c>
 800e0a6:	ed94 6a04 	vldr	s12, [r4, #16]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
		Pid[n].elast = Pid[n].e;
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0aa:	ed94 7a01 	vldr	s14, [r4, #4]
 800e0ae:	ed94 5a00 	vldr	s10, [r4]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e0b2:	edd4 7a06 	vldr	s15, [r4, #24]
 800e0b6:	eddf 4a1a 	vldr	s9, [pc, #104]	; 800e120 <PIDControl+0x90>
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0ba:	edd4 5a02 	vldr	s11, [r4, #8]
		Pid[n].e = Pid[n].target - Pid[n].current;
 800e0be:	edc4 6a03 	vstr	s13, [r4, #12]
		Pid[n].ei += Pid[n].e * pid_T;
 800e0c2:	eea6 6a84 	vfma.f32	s12, s13, s8
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e0c6:	ee76 7ae7 	vsub.f32	s15, s13, s15
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0ca:	ee26 7a07 	vmul.f32	s14, s12, s14
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e0ce:	ee67 7aa4 	vmul.f32	s15, s15, s9
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0d2:	eea6 7a85 	vfma.f32	s14, s13, s10
		Pid[n].ei += Pid[n].e * pid_T;
 800e0d6:	ed84 6a04 	vstr	s12, [r4, #16]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0da:	eea7 7aa5 	vfma.f32	s14, s15, s11
		Pid[n].elast = Pid[n].e;
 800e0de:	edc4 6a06 	vstr	s13, [r4, #24]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800e0e2:	edc4 7a05 	vstr	s15, [r4, #20]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0e6:	ee17 0a10 	vmov	r0, s14
		Pid[n].target = target;
 800e0ea:	ed84 0a08 	vstr	s0, [r4, #32]
		Pid[n].current = current;
 800e0ee:	edc4 0a07 	vstr	s1, [r4, #28]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800e0f2:	f7fa f961 	bl	80083b8 <__aeabi_f2d>
 800e0f6:	ec41 0b10 	vmov	d0, r0, r1
 800e0fa:	f002 fe97 	bl	8010e2c <round>
 800e0fe:	ec51 0b10 	vmov	r0, r1, d0
 800e102:	f7fa fc61 	bl	80089c8 <__aeabi_d2iz>
 800e106:	6260      	str	r0, [r4, #36]	; 0x24
		return Pid[n].out;
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800e108:	bd10      	pop	{r4, pc}
		Pid[n].e = 0.0f;
 800e10a:	2300      	movs	r3, #0
		Pid[n].out = 0;
 800e10c:	6260      	str	r0, [r4, #36]	; 0x24
		Pid[n].e = 0.0f;
 800e10e:	60e3      	str	r3, [r4, #12]
		Pid[n].ei = 0.0f;
 800e110:	6123      	str	r3, [r4, #16]
		Pid[n].ed = 0.0f;
 800e112:	6163      	str	r3, [r4, #20]
		Pid[n].elast = 0.0f;
 800e114:	61a3      	str	r3, [r4, #24]
}
 800e116:	bd10      	pop	{r4, pc}
 800e118:	20009834 	.word	0x20009834
 800e11c:	3a83126f 	.word	0x3a83126f
 800e120:	4479ffff 	.word	0x4479ffff

0800e124 <HAL_GPIO_EXTI_Callback>:
#include <stdio.h>
#include <math.h>
//
int gpio_callback_count=0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	if(GPIO_Pin == GPIO_PIN_12)
 800e124:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800e128:	d106      	bne.n	800e138 <HAL_GPIO_EXTI_Callback+0x14>
	{
	  gpio_callback_count++;
 800e12a:	4a04      	ldr	r2, [pc, #16]	; (800e13c <HAL_GPIO_EXTI_Callback+0x18>)
 800e12c:	6813      	ldr	r3, [r2, #0]
 800e12e:	3301      	adds	r3, #1
	  //ChangeLED(gpio_callback_count);

	  if(gpio_callback_count > 1) gpio_callback_count=0;
 800e130:	2b01      	cmp	r3, #1
 800e132:	bfc8      	it	gt
 800e134:	2300      	movgt	r3, #0
 800e136:	6013      	str	r3, [r2, #0]
	}
}
 800e138:	4770      	bx	lr
 800e13a:	bf00      	nop
 800e13c:	20009a18 	.word	0x20009a18

0800e140 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int8_t mode)
{
 800e140:	b538      	push	{r3, r4, r5, lr}
 800e142:	4605      	mov	r5, r0
 800e144:	2405      	movs	r4, #5
	for(int i=0; i < 5; i++)
	{
		ChangeLED(mode);
 800e146:	4628      	mov	r0, r5
 800e148:	f7ff fb62 	bl	800d810 <ChangeLED>
		HAL_Delay(100);
 800e14c:	2064      	movs	r0, #100	; 0x64
 800e14e:	f000 f93f 	bl	800e3d0 <HAL_Delay>
		ChangeLED(0);
 800e152:	2000      	movs	r0, #0
 800e154:	f7ff fb5c 	bl	800d810 <ChangeLED>
		HAL_Delay(100);
 800e158:	2064      	movs	r0, #100	; 0x64
 800e15a:	f000 f939 	bl	800e3d0 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800e15e:	3c01      	subs	r4, #1
 800e160:	d1f1      	bne.n	800e146 <Signal+0x6>
	}
}
 800e162:	bd38      	pop	{r3, r4, r5, pc}

0800e164 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800e164:	b510      	push	{r4, lr}

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e166:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800e1b0 <BatteryCheck+0x4c>
 800e16a:	eddf 0a12 	vldr	s1, [pc, #72]	; 800e1b4 <BatteryCheck+0x50>
{
 800e16e:	ed2d 8b02 	vpush	{d8}
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e172:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800e176:	f7ff fc71 	bl	800da5c <ADCToBatteryVoltage>

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800e17a:	2103      	movs	r1, #3
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800e17c:	eeb0 8a40 	vmov.f32	s16, s0
	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800e180:	2002      	movs	r0, #2
 800e182:	f7ff fc77 	bl	800da74 <IntegerPower>

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800e186:	eeb0 0a48 	vmov.f32	s0, s16
 800e18a:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800e1b8 <BatteryCheck+0x54>
 800e18e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 800e1bc <BatteryCheck+0x58>
 800e192:	f7ff fc7d 	bl	800da90 <GetBatteryLevel>
 800e196:	4604      	mov	r4, r0

	printf("%d\r\n", battery_level);
 800e198:	4601      	mov	r1, r0
 800e19a:	4809      	ldr	r0, [pc, #36]	; (800e1c0 <BatteryCheck+0x5c>)
 800e19c:	f004 fbd0 	bl	8012940 <iprintf>
	Signal( battery_level );
}
 800e1a0:	ecbd 8b02 	vpop	{d8}
	Signal( battery_level );
 800e1a4:	b260      	sxtb	r0, r4
}
 800e1a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	Signal( battery_level );
 800e1aa:	f7ff bfc9 	b.w	800e140 <Signal>
 800e1ae:	bf00      	nop
 800e1b0:	45800000 	.word	0x45800000
 800e1b4:	40533333 	.word	0x40533333
 800e1b8:	41066666 	.word	0x41066666
 800e1bc:	40e66666 	.word	0x40e66666
 800e1c0:	080167a8 	.word	0x080167a8

0800e1c4 <PhotoSwitch>:

//
//enc, emitter,receiver
//
void PhotoSwitch()
{
 800e1c4:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2);
 800e1c6:	4c10      	ldr	r4, [pc, #64]	; (800e208 <PhotoSwitch+0x44>)
 800e1c8:	4810      	ldr	r0, [pc, #64]	; (800e20c <PhotoSwitch+0x48>)
 800e1ca:	4621      	mov	r1, r4
 800e1cc:	2202      	movs	r2, #2
 800e1ce:	f000 f9c3 	bl	800e558 <HAL_ADC_Start_DMA>
	//tim8duty
	HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1);
 800e1d2:	2100      	movs	r1, #0
 800e1d4:	480e      	ldr	r0, [pc, #56]	; (800e210 <PhotoSwitch+0x4c>)
 800e1d6:	f002 fb9d 	bl	8010914 <HAL_TIMEx_OCN_Start_IT>

	while(adc2[1] < 200)
 800e1da:	6861      	ldr	r1, [r4, #4]
 800e1dc:	29c7      	cmp	r1, #199	; 0xc7
 800e1de:	d806      	bhi.n	800e1ee <PhotoSwitch+0x2a>
	{
		printf("adc2[1] : %lu\r\n", adc2[1]);
 800e1e0:	4d0c      	ldr	r5, [pc, #48]	; (800e214 <PhotoSwitch+0x50>)
 800e1e2:	4628      	mov	r0, r5
 800e1e4:	f004 fbac 	bl	8012940 <iprintf>
	while(adc2[1] < 200)
 800e1e8:	6861      	ldr	r1, [r4, #4]
 800e1ea:	29c7      	cmp	r1, #199	; 0xc7
 800e1ec:	d9f9      	bls.n	800e1e2 <PhotoSwitch+0x1e>

	}
	HAL_ADC_Stop_DMA(&hadc2);
 800e1ee:	4807      	ldr	r0, [pc, #28]	; (800e20c <PhotoSwitch+0x48>)
 800e1f0:	f000 fa54 	bl	800e69c <HAL_ADC_Stop_DMA>
	HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1);
 800e1f4:	2100      	movs	r1, #0
 800e1f6:	4806      	ldr	r0, [pc, #24]	; (800e210 <PhotoSwitch+0x4c>)
 800e1f8:	f002 fbc0 	bl	801097c <HAL_TIMEx_OCN_Stop_IT>
	Signal( 7 );
 800e1fc:	2007      	movs	r0, #7
}
 800e1fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Signal( 7 );
 800e202:	f7ff bf9d 	b.w	800e140 <Signal>
 800e206:	bf00      	nop
 800e208:	200097dc 	.word	0x200097dc
 800e20c:	2000a4ac 	.word	0x2000a4ac
 800e210:	2000a42c 	.word	0x2000a42c
 800e214:	080167d4 	.word	0x080167d4

0800e218 <ModeSelect>:

void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800e218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e21c:	4606      	mov	r6, r0
 800e21e:	ed2d 8b04 	vpush	{d8-d9}
 800e222:	460f      	mov	r7, r1
	//
	//0-7
	//

	//
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e224:	4828      	ldr	r0, [pc, #160]	; (800e2c8 <ModeSelect+0xb0>)
	*pMode=min;

	//adc

	TIM3->CNT = INITIAL_PULSE;
	gpio_callback_count = 0;
 800e226:	4c29      	ldr	r4, [pc, #164]	; (800e2cc <ModeSelect+0xb4>)
	{
		//printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
		//
		  ENC3_LEFT = TIM3 -> CNT;	//

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800e228:	ed9f 9a29 	vldr	s18, [pc, #164]	; 800e2d0 <ModeSelect+0xb8>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800e22c:	eddf 8a29 	vldr	s17, [pc, #164]	; 800e2d4 <ModeSelect+0xbc>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e230:	2100      	movs	r1, #0
{
 800e232:	4690      	mov	r8, r2
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_1);
 800e234:	f001 ffd2 	bl	80101dc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_2);
 800e238:	2104      	movs	r1, #4
 800e23a:	4823      	ldr	r0, [pc, #140]	; (800e2c8 <ModeSelect+0xb0>)
 800e23c:	f001 ffce 	bl	80101dc <HAL_TIM_Encoder_Start>
	TIM3->CNT = INITIAL_PULSE;
 800e240:	4a25      	ldr	r2, [pc, #148]	; (800e2d8 <ModeSelect+0xc0>)
	*pMode=min;
 800e242:	f888 6000 	strb.w	r6, [r8]
	TIM3->CNT = INITIAL_PULSE;
 800e246:	f247 552f 	movw	r5, #29999	; 0x752f
	gpio_callback_count = 0;
 800e24a:	2300      	movs	r3, #0
	TIM3->CNT = INITIAL_PULSE;
 800e24c:	6255      	str	r5, [r2, #36]	; 0x24
		  ENC3_LEFT = TIM3 -> CNT;	//
 800e24e:	4691      	mov	r9, r2
	gpio_callback_count = 0;
 800e250:	6023      	str	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800e252:	b9eb      	cbnz	r3, 800e290 <ModeSelect+0x78>
		  ENC3_LEFT = TIM3 -> CNT;	//
 800e254:	ed99 8a09 	vldr	s16, [r9, #36]	; 0x24
		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800e258:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800e25c:	eeb4 8ac9 	vcmpe.f32	s16, s18
 800e260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e264:	db0c      	blt.n	800e280 <ModeSelect+0x68>
		  	  *pMode += 1;
 800e266:	f898 0000 	ldrb.w	r0, [r8]
 800e26a:	3001      	adds	r0, #1
 800e26c:	b240      	sxtb	r0, r0
		  		  *pMode = min;
 800e26e:	42b8      	cmp	r0, r7
 800e270:	bfc8      	it	gt
 800e272:	4630      	movgt	r0, r6
 800e274:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800e278:	f7ff faca 	bl	800d810 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800e27c:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800e280:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e288:	d910      	bls.n	800e2ac <ModeSelect+0x94>
 800e28a:	6823      	ldr	r3, [r4, #0]
	while(gpio_callback_count == 0/**/) //
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d0e1      	beq.n	800e254 <ModeSelect+0x3c>
		  	  }
		  	  ChangeLED(*pMode);
		  	  TIM3->CNT = INITIAL_PULSE;
		  }
	}
	gpio_callback_count = 0;
 800e290:	2300      	movs	r3, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800e292:	4619      	mov	r1, r3
 800e294:	480c      	ldr	r0, [pc, #48]	; (800e2c8 <ModeSelect+0xb0>)
	gpio_callback_count = 0;
 800e296:	6023      	str	r3, [r4, #0]
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_1);
 800e298:	f001 ffc4 	bl	8010224 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
}
 800e29c:	ecbd 8b04 	vpop	{d8-d9}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800e2a0:	2104      	movs	r1, #4
 800e2a2:	4809      	ldr	r0, [pc, #36]	; (800e2c8 <ModeSelect+0xb0>)
}
 800e2a4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_2);
 800e2a8:	f001 bfbc 	b.w	8010224 <HAL_TIM_Encoder_Stop>
		  	  *pMode -= 1;
 800e2ac:	f898 0000 	ldrb.w	r0, [r8]
 800e2b0:	3801      	subs	r0, #1
 800e2b2:	b240      	sxtb	r0, r0
 800e2b4:	42b0      	cmp	r0, r6
 800e2b6:	bfb8      	it	lt
 800e2b8:	4638      	movlt	r0, r7
 800e2ba:	f888 0000 	strb.w	r0, [r8]
		  	  ChangeLED(*pMode);
 800e2be:	f7ff faa7 	bl	800d810 <ChangeLED>
		  	  TIM3->CNT = INITIAL_PULSE;
 800e2c2:	f8c9 5024 	str.w	r5, [r9, #36]	; 0x24
 800e2c6:	e7e0      	b.n	800e28a <ModeSelect+0x72>
 800e2c8:	2000a4f4 	.word	0x2000a4f4
 800e2cc:	20009a18 	.word	0x20009a18
 800e2d0:	47352f00 	.word	0x47352f00
 800e2d4:	4654bc00 	.word	0x4654bc00
 800e2d8:	40000400 	.word	0x40000400

0800e2dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800e2dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e314 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800e2e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800e2e2:	e003      	b.n	800e2ec <LoopCopyDataInit>

0800e2e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800e2e4:	4b0c      	ldr	r3, [pc, #48]	; (800e318 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800e2e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800e2e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800e2ea:	3104      	adds	r1, #4

0800e2ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800e2ec:	480b      	ldr	r0, [pc, #44]	; (800e31c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800e2ee:	4b0c      	ldr	r3, [pc, #48]	; (800e320 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800e2f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800e2f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800e2f4:	d3f6      	bcc.n	800e2e4 <CopyDataInit>
  ldr  r2, =_sbss
 800e2f6:	4a0b      	ldr	r2, [pc, #44]	; (800e324 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800e2f8:	e002      	b.n	800e300 <LoopFillZerobss>

0800e2fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800e2fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800e2fc:	f842 3b04 	str.w	r3, [r2], #4

0800e300 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800e300:	4b09      	ldr	r3, [pc, #36]	; (800e328 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800e302:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800e304:	d3f9      	bcc.n	800e2fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800e306:	f7fe fcbb 	bl	800cc80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e30a:	f002 ff87 	bl	801121c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800e30e:	f7fe f841 	bl	800c394 <main>
  bx  lr    
 800e312:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800e314:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800e318:	08016b30 	.word	0x08016b30
  ldr  r0, =_sdata
 800e31c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800e320:	20000208 	.word	0x20000208
  ldr  r2, =_sbss
 800e324:	20000208 	.word	0x20000208
  ldr  r3, = _ebss
 800e328:	2000a750 	.word	0x2000a750

0800e32c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800e32c:	e7fe      	b.n	800e32c <ADC_IRQHandler>
	...

0800e330 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e330:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e332:	4a0e      	ldr	r2, [pc, #56]	; (800e36c <HAL_InitTick+0x3c>)
 800e334:	4b0e      	ldr	r3, [pc, #56]	; (800e370 <HAL_InitTick+0x40>)
 800e336:	7812      	ldrb	r2, [r2, #0]
 800e338:	681b      	ldr	r3, [r3, #0]
{
 800e33a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800e33c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e340:	fbb0 f0f2 	udiv	r0, r0, r2
 800e344:	fbb3 f0f0 	udiv	r0, r3, r0
 800e348:	f000 fb24 	bl	800e994 <HAL_SYSTICK_Config>
 800e34c:	b908      	cbnz	r0, 800e352 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e34e:	2d0f      	cmp	r5, #15
 800e350:	d901      	bls.n	800e356 <HAL_InitTick+0x26>
    return HAL_ERROR;
 800e352:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800e354:	bd38      	pop	{r3, r4, r5, pc}
 800e356:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e358:	4602      	mov	r2, r0
 800e35a:	4629      	mov	r1, r5
 800e35c:	f04f 30ff 	mov.w	r0, #4294967295
 800e360:	f000 fad4 	bl	800e90c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800e364:	4b03      	ldr	r3, [pc, #12]	; (800e374 <HAL_InitTick+0x44>)
 800e366:	4620      	mov	r0, r4
 800e368:	601d      	str	r5, [r3, #0]
}
 800e36a:	bd38      	pop	{r3, r4, r5, pc}
 800e36c:	20000030 	.word	0x20000030
 800e370:	20000024 	.word	0x20000024
 800e374:	20000034 	.word	0x20000034

0800e378 <HAL_Init>:
{
 800e378:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800e37a:	4b0b      	ldr	r3, [pc, #44]	; (800e3a8 <HAL_Init+0x30>)
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e382:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800e384:	681a      	ldr	r2, [r3, #0]
 800e386:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e38a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800e38c:	681a      	ldr	r2, [r3, #0]
 800e38e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e392:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800e394:	2003      	movs	r0, #3
 800e396:	f000 faa7 	bl	800e8e8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800e39a:	2000      	movs	r0, #0
 800e39c:	f7ff ffc8 	bl	800e330 <HAL_InitTick>
  HAL_MspInit();
 800e3a0:	f7fe f9da 	bl	800c758 <HAL_MspInit>
}
 800e3a4:	2000      	movs	r0, #0
 800e3a6:	bd08      	pop	{r3, pc}
 800e3a8:	40023c00 	.word	0x40023c00

0800e3ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800e3ac:	4a03      	ldr	r2, [pc, #12]	; (800e3bc <HAL_IncTick+0x10>)
 800e3ae:	4b04      	ldr	r3, [pc, #16]	; (800e3c0 <HAL_IncTick+0x14>)
 800e3b0:	6811      	ldr	r1, [r2, #0]
 800e3b2:	781b      	ldrb	r3, [r3, #0]
 800e3b4:	440b      	add	r3, r1
 800e3b6:	6013      	str	r3, [r2, #0]
}
 800e3b8:	4770      	bx	lr
 800e3ba:	bf00      	nop
 800e3bc:	2000a728 	.word	0x2000a728
 800e3c0:	20000030 	.word	0x20000030

0800e3c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800e3c4:	4b01      	ldr	r3, [pc, #4]	; (800e3cc <HAL_GetTick+0x8>)
 800e3c6:	6818      	ldr	r0, [r3, #0]
}
 800e3c8:	4770      	bx	lr
 800e3ca:	bf00      	nop
 800e3cc:	2000a728 	.word	0x2000a728

0800e3d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e3d0:	b538      	push	{r3, r4, r5, lr}
 800e3d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800e3d4:	f7ff fff6 	bl	800e3c4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e3d8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800e3da:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800e3dc:	d002      	beq.n	800e3e4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800e3de:	4b04      	ldr	r3, [pc, #16]	; (800e3f0 <HAL_Delay+0x20>)
 800e3e0:	781b      	ldrb	r3, [r3, #0]
 800e3e2:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800e3e4:	f7ff ffee 	bl	800e3c4 <HAL_GetTick>
 800e3e8:	1b40      	subs	r0, r0, r5
 800e3ea:	42a0      	cmp	r0, r4
 800e3ec:	d3fa      	bcc.n	800e3e4 <HAL_Delay+0x14>
  {
  }
}
 800e3ee:	bd38      	pop	{r3, r4, r5, pc}
 800e3f0:	20000030 	.word	0x20000030

0800e3f4 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	f000 8091 	beq.w	800e51c <HAL_ADC_Init+0x128>
{
 800e3fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800e3fc:	6c05      	ldr	r5, [r0, #64]	; 0x40
 800e3fe:	4604      	mov	r4, r0
 800e400:	2d00      	cmp	r5, #0
 800e402:	f000 8081 	beq.w	800e508 <HAL_ADC_Init+0x114>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e406:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e408:	06db      	lsls	r3, r3, #27
 800e40a:	d504      	bpl.n	800e416 <HAL_ADC_Init+0x22>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800e40c:	2300      	movs	r3, #0
    tmp_hal_status = HAL_ERROR;
 800e40e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800e410:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 800e414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 800e416:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e418:	494d      	ldr	r1, [pc, #308]	; (800e550 <HAL_ADC_Init+0x15c>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e41a:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e41c:	4d4d      	ldr	r5, [pc, #308]	; (800e554 <HAL_ADC_Init+0x160>)
    ADC_STATE_CLR_SET(hadc->State,
 800e41e:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800e422:	f022 0202 	bic.w	r2, r2, #2
 800e426:	f042 0202 	orr.w	r2, r2, #2
 800e42a:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800e42c:	684a      	ldr	r2, [r1, #4]
 800e42e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800e432:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800e434:	684a      	ldr	r2, [r1, #4]
 800e436:	6860      	ldr	r0, [r4, #4]
 800e438:	4302      	orrs	r2, r0
 800e43a:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e43c:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e43e:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e440:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e442:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800e444:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 800e448:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800e44a:	685a      	ldr	r2, [r3, #4]
 800e44c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800e450:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800e452:	6858      	ldr	r0, [r3, #4]
 800e454:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 800e458:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e45a:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e45c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800e45e:	4339      	orrs	r1, r7
 800e460:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800e462:	6899      	ldr	r1, [r3, #8]
 800e464:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800e468:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e46a:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e46c:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800e46e:	ea42 0206 	orr.w	r2, r2, r6
 800e472:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800e474:	d054      	beq.n	800e520 <HAL_ADC_Init+0x12c>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e476:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e478:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e47a:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 800e47e:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800e480:	689a      	ldr	r2, [r3, #8]
 800e482:	4310      	orrs	r0, r2
 800e484:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e486:	6899      	ldr	r1, [r3, #8]
 800e488:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800e48c:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800e48e:	689a      	ldr	r2, [r3, #8]
 800e490:	432a      	orrs	r2, r5
 800e492:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e494:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e496:	7e25      	ldrb	r5, [r4, #24]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e498:	f894 0020 	ldrb.w	r0, [r4, #32]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800e49c:	f021 0102 	bic.w	r1, r1, #2
 800e4a0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800e4a2:	689a      	ldr	r2, [r3, #8]
 800e4a4:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 800e4a8:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e4aa:	685a      	ldr	r2, [r3, #4]
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800e4ac:	2800      	cmp	r0, #0
 800e4ae:	d140      	bne.n	800e532 <HAL_ADC_Init+0x13e>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800e4b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e4b4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e4b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e4b8:	69e5      	ldr	r5, [r4, #28]
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e4ba:	f894 7030 	ldrb.w	r7, [r4, #48]	; 0x30
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e4be:	6966      	ldr	r6, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800e4c0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800e4c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800e4c6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800e4c8:	3d01      	subs	r5, #1
 800e4ca:	ea40 5005 	orr.w	r0, r0, r5, lsl #20
 800e4ce:	62d8      	str	r0, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800e4d0:	6898      	ldr	r0, [r3, #8]
 800e4d2:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 800e4d6:	6098      	str	r0, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800e4d8:	6899      	ldr	r1, [r3, #8]
 800e4da:	ea41 2147 	orr.w	r1, r1, r7, lsl #9
 800e4de:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800e4e0:	6899      	ldr	r1, [r3, #8]
 800e4e2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800e4e6:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e4e8:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e4ea:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800e4ec:	ea42 2286 	orr.w	r2, r2, r6, lsl #10
 800e4f0:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800e4f2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800e4f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e4f6:	f023 0303 	bic.w	r3, r3, #3
 800e4fa:	f043 0301 	orr.w	r3, r3, #1
 800e4fe:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e500:	2300      	movs	r3, #0
 800e502:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 800e508:	f7fe f942 	bl	800c790 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800e50c:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e50e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 800e510:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800e514:	06db      	lsls	r3, r3, #27
 800e516:	f53f af79 	bmi.w	800e40c <HAL_ADC_Init+0x18>
 800e51a:	e77c      	b.n	800e416 <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 800e51c:	2001      	movs	r0, #1
}
 800e51e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800e520:	689a      	ldr	r2, [r3, #8]
 800e522:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800e526:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800e528:	689a      	ldr	r2, [r3, #8]
 800e52a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800e52e:	609a      	str	r2, [r3, #8]
 800e530:	e7b0      	b.n	800e494 <HAL_ADC_Init+0xa0>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e532:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e536:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800e538:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800e53a:	685a      	ldr	r2, [r3, #4]
 800e53c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800e540:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800e542:	685a      	ldr	r2, [r3, #4]
 800e544:	3901      	subs	r1, #1
 800e546:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800e54a:	605a      	str	r2, [r3, #4]
 800e54c:	e7b3      	b.n	800e4b6 <HAL_ADC_Init+0xc2>
 800e54e:	bf00      	nop
 800e550:	40012300 	.word	0x40012300
 800e554:	0f000001 	.word	0x0f000001

0800e558 <HAL_ADC_Start_DMA>:
{
 800e558:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 800e55a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e55e:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 800e560:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 800e562:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e564:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 800e566:	f000 8081 	beq.w	800e66c <HAL_ADC_Start_DMA+0x114>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e56a:	6805      	ldr	r5, [r0, #0]
 800e56c:	68ab      	ldr	r3, [r5, #8]
  __HAL_LOCK(hadc);
 800e56e:	2401      	movs	r4, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e570:	07df      	lsls	r7, r3, #31
  __HAL_LOCK(hadc);
 800e572:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800e576:	d414      	bmi.n	800e5a2 <HAL_ADC_Start_DMA+0x4a>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e578:	4b40      	ldr	r3, [pc, #256]	; (800e67c <HAL_ADC_Start_DMA+0x124>)
 800e57a:	4e41      	ldr	r6, [pc, #260]	; (800e680 <HAL_ADC_Start_DMA+0x128>)
 800e57c:	681c      	ldr	r4, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 800e57e:	68ab      	ldr	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e580:	fba6 6404 	umull	r6, r4, r6, r4
 800e584:	0ca4      	lsrs	r4, r4, #18
    __HAL_ADC_ENABLE(hadc);
 800e586:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e58a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800e58e:	60ab      	str	r3, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800e590:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e592:	9b01      	ldr	r3, [sp, #4]
 800e594:	b12b      	cbz	r3, 800e5a2 <HAL_ADC_Start_DMA+0x4a>
      counter--;
 800e596:	9c01      	ldr	r4, [sp, #4]
 800e598:	3c01      	subs	r4, #1
 800e59a:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 800e59c:	9c01      	ldr	r4, [sp, #4]
 800e59e:	2c00      	cmp	r4, #0
 800e5a0:	d1f9      	bne.n	800e596 <HAL_ADC_Start_DMA+0x3e>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800e5a2:	68ab      	ldr	r3, [r5, #8]
 800e5a4:	07de      	lsls	r6, r3, #31
 800e5a6:	d543      	bpl.n	800e630 <HAL_ADC_Start_DMA+0xd8>
    ADC_STATE_CLR_SET(hadc->State,
 800e5a8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e5aa:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 800e5ae:	f024 0401 	bic.w	r4, r4, #1
 800e5b2:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800e5b6:	6404      	str	r4, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800e5b8:	686b      	ldr	r3, [r5, #4]
 800e5ba:	055c      	lsls	r4, r3, #21
 800e5bc:	d505      	bpl.n	800e5ca <HAL_ADC_Start_DMA+0x72>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800e5be:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800e5c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800e5c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e5c8:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e5ca:	6c03      	ldr	r3, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e5cc:	4e2d      	ldr	r6, [pc, #180]	; (800e684 <HAL_ADC_Start_DMA+0x12c>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e5ce:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800e5d2:	bf1c      	itt	ne
 800e5d4:	6c43      	ldrne	r3, [r0, #68]	; 0x44
 800e5d6:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 800e5da:	6443      	str	r3, [r0, #68]	; 0x44
 800e5dc:	4604      	mov	r4, r0
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e5de:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e5e0:	4613      	mov	r3, r2
    __HAL_UNLOCK(hadc);   
 800e5e2:	2700      	movs	r7, #0
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e5e4:	4a28      	ldr	r2, [pc, #160]	; (800e688 <HAL_ADC_Start_DMA+0x130>)
    __HAL_UNLOCK(hadc);   
 800e5e6:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800e5ea:	63c6      	str	r6, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800e5ec:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800e5ee:	4e27      	ldr	r6, [pc, #156]	; (800e68c <HAL_ADC_Start_DMA+0x134>)
 800e5f0:	64c6      	str	r6, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800e5f2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800e5f6:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800e5f8:	686e      	ldr	r6, [r5, #4]
 800e5fa:	f046 6680 	orr.w	r6, r6, #67108864	; 0x4000000
 800e5fe:	606e      	str	r6, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e600:	68ae      	ldr	r6, [r5, #8]
 800e602:	f446 7680 	orr.w	r6, r6, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e606:	460a      	mov	r2, r1
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800e608:	60ae      	str	r6, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800e60a:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 800e60e:	f000 fa75 	bl	800eafc <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800e612:	4b1f      	ldr	r3, [pc, #124]	; (800e690 <HAL_ADC_Start_DMA+0x138>)
 800e614:	685a      	ldr	r2, [r3, #4]
 800e616:	06d2      	lsls	r2, r2, #27
 800e618:	d10d      	bne.n	800e636 <HAL_ADC_Start_DMA+0xde>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e61a:	6822      	ldr	r2, [r4, #0]
 800e61c:	491d      	ldr	r1, [pc, #116]	; (800e694 <HAL_ADC_Start_DMA+0x13c>)
 800e61e:	428a      	cmp	r2, r1
 800e620:	d01b      	beq.n	800e65a <HAL_ADC_Start_DMA+0x102>
 800e622:	f501 7180 	add.w	r1, r1, #256	; 0x100
 800e626:	428a      	cmp	r2, r1
 800e628:	d023      	beq.n	800e672 <HAL_ADC_Start_DMA+0x11a>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e62a:	491b      	ldr	r1, [pc, #108]	; (800e698 <HAL_ADC_Start_DMA+0x140>)
 800e62c:	428a      	cmp	r2, r1
 800e62e:	d00f      	beq.n	800e650 <HAL_ADC_Start_DMA+0xf8>
  return HAL_OK;
 800e630:	2000      	movs	r0, #0
}
 800e632:	b003      	add	sp, #12
 800e634:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800e636:	6823      	ldr	r3, [r4, #0]
 800e638:	4a16      	ldr	r2, [pc, #88]	; (800e694 <HAL_ADC_Start_DMA+0x13c>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d1f8      	bne.n	800e630 <HAL_ADC_Start_DMA+0xd8>
 800e63e:	6898      	ldr	r0, [r3, #8]
 800e640:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e644:	d1f4      	bne.n	800e630 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e646:	689a      	ldr	r2, [r3, #8]
 800e648:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800e64c:	609a      	str	r2, [r3, #8]
 800e64e:	e7f0      	b.n	800e632 <HAL_ADC_Start_DMA+0xda>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800e650:	685b      	ldr	r3, [r3, #4]
 800e652:	f003 031f 	and.w	r3, r3, #31
 800e656:	2b0f      	cmp	r3, #15
 800e658:	d8ea      	bhi.n	800e630 <HAL_ADC_Start_DMA+0xd8>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800e65a:	6890      	ldr	r0, [r2, #8]
 800e65c:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800e660:	d1e6      	bne.n	800e630 <HAL_ADC_Start_DMA+0xd8>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800e662:	6893      	ldr	r3, [r2, #8]
 800e664:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e668:	6093      	str	r3, [r2, #8]
 800e66a:	e7e2      	b.n	800e632 <HAL_ADC_Start_DMA+0xda>
  __HAL_LOCK(hadc);
 800e66c:	2002      	movs	r0, #2
}
 800e66e:	b003      	add	sp, #12
 800e670:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800e672:	685b      	ldr	r3, [r3, #4]
 800e674:	06db      	lsls	r3, r3, #27
 800e676:	d0f0      	beq.n	800e65a <HAL_ADC_Start_DMA+0x102>
 800e678:	e7da      	b.n	800e630 <HAL_ADC_Start_DMA+0xd8>
 800e67a:	bf00      	nop
 800e67c:	20000024 	.word	0x20000024
 800e680:	431bde83 	.word	0x431bde83
 800e684:	0800e72d 	.word	0x0800e72d
 800e688:	0800e705 	.word	0x0800e705
 800e68c:	0800e715 	.word	0x0800e715
 800e690:	40012300 	.word	0x40012300
 800e694:	40012000 	.word	0x40012000
 800e698:	40012200 	.word	0x40012200

0800e69c <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 800e69c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800e6a0:	2b01      	cmp	r3, #1
 800e6a2:	d029      	beq.n	800e6f8 <HAL_ADC_Stop_DMA+0x5c>
  __HAL_ADC_DISABLE(hadc);
 800e6a4:	6803      	ldr	r3, [r0, #0]
 800e6a6:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 800e6a8:	2101      	movs	r1, #1
  __HAL_ADC_DISABLE(hadc);
 800e6aa:	f022 0201 	bic.w	r2, r2, #1
{
 800e6ae:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800e6b0:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800e6b4:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800e6b6:	689a      	ldr	r2, [r3, #8]
 800e6b8:	07d2      	lsls	r2, r2, #31
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	d504      	bpl.n	800e6c8 <HAL_ADC_Stop_DMA+0x2c>
  __HAL_UNLOCK(hadc);
 800e6be:	2300      	movs	r3, #0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800e6c0:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800e6c2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e6c6:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e6c8:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e6ca:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800e6cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e6d0:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800e6d2:	f000 fa51 	bl	800eb78 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800e6d6:	6822      	ldr	r2, [r4, #0]
 800e6d8:	6853      	ldr	r3, [r2, #4]
 800e6da:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e6de:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800e6e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e6e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800e6e6:	f023 0301 	bic.w	r3, r3, #1
 800e6ea:	f043 0301 	orr.w	r3, r3, #1
 800e6ee:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800e6f6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800e6f8:	2002      	movs	r0, #2
}
 800e6fa:	4770      	bx	lr

0800e6fc <HAL_ADC_ConvCpltCallback>:
 800e6fc:	4770      	bx	lr
 800e6fe:	bf00      	nop

0800e700 <HAL_ADC_ConvHalfCpltCallback>:
 800e700:	4770      	bx	lr
 800e702:	bf00      	nop

0800e704 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800e704:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800e706:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800e708:	f7ff fffa 	bl	800e700 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e70c:	bd08      	pop	{r3, pc}
 800e70e:	bf00      	nop

0800e710 <HAL_ADC_ErrorCallback>:
 800e710:	4770      	bx	lr
 800e712:	bf00      	nop

0800e714 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e714:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800e716:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800e718:	2340      	movs	r3, #64	; 0x40
 800e71a:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800e71c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800e71e:	f043 0304 	orr.w	r3, r3, #4
 800e722:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800e724:	f7ff fff4 	bl	800e710 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800e728:	bd08      	pop	{r3, pc}
 800e72a:	bf00      	nop

0800e72c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800e72c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e72e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e730:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800e734:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800e738:	d123      	bne.n	800e782 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e73a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e73e:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800e740:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800e742:	688a      	ldr	r2, [r1, #8]
 800e744:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800e748:	d117      	bne.n	800e77a <ADC_DMAConvCplt+0x4e>
 800e74a:	7e1a      	ldrb	r2, [r3, #24]
 800e74c:	b9aa      	cbnz	r2, 800e77a <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e74e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800e750:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800e754:	d002      	beq.n	800e75c <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800e756:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800e758:	0550      	lsls	r0, r2, #21
 800e75a:	d40e      	bmi.n	800e77a <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800e75c:	684a      	ldr	r2, [r1, #4]
 800e75e:	f022 0220 	bic.w	r2, r2, #32
 800e762:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800e764:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e766:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e76a:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800e76c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e76e:	04d1      	lsls	r1, r2, #19
 800e770:	d403      	bmi.n	800e77a <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800e772:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e774:	f042 0201 	orr.w	r2, r2, #1
 800e778:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7ff ffbe 	bl	800e6fc <HAL_ADC_ConvCpltCallback>
}
 800e780:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800e782:	06d2      	lsls	r2, r2, #27
 800e784:	d404      	bmi.n	800e790 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 800e788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800e78c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e78e:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 800e790:	4618      	mov	r0, r3
 800e792:	f7ff ffbd 	bl	800e710 <HAL_ADC_ErrorCallback>
}
 800e796:	bd10      	pop	{r4, pc}

0800e798 <HAL_ADC_ConfigChannel>:
{
 800e798:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800e79a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800e79e:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 800e7a0:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 800e7a2:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 800e7a4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800e7a6:	f000 8095 	beq.w	800e8d4 <HAL_ADC_ConfigChannel+0x13c>
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e7aa:	680d      	ldr	r5, [r1, #0]
 800e7ac:	688a      	ldr	r2, [r1, #8]
 800e7ae:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hadc);
 800e7b0:	2401      	movs	r4, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e7b2:	2d09      	cmp	r5, #9
 800e7b4:	b2af      	uxth	r7, r5
  __HAL_LOCK(hadc);
 800e7b6:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800e7ba:	d829      	bhi.n	800e810 <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800e7bc:	691c      	ldr	r4, [r3, #16]
 800e7be:	eb05 0645 	add.w	r6, r5, r5, lsl #1
 800e7c2:	f04f 0c07 	mov.w	ip, #7
 800e7c6:	fa0c fc06 	lsl.w	ip, ip, r6
 800e7ca:	ea24 040c 	bic.w	r4, r4, ip
 800e7ce:	611c      	str	r4, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800e7d0:	691c      	ldr	r4, [r3, #16]
 800e7d2:	fa02 f606 	lsl.w	r6, r2, r6
 800e7d6:	4326      	orrs	r6, r4
 800e7d8:	611e      	str	r6, [r3, #16]
  if (sConfig->Rank < 7U)
 800e7da:	684e      	ldr	r6, [r1, #4]
 800e7dc:	2e06      	cmp	r6, #6
 800e7de:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e7e2:	d82a      	bhi.n	800e83a <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800e7e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e7e6:	3a05      	subs	r2, #5
 800e7e8:	241f      	movs	r4, #31
 800e7ea:	4094      	lsls	r4, r2
 800e7ec:	ea21 0104 	bic.w	r1, r1, r4
 800e7f0:	6359      	str	r1, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800e7f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e7f4:	fa07 f202 	lsl.w	r2, r7, r2
 800e7f8:	430a      	orrs	r2, r1
 800e7fa:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e7fc:	4a37      	ldr	r2, [pc, #220]	; (800e8dc <HAL_ADC_ConfigChannel+0x144>)
 800e7fe:	4293      	cmp	r3, r2
 800e800:	d02d      	beq.n	800e85e <HAL_ADC_ConfigChannel+0xc6>
  __HAL_UNLOCK(hadc);
 800e802:	2300      	movs	r3, #0
 800e804:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800e808:	4618      	mov	r0, r3
}
 800e80a:	b002      	add	sp, #8
 800e80c:	bcf0      	pop	{r4, r5, r6, r7}
 800e80e:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800e810:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 800e814:	68dc      	ldr	r4, [r3, #12]
 800e816:	3e1e      	subs	r6, #30
 800e818:	f04f 0c07 	mov.w	ip, #7
 800e81c:	fa0c fc06 	lsl.w	ip, ip, r6
 800e820:	ea24 040c 	bic.w	r4, r4, ip
 800e824:	60dc      	str	r4, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800e826:	68dc      	ldr	r4, [r3, #12]
 800e828:	fa02 f606 	lsl.w	r6, r2, r6
 800e82c:	4326      	orrs	r6, r4
 800e82e:	60de      	str	r6, [r3, #12]
  if (sConfig->Rank < 7U)
 800e830:	684e      	ldr	r6, [r1, #4]
 800e832:	2e06      	cmp	r6, #6
 800e834:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800e838:	d9d4      	bls.n	800e7e4 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 800e83a:	2e0c      	cmp	r6, #12
 800e83c:	d835      	bhi.n	800e8aa <HAL_ADC_ConfigChannel+0x112>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800e83e:	f1a2 0423 	sub.w	r4, r2, #35	; 0x23
 800e842:	211f      	movs	r1, #31
 800e844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e846:	40a1      	lsls	r1, r4
 800e848:	ea22 0201 	bic.w	r2, r2, r1
 800e84c:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800e84e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800e850:	fa07 f204 	lsl.w	r2, r7, r4
 800e854:	430a      	orrs	r2, r1
 800e856:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800e858:	4a20      	ldr	r2, [pc, #128]	; (800e8dc <HAL_ADC_ConfigChannel+0x144>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d1d1      	bne.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
 800e85e:	2d12      	cmp	r5, #18
 800e860:	d031      	beq.n	800e8c6 <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800e862:	f1a5 0310 	sub.w	r3, r5, #16
 800e866:	2b01      	cmp	r3, #1
 800e868:	d8cb      	bhi.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e86a:	4a1d      	ldr	r2, [pc, #116]	; (800e8e0 <HAL_ADC_ConfigChannel+0x148>)
 800e86c:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e86e:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800e870:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e874:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800e876:	d1c4      	bne.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800e878:	4b1a      	ldr	r3, [pc, #104]	; (800e8e4 <HAL_ADC_ConfigChannel+0x14c>)
 800e87a:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 800e87e:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	f202 3283 	addw	r2, r2, #899	; 0x383
 800e888:	fba2 2303 	umull	r2, r3, r2, r3
 800e88c:	0c9b      	lsrs	r3, r3, #18
 800e88e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800e892:	005b      	lsls	r3, r3, #1
 800e894:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e896:	9b01      	ldr	r3, [sp, #4]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d0b2      	beq.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 800e89c:	9b01      	ldr	r3, [sp, #4]
 800e89e:	3b01      	subs	r3, #1
 800e8a0:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800e8a2:	9b01      	ldr	r3, [sp, #4]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d1f9      	bne.n	800e89c <HAL_ADC_ConfigChannel+0x104>
 800e8a8:	e7ab      	b.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800e8aa:	f1a2 0141 	sub.w	r1, r2, #65	; 0x41
 800e8ae:	241f      	movs	r4, #31
 800e8b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e8b2:	408c      	lsls	r4, r1
 800e8b4:	ea22 0204 	bic.w	r2, r2, r4
 800e8b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800e8ba:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800e8bc:	fa07 f201 	lsl.w	r2, r7, r1
 800e8c0:	4322      	orrs	r2, r4
 800e8c2:	62da      	str	r2, [r3, #44]	; 0x2c
 800e8c4:	e79a      	b.n	800e7fc <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800e8c6:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
 800e8ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e8ce:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
 800e8d2:	e796      	b.n	800e802 <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 800e8d4:	2002      	movs	r0, #2
}
 800e8d6:	b002      	add	sp, #8
 800e8d8:	bcf0      	pop	{r4, r5, r6, r7}
 800e8da:	4770      	bx	lr
 800e8dc:	40012000 	.word	0x40012000
 800e8e0:	40012300 	.word	0x40012300
 800e8e4:	20000024 	.word	0x20000024

0800e8e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800e8e8:	4a07      	ldr	r2, [pc, #28]	; (800e908 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800e8ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800e8ec:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800e8f0:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800e8f2:	0200      	lsls	r0, r0, #8
 800e8f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800e8f8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800e8fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800e900:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800e902:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800e904:	4770      	bx	lr
 800e906:	bf00      	nop
 800e908:	e000ed00 	.word	0xe000ed00

0800e90c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800e90c:	4b18      	ldr	r3, [pc, #96]	; (800e970 <HAL_NVIC_SetPriority+0x64>)
 800e90e:	68db      	ldr	r3, [r3, #12]
 800e910:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800e914:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e916:	f1c3 0507 	rsb	r5, r3, #7
 800e91a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e91c:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800e920:	bf28      	it	cs
 800e922:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e924:	2c06      	cmp	r4, #6
 800e926:	d919      	bls.n	800e95c <HAL_NVIC_SetPriority+0x50>
 800e928:	3b03      	subs	r3, #3
 800e92a:	f04f 34ff 	mov.w	r4, #4294967295
 800e92e:	409c      	lsls	r4, r3
 800e930:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800e934:	f04f 32ff 	mov.w	r2, #4294967295
 800e938:	40aa      	lsls	r2, r5
 800e93a:	ea21 0102 	bic.w	r1, r1, r2
 800e93e:	fa01 f203 	lsl.w	r2, r1, r3
 800e942:	4322      	orrs	r2, r4
 800e944:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 800e946:	2800      	cmp	r0, #0
 800e948:	b2d2      	uxtb	r2, r2
 800e94a:	db0a      	blt.n	800e962 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e94c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800e950:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800e954:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800e958:	bc30      	pop	{r4, r5}
 800e95a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800e95c:	2400      	movs	r4, #0
 800e95e:	4623      	mov	r3, r4
 800e960:	e7e8      	b.n	800e934 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e962:	4b04      	ldr	r3, [pc, #16]	; (800e974 <HAL_NVIC_SetPriority+0x68>)
 800e964:	f000 000f 	and.w	r0, r0, #15
 800e968:	4403      	add	r3, r0
 800e96a:	761a      	strb	r2, [r3, #24]
 800e96c:	bc30      	pop	{r4, r5}
 800e96e:	4770      	bx	lr
 800e970:	e000ed00 	.word	0xe000ed00
 800e974:	e000ecfc 	.word	0xe000ecfc

0800e978 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800e978:	2800      	cmp	r0, #0
 800e97a:	db07      	blt.n	800e98c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e97c:	f000 011f 	and.w	r1, r0, #31
 800e980:	2301      	movs	r3, #1
 800e982:	0940      	lsrs	r0, r0, #5
 800e984:	4a02      	ldr	r2, [pc, #8]	; (800e990 <HAL_NVIC_EnableIRQ+0x18>)
 800e986:	408b      	lsls	r3, r1
 800e988:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800e98c:	4770      	bx	lr
 800e98e:	bf00      	nop
 800e990:	e000e100 	.word	0xe000e100

0800e994 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800e994:	3801      	subs	r0, #1
 800e996:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800e99a:	d20e      	bcs.n	800e9ba <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e99c:	4b08      	ldr	r3, [pc, #32]	; (800e9c0 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800e99e:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e9a0:	4c08      	ldr	r4, [pc, #32]	; (800e9c4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800e9a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e9a4:	20f0      	movs	r0, #240	; 0xf0
 800e9a6:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e9aa:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e9ac:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800e9ae:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800e9b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800e9b2:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 800e9b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9b8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800e9ba:	2001      	movs	r0, #1
 800e9bc:	4770      	bx	lr
 800e9be:	bf00      	nop
 800e9c0:	e000e010 	.word	0xe000e010
 800e9c4:	e000ed00 	.word	0xe000ed00

0800e9c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800e9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ca:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 800e9cc:	f7ff fcfa 	bl	800e3c4 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800e9d0:	2c00      	cmp	r4, #0
 800e9d2:	d054      	beq.n	800ea7e <HAL_DMA_Init+0xb6>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800e9d4:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800e9d6:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800e9d8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800e9dc:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 800e9de:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 800e9e0:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 800e9e4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 800e9e8:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 800e9ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e9ec:	e005      	b.n	800e9fa <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e9ee:	f7ff fce9 	bl	800e3c4 <HAL_GetTick>
 800e9f2:	1b40      	subs	r0, r0, r5
 800e9f4:	2805      	cmp	r0, #5
 800e9f6:	d83b      	bhi.n	800ea70 <HAL_DMA_Init+0xa8>
 800e9f8:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e9fa:	681a      	ldr	r2, [r3, #0]
 800e9fc:	07d1      	lsls	r1, r2, #31
 800e9fe:	d4f6      	bmi.n	800e9ee <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea00:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea04:	e9d4 5103 	ldrd	r5, r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea08:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea0a:	6960      	ldr	r0, [r4, #20]
  tmp = hdma->Instance->CR;
 800ea0c:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea0e:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ea10:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ea14:	430a      	orrs	r2, r1
 800ea16:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800ea18:	6a21      	ldr	r1, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800ea1a:	4835      	ldr	r0, [pc, #212]	; (800eaf0 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ea1c:	4332      	orrs	r2, r6
 800ea1e:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800ea20:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ea22:	6a61      	ldr	r1, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800ea24:	4038      	ands	r0, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ea26:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800ea28:	ea42 0200 	orr.w	r2, r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800ea2c:	d029      	beq.n	800ea82 <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800ea2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800ea30:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ea32:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800ea36:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ea38:	b2da      	uxtb	r2, r3
 800ea3a:	482e      	ldr	r0, [pc, #184]	; (800eaf4 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 800ea3c:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800ea3e:	3a10      	subs	r2, #16
 800ea40:	fba0 1202 	umull	r1, r2, r0, r2
 800ea44:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800ea46:	492c      	ldr	r1, [pc, #176]	; (800eaf8 <HAL_DMA_Init+0x130>)
 800ea48:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800ea4c:	5c89      	ldrb	r1, [r1, r2]
 800ea4e:	65e1      	str	r1, [r4, #92]	; 0x5c
 800ea50:	f023 0303 	bic.w	r3, r3, #3
  
  if (stream_number > 3U)
 800ea54:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800ea56:	bf88      	it	hi
 800ea58:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ea5a:	223f      	movs	r2, #63	; 0x3f
 800ea5c:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 800ea5e:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ea60:	2100      	movs	r1, #0
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800ea62:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 800ea64:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ea66:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ea68:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800ea6a:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
}
 800ea6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ea70:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800ea72:	2220      	movs	r2, #32
 800ea74:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800ea76:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ea78:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800ea7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800ea7e:	2001      	movs	r0, #1
}
 800ea80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800ea82:	e9d4 010b 	ldrd	r0, r1, [r4, #44]	; 0x2c
 800ea86:	4301      	orrs	r1, r0
 800ea88:	430a      	orrs	r2, r1
    tmp |= hdma->Init.FIFOThreshold;
 800ea8a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 800ea8c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800ea8e:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 800ea90:	f045 0104 	orr.w	r1, r5, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800ea94:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 800ea98:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800ea9a:	2800      	cmp	r0, #0
 800ea9c:	d0cc      	beq.n	800ea38 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800ea9e:	b17e      	cbz	r6, 800eac0 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800eaa0:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 800eaa4:	d016      	beq.n	800ead4 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800eaa6:	2d02      	cmp	r5, #2
 800eaa8:	d903      	bls.n	800eab2 <HAL_DMA_Init+0xea>
 800eaaa:	2d03      	cmp	r5, #3
 800eaac:	d1c4      	bne.n	800ea38 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800eaae:	01c2      	lsls	r2, r0, #7
 800eab0:	d5c2      	bpl.n	800ea38 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800eab2:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800eab4:	2240      	movs	r2, #64	; 0x40
 800eab6:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 800eab8:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 800eaba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800eabe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800eac0:	2d01      	cmp	r5, #1
 800eac2:	d003      	beq.n	800eacc <HAL_DMA_Init+0x104>
 800eac4:	d3f3      	bcc.n	800eaae <HAL_DMA_Init+0xe6>
 800eac6:	2d02      	cmp	r5, #2
 800eac8:	d1b6      	bne.n	800ea38 <HAL_DMA_Init+0x70>
 800eaca:	e7f0      	b.n	800eaae <HAL_DMA_Init+0xe6>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800eacc:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800ead0:	d1b2      	bne.n	800ea38 <HAL_DMA_Init+0x70>
 800ead2:	e7ee      	b.n	800eab2 <HAL_DMA_Init+0xea>
    switch (tmp)
 800ead4:	2d03      	cmp	r5, #3
 800ead6:	d8af      	bhi.n	800ea38 <HAL_DMA_Init+0x70>
 800ead8:	a201      	add	r2, pc, #4	; (adr r2, 800eae0 <HAL_DMA_Init+0x118>)
 800eada:	f852 f025 	ldr.w	pc, [r2, r5, lsl #2]
 800eade:	bf00      	nop
 800eae0:	0800eab3 	.word	0x0800eab3
 800eae4:	0800eaaf 	.word	0x0800eaaf
 800eae8:	0800eab3 	.word	0x0800eab3
 800eaec:	0800eacd 	.word	0x0800eacd
 800eaf0:	f010803f 	.word	0xf010803f
 800eaf4:	aaaaaaab 	.word	0xaaaaaaab
 800eaf8:	080167e4 	.word	0x080167e4

0800eafc <HAL_DMA_Start_IT>:
{
 800eafc:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800eafe:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800eb02:	2c01      	cmp	r4, #1
 800eb04:	d035      	beq.n	800eb72 <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 800eb06:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800eb0a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800eb0c:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800eb0e:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800eb10:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800eb14:	d127      	bne.n	800eb66 <HAL_DMA_Start_IT+0x6a>
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800eb16:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 800eb18:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eb1a:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 800eb1c:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800eb20:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800eb22:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800eb24:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800eb26:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800eb2a:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800eb2c:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 800eb2e:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 800eb30:	bf0a      	itet	eq
 800eb32:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800eb34:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800eb36:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb38:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 800eb3a:	bf18      	it	ne
 800eb3c:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb3e:	233f      	movs	r3, #63	; 0x3f
 800eb40:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 800eb42:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800eb44:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800eb46:	6823      	ldr	r3, [r4, #0]
 800eb48:	f043 0316 	orr.w	r3, r3, #22
 800eb4c:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800eb4e:	b11a      	cbz	r2, 800eb58 <HAL_DMA_Start_IT+0x5c>
      hdma->Instance->CR  |= DMA_IT_HT;
 800eb50:	6823      	ldr	r3, [r4, #0]
 800eb52:	f043 0308 	orr.w	r3, r3, #8
 800eb56:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800eb58:	6823      	ldr	r3, [r4, #0]
 800eb5a:	f043 0301 	orr.w	r3, r3, #1
 800eb5e:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eb60:	2000      	movs	r0, #0
}
 800eb62:	bcf0      	pop	{r4, r5, r6, r7}
 800eb64:	4770      	bx	lr
    __HAL_UNLOCK(hdma);	  
 800eb66:	2300      	movs	r3, #0
 800eb68:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 800eb6c:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800eb6e:	2002      	movs	r0, #2
}
 800eb70:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800eb72:	2002      	movs	r0, #2
}
 800eb74:	bcf0      	pop	{r4, r5, r6, r7}
 800eb76:	4770      	bx	lr

0800eb78 <HAL_DMA_Abort>:
{
 800eb78:	b570      	push	{r4, r5, r6, lr}
 800eb7a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800eb7c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800eb7e:	f7ff fc21 	bl	800e3c4 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800eb82:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800eb86:	2b02      	cmp	r3, #2
 800eb88:	d006      	beq.n	800eb98 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800eb8a:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 800eb8c:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800eb8e:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800eb90:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800eb94:	2001      	movs	r0, #1
}
 800eb96:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800eb98:	6823      	ldr	r3, [r4, #0]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800eb9a:	6c21      	ldr	r1, [r4, #64]	; 0x40
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800eb9c:	681a      	ldr	r2, [r3, #0]
 800eb9e:	f022 0216 	bic.w	r2, r2, #22
 800eba2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800eba4:	695a      	ldr	r2, [r3, #20]
 800eba6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ebaa:	4605      	mov	r5, r0
 800ebac:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ebae:	b331      	cbz	r1, 800ebfe <HAL_DMA_Abort+0x86>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ebb0:	681a      	ldr	r2, [r3, #0]
 800ebb2:	f022 0208 	bic.w	r2, r2, #8
 800ebb6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800ebb8:	681a      	ldr	r2, [r3, #0]
 800ebba:	f022 0201 	bic.w	r2, r2, #1
 800ebbe:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800ebc0:	e005      	b.n	800ebce <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800ebc2:	f7ff fbff 	bl	800e3c4 <HAL_GetTick>
 800ebc6:	1b40      	subs	r0, r0, r5
 800ebc8:	2805      	cmp	r0, #5
 800ebca:	d80f      	bhi.n	800ebec <HAL_DMA_Abort+0x74>
 800ebcc:	6823      	ldr	r3, [r4, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	f013 0301 	ands.w	r3, r3, #1
 800ebd4:	d1f5      	bne.n	800ebc2 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ebd6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ebd8:	223f      	movs	r2, #63	; 0x3f
 800ebda:	408a      	lsls	r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 800ebdc:	2101      	movs	r1, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ebde:	60b2      	str	r2, [r6, #8]
  return HAL_OK;
 800ebe0:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 800ebe2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 800ebe6:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
}
 800ebea:	bd70      	pop	{r4, r5, r6, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800ebec:	2220      	movs	r2, #32
        __HAL_UNLOCK(hdma);
 800ebee:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ebf0:	2003      	movs	r0, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800ebf2:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 800ebf4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800ebf8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800ebfc:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ebfe:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ec00:	2a00      	cmp	r2, #0
 800ec02:	d1d5      	bne.n	800ebb0 <HAL_DMA_Abort+0x38>
 800ec04:	e7d8      	b.n	800ebb8 <HAL_DMA_Abort+0x40>
 800ec06:	bf00      	nop

0800ec08 <HAL_DMA_IRQHandler>:
{
 800ec08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec0a:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800ec0c:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ec0e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800ec10:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec12:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800ec14:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ec16:	4965      	ldr	r1, [pc, #404]	; (800edac <HAL_DMA_IRQHandler+0x1a4>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec18:	2208      	movs	r2, #8
 800ec1a:	409a      	lsls	r2, r3
 800ec1c:	422a      	tst	r2, r5
{
 800ec1e:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800ec20:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec22:	d003      	beq.n	800ec2c <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800ec24:	6801      	ldr	r1, [r0, #0]
 800ec26:	6808      	ldr	r0, [r1, #0]
 800ec28:	0740      	lsls	r0, r0, #29
 800ec2a:	d459      	bmi.n	800ece0 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec2c:	2201      	movs	r2, #1
 800ec2e:	409a      	lsls	r2, r3
 800ec30:	422a      	tst	r2, r5
 800ec32:	d003      	beq.n	800ec3c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800ec34:	6821      	ldr	r1, [r4, #0]
 800ec36:	6949      	ldr	r1, [r1, #20]
 800ec38:	0608      	lsls	r0, r1, #24
 800ec3a:	d474      	bmi.n	800ed26 <HAL_DMA_IRQHandler+0x11e>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800ec3c:	2204      	movs	r2, #4
 800ec3e:	409a      	lsls	r2, r3
 800ec40:	422a      	tst	r2, r5
 800ec42:	d003      	beq.n	800ec4c <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800ec44:	6821      	ldr	r1, [r4, #0]
 800ec46:	6809      	ldr	r1, [r1, #0]
 800ec48:	0789      	lsls	r1, r1, #30
 800ec4a:	d466      	bmi.n	800ed1a <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800ec4c:	2210      	movs	r2, #16
 800ec4e:	409a      	lsls	r2, r3
 800ec50:	422a      	tst	r2, r5
 800ec52:	d003      	beq.n	800ec5c <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800ec54:	6821      	ldr	r1, [r4, #0]
 800ec56:	6808      	ldr	r0, [r1, #0]
 800ec58:	0700      	lsls	r0, r0, #28
 800ec5a:	d44b      	bmi.n	800ecf4 <HAL_DMA_IRQHandler+0xec>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800ec5c:	2220      	movs	r2, #32
 800ec5e:	409a      	lsls	r2, r3
 800ec60:	422a      	tst	r2, r5
 800ec62:	d014      	beq.n	800ec8e <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800ec64:	6821      	ldr	r1, [r4, #0]
 800ec66:	6808      	ldr	r0, [r1, #0]
 800ec68:	06c0      	lsls	r0, r0, #27
 800ec6a:	d510      	bpl.n	800ec8e <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800ec6c:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800ec6e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800ec72:	2a05      	cmp	r2, #5
 800ec74:	d063      	beq.n	800ed3e <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ec76:	680b      	ldr	r3, [r1, #0]
 800ec78:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ec7c:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ec7e:	d07e      	beq.n	800ed7e <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ec80:	0319      	lsls	r1, r3, #12
 800ec82:	f140 8089 	bpl.w	800ed98 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 800ec86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800ec88:	b10b      	cbz	r3, 800ec8e <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 800ec8a:	4620      	mov	r0, r4
 800ec8c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800ec8e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ec90:	b323      	cbz	r3, 800ecdc <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800ec92:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800ec94:	07da      	lsls	r2, r3, #31
 800ec96:	d51a      	bpl.n	800ecce <HAL_DMA_IRQHandler+0xc6>
      hdma->State = HAL_DMA_STATE_ABORT;
 800ec98:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800ec9a:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800ec9c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 800eca0:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800eca2:	4943      	ldr	r1, [pc, #268]	; (800edb0 <HAL_DMA_IRQHandler+0x1a8>)
      __HAL_DMA_DISABLE(hdma);
 800eca4:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800eca8:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 800ecac:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800ecae:	0ab6      	lsrs	r6, r6, #10
 800ecb0:	e002      	b.n	800ecb8 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800ecb2:	6813      	ldr	r3, [r2, #0]
 800ecb4:	07db      	lsls	r3, r3, #31
 800ecb6:	d504      	bpl.n	800ecc2 <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 800ecb8:	9b01      	ldr	r3, [sp, #4]
 800ecba:	3301      	adds	r3, #1
 800ecbc:	42b3      	cmp	r3, r6
 800ecbe:	9301      	str	r3, [sp, #4]
 800ecc0:	d9f7      	bls.n	800ecb2 <HAL_DMA_IRQHandler+0xaa>
      __HAL_UNLOCK(hdma);
 800ecc2:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800ecc4:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800ecc6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800ecca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800ecce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800ecd0:	b123      	cbz	r3, 800ecdc <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 800ecd2:	4620      	mov	r0, r4
}
 800ecd4:	b003      	add	sp, #12
 800ecd6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 800ecda:	4718      	bx	r3
}
 800ecdc:	b003      	add	sp, #12
 800ecde:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800ece0:	6808      	ldr	r0, [r1, #0]
 800ece2:	f020 0004 	bic.w	r0, r0, #4
 800ece6:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800ece8:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800ecea:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ecec:	f042 0201 	orr.w	r2, r2, #1
 800ecf0:	6562      	str	r2, [r4, #84]	; 0x54
 800ecf2:	e79b      	b.n	800ec2c <HAL_DMA_IRQHandler+0x24>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800ecf4:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ecf6:	680a      	ldr	r2, [r1, #0]
 800ecf8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ecfc:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800ecfe:	d118      	bne.n	800ed32 <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ed00:	05d2      	lsls	r2, r2, #23
 800ed02:	d403      	bmi.n	800ed0c <HAL_DMA_IRQHandler+0x104>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ed04:	680a      	ldr	r2, [r1, #0]
 800ed06:	f022 0208 	bic.w	r2, r2, #8
 800ed0a:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800ed0c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ed0e:	2a00      	cmp	r2, #0
 800ed10:	d0a4      	beq.n	800ec5c <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800ed12:	4620      	mov	r0, r4
 800ed14:	4790      	blx	r2
 800ed16:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800ed18:	e7a0      	b.n	800ec5c <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800ed1a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800ed1c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ed1e:	f042 0204 	orr.w	r2, r2, #4
 800ed22:	6562      	str	r2, [r4, #84]	; 0x54
 800ed24:	e792      	b.n	800ec4c <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800ed26:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800ed28:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800ed2a:	f042 0202 	orr.w	r2, r2, #2
 800ed2e:	6562      	str	r2, [r4, #84]	; 0x54
 800ed30:	e784      	b.n	800ec3c <HAL_DMA_IRQHandler+0x34>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800ed32:	0311      	lsls	r1, r2, #12
 800ed34:	d5ea      	bpl.n	800ed0c <HAL_DMA_IRQHandler+0x104>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800ed36:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800ed38:	2a00      	cmp	r2, #0
 800ed3a:	d1ea      	bne.n	800ed12 <HAL_DMA_IRQHandler+0x10a>
 800ed3c:	e78e      	b.n	800ec5c <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ed3e:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ed40:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800ed42:	f022 0216 	bic.w	r2, r2, #22
 800ed46:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800ed48:	694a      	ldr	r2, [r1, #20]
 800ed4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ed4e:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ed50:	b338      	cbz	r0, 800eda2 <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800ed52:	680a      	ldr	r2, [r1, #0]
 800ed54:	f022 0208 	bic.w	r2, r2, #8
 800ed58:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ed5a:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 800ed5c:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ed5e:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800ed62:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 800ed64:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800ed66:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 800ed68:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800ed6c:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800ed70:	2900      	cmp	r1, #0
 800ed72:	d0b3      	beq.n	800ecdc <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 800ed74:	4620      	mov	r0, r4
}
 800ed76:	b003      	add	sp, #12
 800ed78:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 800ed7c:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800ed7e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800ed82:	d180      	bne.n	800ec86 <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ed84:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800ed86:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800ed88:	f022 0210 	bic.w	r2, r2, #16
 800ed8c:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800ed8e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800ed92:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800ed96:	e776      	b.n	800ec86 <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 800ed98:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	f47f af75 	bne.w	800ec8a <HAL_DMA_IRQHandler+0x82>
 800eda0:	e775      	b.n	800ec8e <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800eda2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800eda4:	2a00      	cmp	r2, #0
 800eda6:	d1d4      	bne.n	800ed52 <HAL_DMA_IRQHandler+0x14a>
 800eda8:	e7d7      	b.n	800ed5a <HAL_DMA_IRQHandler+0x152>
 800edaa:	bf00      	nop
 800edac:	20000024 	.word	0x20000024
 800edb0:	1b4e81b5 	.word	0x1b4e81b5

0800edb4 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800edb4:	4b1b      	ldr	r3, [pc, #108]	; (800ee24 <FLASH_SetErrorCode+0x70>)
 800edb6:	68da      	ldr	r2, [r3, #12]
 800edb8:	06d1      	lsls	r1, r2, #27
 800edba:	d505      	bpl.n	800edc8 <FLASH_SetErrorCode+0x14>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800edbc:	491a      	ldr	r1, [pc, #104]	; (800ee28 <FLASH_SetErrorCode+0x74>)
 800edbe:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800edc0:	2010      	movs	r0, #16
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800edc2:	4302      	orrs	r2, r0
 800edc4:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800edc6:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800edc8:	4b16      	ldr	r3, [pc, #88]	; (800ee24 <FLASH_SetErrorCode+0x70>)
 800edca:	68da      	ldr	r2, [r3, #12]
 800edcc:	0692      	lsls	r2, r2, #26
 800edce:	d506      	bpl.n	800edde <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800edd0:	4915      	ldr	r1, [pc, #84]	; (800ee28 <FLASH_SetErrorCode+0x74>)
 800edd2:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800edd4:	2020      	movs	r0, #32
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800edd6:	f042 0208 	orr.w	r2, r2, #8
 800edda:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800eddc:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800edde:	4b11      	ldr	r3, [pc, #68]	; (800ee24 <FLASH_SetErrorCode+0x70>)
 800ede0:	68da      	ldr	r2, [r3, #12]
 800ede2:	0650      	lsls	r0, r2, #25
 800ede4:	d506      	bpl.n	800edf4 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ede6:	4910      	ldr	r1, [pc, #64]	; (800ee28 <FLASH_SetErrorCode+0x74>)
 800ede8:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800edea:	2040      	movs	r0, #64	; 0x40
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800edec:	f042 0204 	orr.w	r2, r2, #4
 800edf0:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800edf2:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800edf4:	4b0b      	ldr	r3, [pc, #44]	; (800ee24 <FLASH_SetErrorCode+0x70>)
 800edf6:	68da      	ldr	r2, [r3, #12]
 800edf8:	0611      	lsls	r1, r2, #24
 800edfa:	d506      	bpl.n	800ee0a <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800edfc:	490a      	ldr	r1, [pc, #40]	; (800ee28 <FLASH_SetErrorCode+0x74>)
 800edfe:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ee00:	2080      	movs	r0, #128	; 0x80
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800ee02:	f042 0202 	orr.w	r2, r2, #2
 800ee06:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ee08:	60d8      	str	r0, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800ee0a:	4b06      	ldr	r3, [pc, #24]	; (800ee24 <FLASH_SetErrorCode+0x70>)
 800ee0c:	68da      	ldr	r2, [r3, #12]
 800ee0e:	0792      	lsls	r2, r2, #30
 800ee10:	d506      	bpl.n	800ee20 <FLASH_SetErrorCode+0x6c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ee12:	4905      	ldr	r1, [pc, #20]	; (800ee28 <FLASH_SetErrorCode+0x74>)
 800ee14:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ee16:	2002      	movs	r0, #2
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ee18:	f042 0220 	orr.w	r2, r2, #32
 800ee1c:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ee1e:	60d8      	str	r0, [r3, #12]
  }
}
 800ee20:	4770      	bx	lr
 800ee22:	bf00      	nop
 800ee24:	40023c00 	.word	0x40023c00
 800ee28:	2000a72c 	.word	0x2000a72c

0800ee2c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ee2c:	4b06      	ldr	r3, [pc, #24]	; (800ee48 <HAL_FLASH_Unlock+0x1c>)
 800ee2e:	691a      	ldr	r2, [r3, #16]
 800ee30:	2a00      	cmp	r2, #0
 800ee32:	db01      	blt.n	800ee38 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800ee34:	2000      	movs	r0, #0
}
 800ee36:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ee38:	4904      	ldr	r1, [pc, #16]	; (800ee4c <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ee3a:	4a05      	ldr	r2, [pc, #20]	; (800ee50 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ee3c:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ee3e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ee40:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 800ee42:	0fc0      	lsrs	r0, r0, #31
 800ee44:	4770      	bx	lr
 800ee46:	bf00      	nop
 800ee48:	40023c00 	.word	0x40023c00
 800ee4c:	45670123 	.word	0x45670123
 800ee50:	cdef89ab 	.word	0xcdef89ab

0800ee54 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 800ee54:	4a03      	ldr	r2, [pc, #12]	; (800ee64 <HAL_FLASH_Lock+0x10>)
 800ee56:	6913      	ldr	r3, [r2, #16]
 800ee58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ee5c:	6113      	str	r3, [r2, #16]
}
 800ee5e:	2000      	movs	r0, #0
 800ee60:	4770      	bx	lr
 800ee62:	bf00      	nop
 800ee64:	40023c00 	.word	0x40023c00

0800ee68 <FLASH_WaitForLastOperation>:
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ee68:	4b12      	ldr	r3, [pc, #72]	; (800eeb4 <FLASH_WaitForLastOperation+0x4c>)
{ 
 800ee6a:	b570      	push	{r4, r5, r6, lr}
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ee6c:	2200      	movs	r2, #0
{ 
 800ee6e:	4605      	mov	r5, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ee70:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 800ee72:	f7ff faa7 	bl	800e3c4 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ee76:	4c10      	ldr	r4, [pc, #64]	; (800eeb8 <FLASH_WaitForLastOperation+0x50>)
  tickstart = HAL_GetTick();
 800ee78:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ee7a:	e001      	b.n	800ee80 <FLASH_WaitForLastOperation+0x18>
    if(Timeout != HAL_MAX_DELAY)
 800ee7c:	1c69      	adds	r1, r5, #1
 800ee7e:	d10d      	bne.n	800ee9c <FLASH_WaitForLastOperation+0x34>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ee80:	68e3      	ldr	r3, [r4, #12]
 800ee82:	03da      	lsls	r2, r3, #15
 800ee84:	d4fa      	bmi.n	800ee7c <FLASH_WaitForLastOperation+0x14>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800ee86:	68e3      	ldr	r3, [r4, #12]
 800ee88:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800ee8a:	bf44      	itt	mi
 800ee8c:	2301      	movmi	r3, #1
 800ee8e:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800ee90:	4b09      	ldr	r3, [pc, #36]	; (800eeb8 <FLASH_WaitForLastOperation+0x50>)
 800ee92:	68d8      	ldr	r0, [r3, #12]
 800ee94:	f010 00f2 	ands.w	r0, r0, #242	; 0xf2
 800ee98:	d108      	bne.n	800eeac <FLASH_WaitForLastOperation+0x44>
}  
 800ee9a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800ee9c:	b125      	cbz	r5, 800eea8 <FLASH_WaitForLastOperation+0x40>
 800ee9e:	f7ff fa91 	bl	800e3c4 <HAL_GetTick>
 800eea2:	1b80      	subs	r0, r0, r6
 800eea4:	42a8      	cmp	r0, r5
 800eea6:	d9eb      	bls.n	800ee80 <FLASH_WaitForLastOperation+0x18>
        return HAL_TIMEOUT;
 800eea8:	2003      	movs	r0, #3
}  
 800eeaa:	bd70      	pop	{r4, r5, r6, pc}
    FLASH_SetErrorCode();
 800eeac:	f7ff ff82 	bl	800edb4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800eeb0:	2001      	movs	r0, #1
}  
 800eeb2:	bd70      	pop	{r4, r5, r6, pc}
 800eeb4:	2000a72c 	.word	0x2000a72c
 800eeb8:	40023c00 	.word	0x40023c00

0800eebc <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800eebc:	b139      	cbz	r1, 800eece <FLASH_Erase_Sector+0x12>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800eebe:	2901      	cmp	r1, #1
 800eec0:	d01c      	beq.n	800eefc <FLASH_Erase_Sector+0x40>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800eec2:	2902      	cmp	r1, #2
  {
    tmp_psize = FLASH_PSIZE_WORD;
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800eec4:	bf0c      	ite	eq
 800eec6:	f44f 7100 	moveq.w	r1, #512	; 0x200
 800eeca:	f44f 7140 	movne.w	r1, #768	; 0x300
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800eece:	4b0d      	ldr	r3, [pc, #52]	; (800ef04 <FLASH_Erase_Sector+0x48>)
 800eed0:	691a      	ldr	r2, [r3, #16]
 800eed2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800eed6:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 800eed8:	691a      	ldr	r2, [r3, #16]
 800eeda:	4311      	orrs	r1, r2
 800eedc:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800eede:	691a      	ldr	r2, [r3, #16]
 800eee0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800eee4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800eee6:	691a      	ldr	r2, [r3, #16]
 800eee8:	f042 0202 	orr.w	r2, r2, #2
 800eeec:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 800eef0:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800eef2:	691a      	ldr	r2, [r3, #16]
 800eef4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800eef8:	611a      	str	r2, [r3, #16]
}
 800eefa:	4770      	bx	lr
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800eefc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ef00:	e7e5      	b.n	800eece <FLASH_Erase_Sector+0x12>
 800ef02:	bf00      	nop
 800ef04:	40023c00 	.word	0x40023c00

0800ef08 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800ef08:	4b14      	ldr	r3, [pc, #80]	; (800ef5c <FLASH_FlushCaches+0x54>)
 800ef0a:	681a      	ldr	r2, [r3, #0]
 800ef0c:	0591      	lsls	r1, r2, #22
 800ef0e:	d50f      	bpl.n	800ef30 <FLASH_FlushCaches+0x28>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ef16:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ef18:	681a      	ldr	r2, [r3, #0]
 800ef1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ef1e:	601a      	str	r2, [r3, #0]
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ef26:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ef28:	681a      	ldr	r2, [r3, #0]
 800ef2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ef2e:	601a      	str	r2, [r3, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800ef30:	4b0a      	ldr	r3, [pc, #40]	; (800ef5c <FLASH_FlushCaches+0x54>)
 800ef32:	681a      	ldr	r2, [r3, #0]
 800ef34:	0552      	lsls	r2, r2, #21
 800ef36:	d50f      	bpl.n	800ef58 <FLASH_FlushCaches+0x50>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800ef38:	681a      	ldr	r2, [r3, #0]
 800ef3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ef3e:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800ef40:	681a      	ldr	r2, [r3, #0]
 800ef42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ef46:	601a      	str	r2, [r3, #0]
 800ef48:	681a      	ldr	r2, [r3, #0]
 800ef4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ef4e:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ef50:	681a      	ldr	r2, [r3, #0]
 800ef52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800ef56:	601a      	str	r2, [r3, #0]
  }
}
 800ef58:	4770      	bx	lr
 800ef5a:	bf00      	nop
 800ef5c:	40023c00 	.word	0x40023c00

0800ef60 <HAL_FLASHEx_Erase>:
{
 800ef60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 800ef64:	4e2d      	ldr	r6, [pc, #180]	; (800f01c <HAL_FLASHEx_Erase+0xbc>)
 800ef66:	7e33      	ldrb	r3, [r6, #24]
 800ef68:	2b01      	cmp	r3, #1
 800ef6a:	d038      	beq.n	800efde <HAL_FLASHEx_Erase+0x7e>
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ef70:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ef74:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800ef76:	7633      	strb	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ef78:	f7ff ff76 	bl	800ee68 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800ef7c:	4607      	mov	r7, r0
 800ef7e:	bb48      	cbnz	r0, 800efd4 <HAL_FLASHEx_Erase+0x74>
    *SectorError = 0xFFFFFFFFU;
 800ef80:	f04f 33ff 	mov.w	r3, #4294967295
 800ef84:	f8c8 3000 	str.w	r3, [r8]
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ef88:	6823      	ldr	r3, [r4, #0]
 800ef8a:	2b01      	cmp	r3, #1
 800ef8c:	d02b      	beq.n	800efe6 <HAL_FLASHEx_Erase+0x86>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ef8e:	e9d4 5302 	ldrd	r5, r3, [r4, #8]
 800ef92:	442b      	add	r3, r5
 800ef94:	429d      	cmp	r5, r3
 800ef96:	d21b      	bcs.n	800efd0 <HAL_FLASHEx_Erase+0x70>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800ef98:	f8df 9084 	ldr.w	r9, [pc, #132]	; 800f020 <HAL_FLASHEx_Erase+0xc0>
 800ef9c:	e005      	b.n	800efaa <HAL_FLASHEx_Erase+0x4a>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ef9e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 800efa2:	3501      	adds	r5, #1
 800efa4:	4413      	add	r3, r2
 800efa6:	42ab      	cmp	r3, r5
 800efa8:	d912      	bls.n	800efd0 <HAL_FLASHEx_Erase+0x70>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800efaa:	7c21      	ldrb	r1, [r4, #16]
 800efac:	4628      	mov	r0, r5
 800efae:	f7ff ff85 	bl	800eebc <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800efb2:	f24c 3050 	movw	r0, #50000	; 0xc350
 800efb6:	f7ff ff57 	bl	800ee68 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800efba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800efbe:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800efc2:	f8c9 3010 	str.w	r3, [r9, #16]
        if(status != HAL_OK) 
 800efc6:	2800      	cmp	r0, #0
 800efc8:	d0e9      	beq.n	800ef9e <HAL_FLASHEx_Erase+0x3e>
          *SectorError = index;
 800efca:	f8c8 5000 	str.w	r5, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800efce:	4607      	mov	r7, r0
    FLASH_FlushCaches();    
 800efd0:	f7ff ff9a 	bl	800ef08 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800efd4:	2300      	movs	r3, #0
 800efd6:	7633      	strb	r3, [r6, #24]
}
 800efd8:	4638      	mov	r0, r7
 800efda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 800efde:	2702      	movs	r7, #2
}
 800efe0:	4638      	mov	r0, r7
 800efe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800efe6:	4d0e      	ldr	r5, [pc, #56]	; (800f020 <HAL_FLASHEx_Erase+0xc0>)
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800efe8:	6923      	ldr	r3, [r4, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800efea:	692a      	ldr	r2, [r5, #16]
 800efec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800eff0:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_MER;
 800eff2:	692a      	ldr	r2, [r5, #16]
 800eff4:	f042 0204 	orr.w	r2, r2, #4
 800eff8:	612a      	str	r2, [r5, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800effa:	692a      	ldr	r2, [r5, #16]
 800effc:	021b      	lsls	r3, r3, #8
 800effe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f002:	b29b      	uxth	r3, r3
 800f004:	4313      	orrs	r3, r2
 800f006:	612b      	str	r3, [r5, #16]
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f008:	f24c 3050 	movw	r0, #50000	; 0xc350
 800f00c:	f7ff ff2c 	bl	800ee68 <FLASH_WaitForLastOperation>
      FLASH->CR &= (~FLASH_MER_BIT);
 800f010:	692b      	ldr	r3, [r5, #16]
 800f012:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800f016:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 800f018:	612b      	str	r3, [r5, #16]
 800f01a:	e7d9      	b.n	800efd0 <HAL_FLASHEx_Erase+0x70>
 800f01c:	2000a72c 	.word	0x2000a72c
 800f020:	40023c00 	.word	0x40023c00

0800f024 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800f024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f028:	f8d1 8000 	ldr.w	r8, [r1]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f02c:	f8df e1f4 	ldr.w	lr, [pc, #500]	; 800f224 <HAL_GPIO_Init+0x200>
{
 800f030:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f032:	2400      	movs	r4, #0
 800f034:	e003      	b.n	800f03e <HAL_GPIO_Init+0x1a>
 800f036:	3401      	adds	r4, #1
 800f038:	2c10      	cmp	r4, #16
 800f03a:	f000 808c 	beq.w	800f156 <HAL_GPIO_Init+0x132>
    ioposition = 0x01U << position;
 800f03e:	2301      	movs	r3, #1
 800f040:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800f042:	ea08 0203 	and.w	r2, r8, r3
    if(iocurrent == ioposition)
 800f046:	4293      	cmp	r3, r2
 800f048:	d1f5      	bne.n	800f036 <HAL_GPIO_Init+0x12>
 800f04a:	e9d1 6501 	ldrd	r6, r5, [r1, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800f04e:	f026 0910 	bic.w	r9, r6, #16
 800f052:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 800f056:	2303      	movs	r3, #3
 800f058:	f109 37ff 	add.w	r7, r9, #4294967295
 800f05c:	fa03 f30c 	lsl.w	r3, r3, ip
 800f060:	2f01      	cmp	r7, #1
 800f062:	ea6f 0303 	mvn.w	r3, r3
 800f066:	fa05 f50c 	lsl.w	r5, r5, ip
 800f06a:	d977      	bls.n	800f15c <HAL_GPIO_Init+0x138>
      temp = GPIOx->PUPDR;
 800f06c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f06e:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f070:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800f072:	60c5      	str	r5, [r0, #12]
      temp = GPIOx->MODER;
 800f074:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f076:	f006 0503 	and.w	r5, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800f07a:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800f07c:	fa05 f30c 	lsl.w	r3, r5, ip
 800f080:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800f082:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f084:	00f3      	lsls	r3, r6, #3
 800f086:	d5d6      	bpl.n	800f036 <HAL_GPIO_Init+0x12>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f088:	4d5f      	ldr	r5, [pc, #380]	; (800f208 <HAL_GPIO_Init+0x1e4>)
 800f08a:	2300      	movs	r3, #0
 800f08c:	9301      	str	r3, [sp, #4]
 800f08e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800f090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f094:	646b      	str	r3, [r5, #68]	; 0x44
 800f096:	6c6d      	ldr	r5, [r5, #68]	; 0x44
 800f098:	f024 0303 	bic.w	r3, r4, #3
 800f09c:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 800f0a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800f0a4:	9501      	str	r5, [sp, #4]
 800f0a6:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f0aa:	f004 0503 	and.w	r5, r4, #3
 800f0ae:	ea4f 0985 	mov.w	r9, r5, lsl #2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f0b2:	4d56      	ldr	r5, [pc, #344]	; (800f20c <HAL_GPIO_Init+0x1e8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f0b4:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800f0b6:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f0ba:	270f      	movs	r7, #15
 800f0bc:	fa07 f709 	lsl.w	r7, r7, r9
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f0c0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800f0c2:	ea2c 0707 	bic.w	r7, ip, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800f0c6:	d01f      	beq.n	800f108 <HAL_GPIO_Init+0xe4>
 800f0c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800f0cc:	42a8      	cmp	r0, r5
 800f0ce:	d076      	beq.n	800f1be <HAL_GPIO_Init+0x19a>
 800f0d0:	4d4f      	ldr	r5, [pc, #316]	; (800f210 <HAL_GPIO_Init+0x1ec>)
 800f0d2:	42a8      	cmp	r0, r5
 800f0d4:	d079      	beq.n	800f1ca <HAL_GPIO_Init+0x1a6>
 800f0d6:	4d4f      	ldr	r5, [pc, #316]	; (800f214 <HAL_GPIO_Init+0x1f0>)
 800f0d8:	42a8      	cmp	r0, r5
 800f0da:	d07c      	beq.n	800f1d6 <HAL_GPIO_Init+0x1b2>
 800f0dc:	4d4e      	ldr	r5, [pc, #312]	; (800f218 <HAL_GPIO_Init+0x1f4>)
 800f0de:	42a8      	cmp	r0, r5
 800f0e0:	d07f      	beq.n	800f1e2 <HAL_GPIO_Init+0x1be>
 800f0e2:	4d4e      	ldr	r5, [pc, #312]	; (800f21c <HAL_GPIO_Init+0x1f8>)
 800f0e4:	42a8      	cmp	r0, r5
 800f0e6:	f000 8082 	beq.w	800f1ee <HAL_GPIO_Init+0x1ca>
 800f0ea:	4d4d      	ldr	r5, [pc, #308]	; (800f220 <HAL_GPIO_Init+0x1fc>)
 800f0ec:	42a8      	cmp	r0, r5
 800f0ee:	f000 8084 	beq.w	800f1fa <HAL_GPIO_Init+0x1d6>
 800f0f2:	f8df c134 	ldr.w	ip, [pc, #308]	; 800f228 <HAL_GPIO_Init+0x204>
 800f0f6:	4560      	cmp	r0, ip
 800f0f8:	bf0c      	ite	eq
 800f0fa:	f04f 0c07 	moveq.w	ip, #7
 800f0fe:	f04f 0c08 	movne.w	ip, #8
 800f102:	fa0c f509 	lsl.w	r5, ip, r9
 800f106:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800f108:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 800f10a:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800f10e:	43d5      	mvns	r5, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f110:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 800f112:	bf54      	ite	pl
 800f114:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f116:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 800f118:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800f11c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f120:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 800f122:	bf54      	ite	pl
 800f124:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f126:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 800f128:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800f12c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f130:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 800f132:	bf54      	ite	pl
 800f134:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f136:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 800f138:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800f13c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f140:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f142:	f104 0401 	add.w	r4, r4, #1
        temp &= ~((uint32_t)iocurrent);
 800f146:	bf54      	ite	pl
 800f148:	402b      	andpl	r3, r5
        {
          temp |= iocurrent;
 800f14a:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f14c:	2c10      	cmp	r4, #16
        }
        EXTI->FTSR = temp;
 800f14e:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f152:	f47f af74 	bne.w	800f03e <HAL_GPIO_Init+0x1a>
      }
    }
  }
}
 800f156:	b003      	add	sp, #12
 800f158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800f15c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800f15e:	ea07 0a03 	and.w	sl, r7, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800f162:	68cf      	ldr	r7, [r1, #12]
 800f164:	fa07 f70c 	lsl.w	r7, r7, ip
 800f168:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800f16c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800f16e:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800f172:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800f176:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800f17a:	40a7      	lsls	r7, r4
 800f17c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OTYPER = temp;
 800f180:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800f182:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800f184:	401f      	ands	r7, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800f186:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f188:	f1b9 0f02 	cmp.w	r9, #2
      GPIOx->PUPDR = temp;
 800f18c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800f18e:	f47f af71 	bne.w	800f074 <HAL_GPIO_Init+0x50>
        temp = GPIOx->AFR[position >> 3U];
 800f192:	ea4f 09d4 	mov.w	r9, r4, lsr #3
 800f196:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f19a:	f004 0707 	and.w	r7, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 800f19e:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800f1a2:	00bf      	lsls	r7, r7, #2
 800f1a4:	f04f 0b0f 	mov.w	fp, #15
 800f1a8:	fa0b fb07 	lsl.w	fp, fp, r7
 800f1ac:	ea25 0a0b 	bic.w	sl, r5, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800f1b0:	690d      	ldr	r5, [r1, #16]
 800f1b2:	40bd      	lsls	r5, r7
 800f1b4:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->AFR[position >> 3U] = temp;
 800f1b8:	f8c9 5020 	str.w	r5, [r9, #32]
 800f1bc:	e75a      	b.n	800f074 <HAL_GPIO_Init+0x50>
 800f1be:	f04f 0c01 	mov.w	ip, #1
 800f1c2:	fa0c f509 	lsl.w	r5, ip, r9
 800f1c6:	432f      	orrs	r7, r5
 800f1c8:	e79e      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f1ca:	f04f 0c02 	mov.w	ip, #2
 800f1ce:	fa0c f509 	lsl.w	r5, ip, r9
 800f1d2:	432f      	orrs	r7, r5
 800f1d4:	e798      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f1d6:	f04f 0c03 	mov.w	ip, #3
 800f1da:	fa0c f509 	lsl.w	r5, ip, r9
 800f1de:	432f      	orrs	r7, r5
 800f1e0:	e792      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f1e2:	f04f 0c04 	mov.w	ip, #4
 800f1e6:	fa0c f509 	lsl.w	r5, ip, r9
 800f1ea:	432f      	orrs	r7, r5
 800f1ec:	e78c      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f1ee:	f04f 0c05 	mov.w	ip, #5
 800f1f2:	fa0c f509 	lsl.w	r5, ip, r9
 800f1f6:	432f      	orrs	r7, r5
 800f1f8:	e786      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f1fa:	f04f 0c06 	mov.w	ip, #6
 800f1fe:	fa0c f509 	lsl.w	r5, ip, r9
 800f202:	432f      	orrs	r7, r5
 800f204:	e780      	b.n	800f108 <HAL_GPIO_Init+0xe4>
 800f206:	bf00      	nop
 800f208:	40023800 	.word	0x40023800
 800f20c:	40020000 	.word	0x40020000
 800f210:	40020800 	.word	0x40020800
 800f214:	40020c00 	.word	0x40020c00
 800f218:	40021000 	.word	0x40021000
 800f21c:	40021400 	.word	0x40021400
 800f220:	40021800 	.word	0x40021800
 800f224:	40013c00 	.word	0x40013c00
 800f228:	40021c00 	.word	0x40021c00

0800f22c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f22c:	b902      	cbnz	r2, 800f230 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800f22e:	0409      	lsls	r1, r1, #16
 800f230:	6181      	str	r1, [r0, #24]
  }
}
 800f232:	4770      	bx	lr

0800f234 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800f234:	4a04      	ldr	r2, [pc, #16]	; (800f248 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 800f236:	6951      	ldr	r1, [r2, #20]
 800f238:	4201      	tst	r1, r0
 800f23a:	d100      	bne.n	800f23e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800f23c:	4770      	bx	lr
{
 800f23e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800f240:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800f242:	f7fe ff6f 	bl	800e124 <HAL_GPIO_EXTI_Callback>
  }
}
 800f246:	bd08      	pop	{r3, pc}
 800f248:	40013c00 	.word	0x40013c00

0800f24c <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800f24c:	2800      	cmp	r0, #0
 800f24e:	f000 8132 	beq.w	800f4b6 <HAL_RCC_OscConfig+0x26a>
{
 800f252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f256:	6803      	ldr	r3, [r0, #0]
 800f258:	07dd      	lsls	r5, r3, #31
{
 800f25a:	b082      	sub	sp, #8
 800f25c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f25e:	d52f      	bpl.n	800f2c0 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f260:	49ac      	ldr	r1, [pc, #688]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f262:	688a      	ldr	r2, [r1, #8]
 800f264:	f002 020c 	and.w	r2, r2, #12
 800f268:	2a04      	cmp	r2, #4
 800f26a:	f000 80ea 	beq.w	800f442 <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f26e:	688a      	ldr	r2, [r1, #8]
 800f270:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f274:	2a08      	cmp	r2, #8
 800f276:	f000 80e0 	beq.w	800f43a <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f27a:	6863      	ldr	r3, [r4, #4]
 800f27c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f280:	f000 80e9 	beq.w	800f456 <HAL_RCC_OscConfig+0x20a>
 800f284:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f288:	f000 8178 	beq.w	800f57c <HAL_RCC_OscConfig+0x330>
 800f28c:	4da1      	ldr	r5, [pc, #644]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f28e:	682a      	ldr	r2, [r5, #0]
 800f290:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f294:	602a      	str	r2, [r5, #0]
 800f296:	682a      	ldr	r2, [r5, #0]
 800f298:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800f29c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	f040 80de 	bne.w	800f460 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f2a4:	f7ff f88e 	bl	800e3c4 <HAL_GetTick>
 800f2a8:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f2aa:	e005      	b.n	800f2b8 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f2ac:	f7ff f88a 	bl	800e3c4 <HAL_GetTick>
 800f2b0:	1b80      	subs	r0, r0, r6
 800f2b2:	2864      	cmp	r0, #100	; 0x64
 800f2b4:	f200 80f2 	bhi.w	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f2b8:	682b      	ldr	r3, [r5, #0]
 800f2ba:	039b      	lsls	r3, r3, #14
 800f2bc:	d4f6      	bmi.n	800f2ac <HAL_RCC_OscConfig+0x60>
 800f2be:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f2c0:	079f      	lsls	r7, r3, #30
 800f2c2:	d475      	bmi.n	800f3b0 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f2c4:	071a      	lsls	r2, r3, #28
 800f2c6:	d515      	bpl.n	800f2f4 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f2c8:	6963      	ldr	r3, [r4, #20]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	f000 80a5 	beq.w	800f41a <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f2d0:	4b91      	ldr	r3, [pc, #580]	; (800f518 <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f2d2:	4d90      	ldr	r5, [pc, #576]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 800f2d4:	2201      	movs	r2, #1
 800f2d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800f2d8:	f7ff f874 	bl	800e3c4 <HAL_GetTick>
 800f2dc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f2de:	e005      	b.n	800f2ec <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f2e0:	f7ff f870 	bl	800e3c4 <HAL_GetTick>
 800f2e4:	1b80      	subs	r0, r0, r6
 800f2e6:	2802      	cmp	r0, #2
 800f2e8:	f200 80d8 	bhi.w	800f49c <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f2ec:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f2ee:	079b      	lsls	r3, r3, #30
 800f2f0:	d5f6      	bpl.n	800f2e0 <HAL_RCC_OscConfig+0x94>
 800f2f2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f2f4:	0758      	lsls	r0, r3, #29
 800f2f6:	d53b      	bpl.n	800f370 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800f2f8:	4a86      	ldr	r2, [pc, #536]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f2fa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f2fc:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800f300:	f040 80db 	bne.w	800f4ba <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800f304:	9301      	str	r3, [sp, #4]
 800f306:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f30c:	6413      	str	r3, [r2, #64]	; 0x40
 800f30e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f314:	9301      	str	r3, [sp, #4]
 800f316:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800f318:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f31a:	4d80      	ldr	r5, [pc, #512]	; (800f51c <HAL_RCC_OscConfig+0x2d0>)
 800f31c:	682a      	ldr	r2, [r5, #0]
 800f31e:	05d1      	lsls	r1, r2, #23
 800f320:	f140 80ac 	bpl.w	800f47c <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f324:	68a3      	ldr	r3, [r4, #8]
 800f326:	2b01      	cmp	r3, #1
 800f328:	f000 80c9 	beq.w	800f4be <HAL_RCC_OscConfig+0x272>
 800f32c:	2b05      	cmp	r3, #5
 800f32e:	f000 812f 	beq.w	800f590 <HAL_RCC_OscConfig+0x344>
 800f332:	4d78      	ldr	r5, [pc, #480]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f334:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f336:	f022 0201 	bic.w	r2, r2, #1
 800f33a:	672a      	str	r2, [r5, #112]	; 0x70
 800f33c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800f33e:	f022 0204 	bic.w	r2, r2, #4
 800f342:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f344:	2b00      	cmp	r3, #0
 800f346:	f040 80bf 	bne.w	800f4c8 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800f34a:	f7ff f83b 	bl	800e3c4 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f34e:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800f352:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f354:	e006      	b.n	800f364 <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f356:	f7ff f835 	bl	800e3c4 <HAL_GetTick>
 800f35a:	eba0 0008 	sub.w	r0, r0, r8
 800f35e:	42b8      	cmp	r0, r7
 800f360:	f200 809c 	bhi.w	800f49c <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f364:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f366:	0798      	lsls	r0, r3, #30
 800f368:	d4f5      	bmi.n	800f356 <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800f36a:	2e00      	cmp	r6, #0
 800f36c:	f040 80dc 	bne.w	800f528 <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f370:	69a0      	ldr	r0, [r4, #24]
 800f372:	b1c8      	cbz	r0, 800f3a8 <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f374:	4d67      	ldr	r5, [pc, #412]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f376:	68aa      	ldr	r2, [r5, #8]
 800f378:	f002 020c 	and.w	r2, r2, #12
 800f37c:	2a08      	cmp	r2, #8
 800f37e:	f000 80d9 	beq.w	800f534 <HAL_RCC_OscConfig+0x2e8>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f382:	4a67      	ldr	r2, [pc, #412]	; (800f520 <HAL_RCC_OscConfig+0x2d4>)
 800f384:	2100      	movs	r1, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f386:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800f388:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f38a:	f000 810b 	beq.w	800f5a4 <HAL_RCC_OscConfig+0x358>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800f38e:	f7ff f819 	bl	800e3c4 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f392:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800f394:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f396:	e004      	b.n	800f3a2 <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f398:	f7ff f814 	bl	800e3c4 <HAL_GetTick>
 800f39c:	1b40      	subs	r0, r0, r5
 800f39e:	2802      	cmp	r0, #2
 800f3a0:	d87c      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f3a2:	6823      	ldr	r3, [r4, #0]
 800f3a4:	019b      	lsls	r3, r3, #6
 800f3a6:	d4f7      	bmi.n	800f398 <HAL_RCC_OscConfig+0x14c>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800f3a8:	2000      	movs	r0, #0
}
 800f3aa:	b002      	add	sp, #8
 800f3ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f3b0:	4a58      	ldr	r2, [pc, #352]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f3b2:	6891      	ldr	r1, [r2, #8]
 800f3b4:	f011 0f0c 	tst.w	r1, #12
 800f3b8:	d024      	beq.n	800f404 <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f3ba:	6891      	ldr	r1, [r2, #8]
 800f3bc:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f3c0:	2908      	cmp	r1, #8
 800f3c2:	d01c      	beq.n	800f3fe <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f3c4:	68e3      	ldr	r3, [r4, #12]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	f000 8092 	beq.w	800f4f0 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 800f3cc:	4b55      	ldr	r3, [pc, #340]	; (800f524 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f3ce:	4d51      	ldr	r5, [pc, #324]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 800f3d0:	2201      	movs	r2, #1
 800f3d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800f3d4:	f7fe fff6 	bl	800e3c4 <HAL_GetTick>
 800f3d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f3da:	e004      	b.n	800f3e6 <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f3dc:	f7fe fff2 	bl	800e3c4 <HAL_GetTick>
 800f3e0:	1b80      	subs	r0, r0, r6
 800f3e2:	2802      	cmp	r0, #2
 800f3e4:	d85a      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f3e6:	682b      	ldr	r3, [r5, #0]
 800f3e8:	0798      	lsls	r0, r3, #30
 800f3ea:	d5f7      	bpl.n	800f3dc <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f3ec:	682b      	ldr	r3, [r5, #0]
 800f3ee:	6922      	ldr	r2, [r4, #16]
 800f3f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800f3f4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800f3f8:	602b      	str	r3, [r5, #0]
 800f3fa:	6823      	ldr	r3, [r4, #0]
 800f3fc:	e762      	b.n	800f2c4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f3fe:	6852      	ldr	r2, [r2, #4]
 800f400:	0256      	lsls	r6, r2, #9
 800f402:	d4df      	bmi.n	800f3c4 <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f404:	4a43      	ldr	r2, [pc, #268]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f406:	6812      	ldr	r2, [r2, #0]
 800f408:	0795      	lsls	r5, r2, #30
 800f40a:	d54b      	bpl.n	800f4a4 <HAL_RCC_OscConfig+0x258>
 800f40c:	68e2      	ldr	r2, [r4, #12]
 800f40e:	2a01      	cmp	r2, #1
 800f410:	d048      	beq.n	800f4a4 <HAL_RCC_OscConfig+0x258>
        return HAL_ERROR;
 800f412:	2001      	movs	r0, #1
}
 800f414:	b002      	add	sp, #8
 800f416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 800f41a:	4a3f      	ldr	r2, [pc, #252]	; (800f518 <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f41c:	4d3d      	ldr	r5, [pc, #244]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 800f41e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800f420:	f7fe ffd0 	bl	800e3c4 <HAL_GetTick>
 800f424:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f426:	e004      	b.n	800f432 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f428:	f7fe ffcc 	bl	800e3c4 <HAL_GetTick>
 800f42c:	1b80      	subs	r0, r0, r6
 800f42e:	2802      	cmp	r0, #2
 800f430:	d834      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f432:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800f434:	079f      	lsls	r7, r3, #30
 800f436:	d4f7      	bmi.n	800f428 <HAL_RCC_OscConfig+0x1dc>
 800f438:	e75b      	b.n	800f2f2 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f43a:	684a      	ldr	r2, [r1, #4]
 800f43c:	0250      	lsls	r0, r2, #9
 800f43e:	f57f af1c 	bpl.w	800f27a <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f442:	4a34      	ldr	r2, [pc, #208]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f444:	6812      	ldr	r2, [r2, #0]
 800f446:	0391      	lsls	r1, r2, #14
 800f448:	f57f af3a 	bpl.w	800f2c0 <HAL_RCC_OscConfig+0x74>
 800f44c:	6862      	ldr	r2, [r4, #4]
 800f44e:	2a00      	cmp	r2, #0
 800f450:	f47f af36 	bne.w	800f2c0 <HAL_RCC_OscConfig+0x74>
 800f454:	e7dd      	b.n	800f412 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f456:	4a2f      	ldr	r2, [pc, #188]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f458:	6813      	ldr	r3, [r2, #0]
 800f45a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f45e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f460:	f7fe ffb0 	bl	800e3c4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f464:	4d2b      	ldr	r5, [pc, #172]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800f466:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f468:	e004      	b.n	800f474 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f46a:	f7fe ffab 	bl	800e3c4 <HAL_GetTick>
 800f46e:	1b80      	subs	r0, r0, r6
 800f470:	2864      	cmp	r0, #100	; 0x64
 800f472:	d813      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	039a      	lsls	r2, r3, #14
 800f478:	d5f7      	bpl.n	800f46a <HAL_RCC_OscConfig+0x21e>
 800f47a:	e720      	b.n	800f2be <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800f47c:	682a      	ldr	r2, [r5, #0]
 800f47e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f482:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 800f484:	f7fe ff9e 	bl	800e3c4 <HAL_GetTick>
 800f488:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800f48a:	682b      	ldr	r3, [r5, #0]
 800f48c:	05da      	lsls	r2, r3, #23
 800f48e:	f53f af49 	bmi.w	800f324 <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f492:	f7fe ff97 	bl	800e3c4 <HAL_GetTick>
 800f496:	1bc0      	subs	r0, r0, r7
 800f498:	2802      	cmp	r0, #2
 800f49a:	d9f6      	bls.n	800f48a <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 800f49c:	2003      	movs	r0, #3
}
 800f49e:	b002      	add	sp, #8
 800f4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f4a4:	491b      	ldr	r1, [pc, #108]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f4a6:	6920      	ldr	r0, [r4, #16]
 800f4a8:	680a      	ldr	r2, [r1, #0]
 800f4aa:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800f4ae:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800f4b2:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f4b4:	e706      	b.n	800f2c4 <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 800f4b6:	2001      	movs	r0, #1
}
 800f4b8:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 800f4ba:	2600      	movs	r6, #0
 800f4bc:	e72d      	b.n	800f31a <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f4be:	4a15      	ldr	r2, [pc, #84]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
 800f4c0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800f4c2:	f043 0301 	orr.w	r3, r3, #1
 800f4c6:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 800f4c8:	f7fe ff7c 	bl	800e3c4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f4cc:	4d11      	ldr	r5, [pc, #68]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 800f4ce:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f4d0:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f4d4:	e005      	b.n	800f4e2 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f4d6:	f7fe ff75 	bl	800e3c4 <HAL_GetTick>
 800f4da:	eba0 0008 	sub.w	r0, r0, r8
 800f4de:	42b8      	cmp	r0, r7
 800f4e0:	d8dc      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f4e2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800f4e4:	079b      	lsls	r3, r3, #30
 800f4e6:	d5f6      	bpl.n	800f4d6 <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 800f4e8:	2e00      	cmp	r6, #0
 800f4ea:	f43f af41 	beq.w	800f370 <HAL_RCC_OscConfig+0x124>
 800f4ee:	e01b      	b.n	800f528 <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 800f4f0:	4a0c      	ldr	r2, [pc, #48]	; (800f524 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f4f2:	4d08      	ldr	r5, [pc, #32]	; (800f514 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 800f4f4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800f4f6:	f7fe ff65 	bl	800e3c4 <HAL_GetTick>
 800f4fa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f4fc:	e004      	b.n	800f508 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f4fe:	f7fe ff61 	bl	800e3c4 <HAL_GetTick>
 800f502:	1b80      	subs	r0, r0, r6
 800f504:	2802      	cmp	r0, #2
 800f506:	d8c9      	bhi.n	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f508:	682b      	ldr	r3, [r5, #0]
 800f50a:	0799      	lsls	r1, r3, #30
 800f50c:	d4f7      	bmi.n	800f4fe <HAL_RCC_OscConfig+0x2b2>
 800f50e:	6823      	ldr	r3, [r4, #0]
 800f510:	e6d8      	b.n	800f2c4 <HAL_RCC_OscConfig+0x78>
 800f512:	bf00      	nop
 800f514:	40023800 	.word	0x40023800
 800f518:	42470e80 	.word	0x42470e80
 800f51c:	40007000 	.word	0x40007000
 800f520:	42470060 	.word	0x42470060
 800f524:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 800f528:	4a35      	ldr	r2, [pc, #212]	; (800f600 <HAL_RCC_OscConfig+0x3b4>)
 800f52a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f52c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f530:	6413      	str	r3, [r2, #64]	; 0x40
 800f532:	e71d      	b.n	800f370 <HAL_RCC_OscConfig+0x124>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800f534:	2801      	cmp	r0, #1
 800f536:	f43f af6d 	beq.w	800f414 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 800f53a:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f53c:	69e2      	ldr	r2, [r4, #28]
 800f53e:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800f542:	4291      	cmp	r1, r2
 800f544:	f47f af65 	bne.w	800f412 <HAL_RCC_OscConfig+0x1c6>
 800f548:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f54a:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800f54e:	4291      	cmp	r1, r2
 800f550:	f47f af5f 	bne.w	800f412 <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f554:	f647 72c0 	movw	r2, #32704	; 0x7fc0
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f558:	6a61      	ldr	r1, [r4, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f55a:	401a      	ands	r2, r3
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800f55c:	428a      	cmp	r2, r1
 800f55e:	f47f af58 	bne.w	800f412 <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f562:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f564:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800f568:	4291      	cmp	r1, r2
 800f56a:	f47f af52 	bne.w	800f412 <HAL_RCC_OscConfig+0x1c6>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800f56e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800f570:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    return HAL_ERROR;
 800f574:	1a18      	subs	r0, r3, r0
 800f576:	bf18      	it	ne
 800f578:	2001      	movne	r0, #1
 800f57a:	e74b      	b.n	800f414 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f57c:	4b20      	ldr	r3, [pc, #128]	; (800f600 <HAL_RCC_OscConfig+0x3b4>)
 800f57e:	681a      	ldr	r2, [r3, #0]
 800f580:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800f584:	601a      	str	r2, [r3, #0]
 800f586:	681a      	ldr	r2, [r3, #0]
 800f588:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f58c:	601a      	str	r2, [r3, #0]
 800f58e:	e767      	b.n	800f460 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f590:	4b1b      	ldr	r3, [pc, #108]	; (800f600 <HAL_RCC_OscConfig+0x3b4>)
 800f592:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f594:	f042 0204 	orr.w	r2, r2, #4
 800f598:	671a      	str	r2, [r3, #112]	; 0x70
 800f59a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f59c:	f042 0201 	orr.w	r2, r2, #1
 800f5a0:	671a      	str	r2, [r3, #112]	; 0x70
 800f5a2:	e791      	b.n	800f4c8 <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 800f5a4:	f7fe ff0e 	bl	800e3c4 <HAL_GetTick>
 800f5a8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f5aa:	e005      	b.n	800f5b8 <HAL_RCC_OscConfig+0x36c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f5ac:	f7fe ff0a 	bl	800e3c4 <HAL_GetTick>
 800f5b0:	1b80      	subs	r0, r0, r6
 800f5b2:	2802      	cmp	r0, #2
 800f5b4:	f63f af72 	bhi.w	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f5b8:	682b      	ldr	r3, [r5, #0]
 800f5ba:	0199      	lsls	r1, r3, #6
 800f5bc:	d4f6      	bmi.n	800f5ac <HAL_RCC_OscConfig+0x360>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f5be:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 800f5c2:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 800f5c6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f5c8:	4c0d      	ldr	r4, [pc, #52]	; (800f600 <HAL_RCC_OscConfig+0x3b4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f5ca:	4333      	orrs	r3, r6
 800f5cc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800f5d0:	0852      	lsrs	r2, r2, #1
 800f5d2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800f5d6:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 800f5d8:	490a      	ldr	r1, [pc, #40]	; (800f604 <HAL_RCC_OscConfig+0x3b8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f5da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800f5de:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f5e0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800f5e2:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 800f5e4:	f7fe feee 	bl	800e3c4 <HAL_GetTick>
 800f5e8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f5ea:	e005      	b.n	800f5f8 <HAL_RCC_OscConfig+0x3ac>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f5ec:	f7fe feea 	bl	800e3c4 <HAL_GetTick>
 800f5f0:	1b40      	subs	r0, r0, r5
 800f5f2:	2802      	cmp	r0, #2
 800f5f4:	f63f af52 	bhi.w	800f49c <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f5f8:	6823      	ldr	r3, [r4, #0]
 800f5fa:	019a      	lsls	r2, r3, #6
 800f5fc:	d5f6      	bpl.n	800f5ec <HAL_RCC_OscConfig+0x3a0>
 800f5fe:	e6d3      	b.n	800f3a8 <HAL_RCC_OscConfig+0x15c>
 800f600:	40023800 	.word	0x40023800
 800f604:	42470060 	.word	0x42470060

0800f608 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f608:	4917      	ldr	r1, [pc, #92]	; (800f668 <HAL_RCC_GetSysClockFreq+0x60>)
{
 800f60a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f60c:	688b      	ldr	r3, [r1, #8]
 800f60e:	f003 030c 	and.w	r3, r3, #12
 800f612:	2b04      	cmp	r3, #4
 800f614:	d01b      	beq.n	800f64e <HAL_RCC_GetSysClockFreq+0x46>
 800f616:	2b08      	cmp	r3, #8
 800f618:	d117      	bne.n	800f64a <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f61a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f61c:	684b      	ldr	r3, [r1, #4]
 800f61e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f622:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f626:	d114      	bne.n	800f652 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f628:	6849      	ldr	r1, [r1, #4]
 800f62a:	4810      	ldr	r0, [pc, #64]	; (800f66c <HAL_RCC_GetSysClockFreq+0x64>)
 800f62c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800f630:	fba1 0100 	umull	r0, r1, r1, r0
 800f634:	f7f9 fa60 	bl	8008af8 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800f638:	4b0b      	ldr	r3, [pc, #44]	; (800f668 <HAL_RCC_GetSysClockFreq+0x60>)
 800f63a:	685b      	ldr	r3, [r3, #4]
 800f63c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800f640:	3301      	adds	r3, #1
 800f642:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 800f644:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800f648:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 800f64a:	4808      	ldr	r0, [pc, #32]	; (800f66c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800f64c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800f64e:	4808      	ldr	r0, [pc, #32]	; (800f670 <HAL_RCC_GetSysClockFreq+0x68>)
}
 800f650:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800f652:	684b      	ldr	r3, [r1, #4]
 800f654:	4806      	ldr	r0, [pc, #24]	; (800f670 <HAL_RCC_GetSysClockFreq+0x68>)
 800f656:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800f65a:	fba3 0100 	umull	r0, r1, r3, r0
 800f65e:	2300      	movs	r3, #0
 800f660:	f7f9 fa4a 	bl	8008af8 <__aeabi_uldivmod>
 800f664:	e7e8      	b.n	800f638 <HAL_RCC_GetSysClockFreq+0x30>
 800f666:	bf00      	nop
 800f668:	40023800 	.word	0x40023800
 800f66c:	00f42400 	.word	0x00f42400
 800f670:	007a1200 	.word	0x007a1200

0800f674 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800f674:	b160      	cbz	r0, 800f690 <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800f676:	4a49      	ldr	r2, [pc, #292]	; (800f79c <HAL_RCC_ClockConfig+0x128>)
 800f678:	6813      	ldr	r3, [r2, #0]
 800f67a:	f003 030f 	and.w	r3, r3, #15
 800f67e:	428b      	cmp	r3, r1
 800f680:	d208      	bcs.n	800f694 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f682:	b2cb      	uxtb	r3, r1
 800f684:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f686:	6813      	ldr	r3, [r2, #0]
 800f688:	f003 030f 	and.w	r3, r3, #15
 800f68c:	428b      	cmp	r3, r1
 800f68e:	d001      	beq.n	800f694 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 800f690:	2001      	movs	r0, #1
}
 800f692:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f694:	6803      	ldr	r3, [r0, #0]
{
 800f696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f69a:	079d      	lsls	r5, r3, #30
 800f69c:	d514      	bpl.n	800f6c8 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f69e:	075c      	lsls	r4, r3, #29
 800f6a0:	d504      	bpl.n	800f6ac <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800f6a2:	4c3f      	ldr	r4, [pc, #252]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f6a4:	68a2      	ldr	r2, [r4, #8]
 800f6a6:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800f6aa:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f6ac:	071a      	lsls	r2, r3, #28
 800f6ae:	d504      	bpl.n	800f6ba <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800f6b0:	4c3b      	ldr	r4, [pc, #236]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f6b2:	68a2      	ldr	r2, [r4, #8]
 800f6b4:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800f6b8:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f6ba:	4c39      	ldr	r4, [pc, #228]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f6bc:	6885      	ldr	r5, [r0, #8]
 800f6be:	68a2      	ldr	r2, [r4, #8]
 800f6c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800f6c4:	432a      	orrs	r2, r5
 800f6c6:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f6c8:	07df      	lsls	r7, r3, #31
 800f6ca:	4604      	mov	r4, r0
 800f6cc:	460d      	mov	r5, r1
 800f6ce:	d522      	bpl.n	800f716 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f6d0:	6842      	ldr	r2, [r0, #4]
 800f6d2:	2a01      	cmp	r2, #1
 800f6d4:	d057      	beq.n	800f786 <HAL_RCC_ClockConfig+0x112>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f6d6:	1e93      	subs	r3, r2, #2
 800f6d8:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f6da:	4b31      	ldr	r3, [pc, #196]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f6dc:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800f6de:	d959      	bls.n	800f794 <HAL_RCC_ClockConfig+0x120>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f6e0:	0799      	lsls	r1, r3, #30
 800f6e2:	d525      	bpl.n	800f730 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f6e4:	4e2e      	ldr	r6, [pc, #184]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f6e6:	68b3      	ldr	r3, [r6, #8]
 800f6e8:	f023 0303 	bic.w	r3, r3, #3
 800f6ec:	4313      	orrs	r3, r2
 800f6ee:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800f6f0:	f7fe fe68 	bl	800e3c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f6f4:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800f6f8:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f6fa:	e005      	b.n	800f708 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f6fc:	f7fe fe62 	bl	800e3c4 <HAL_GetTick>
 800f700:	eba0 0008 	sub.w	r0, r0, r8
 800f704:	42b8      	cmp	r0, r7
 800f706:	d843      	bhi.n	800f790 <HAL_RCC_ClockConfig+0x11c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f708:	68b3      	ldr	r3, [r6, #8]
 800f70a:	6862      	ldr	r2, [r4, #4]
 800f70c:	f003 030c 	and.w	r3, r3, #12
 800f710:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800f714:	d1f2      	bne.n	800f6fc <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800f716:	4a21      	ldr	r2, [pc, #132]	; (800f79c <HAL_RCC_ClockConfig+0x128>)
 800f718:	6813      	ldr	r3, [r2, #0]
 800f71a:	f003 030f 	and.w	r3, r3, #15
 800f71e:	42ab      	cmp	r3, r5
 800f720:	d909      	bls.n	800f736 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f722:	b2eb      	uxtb	r3, r5
 800f724:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800f726:	6813      	ldr	r3, [r2, #0]
 800f728:	f003 030f 	and.w	r3, r3, #15
 800f72c:	42ab      	cmp	r3, r5
 800f72e:	d002      	beq.n	800f736 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 800f730:	2001      	movs	r0, #1
}
 800f732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f736:	6823      	ldr	r3, [r4, #0]
 800f738:	075a      	lsls	r2, r3, #29
 800f73a:	d506      	bpl.n	800f74a <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f73c:	4918      	ldr	r1, [pc, #96]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f73e:	68e0      	ldr	r0, [r4, #12]
 800f740:	688a      	ldr	r2, [r1, #8]
 800f742:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 800f746:	4302      	orrs	r2, r0
 800f748:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f74a:	071b      	lsls	r3, r3, #28
 800f74c:	d412      	bmi.n	800f774 <HAL_RCC_ClockConfig+0x100>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f74e:	f7ff ff5b 	bl	800f608 <HAL_RCC_GetSysClockFreq>
 800f752:	4b13      	ldr	r3, [pc, #76]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f754:	4c13      	ldr	r4, [pc, #76]	; (800f7a4 <HAL_RCC_ClockConfig+0x130>)
 800f756:	689b      	ldr	r3, [r3, #8]
  HAL_InitTick (uwTickPrio);
 800f758:	4913      	ldr	r1, [pc, #76]	; (800f7a8 <HAL_RCC_ClockConfig+0x134>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f75a:	4a14      	ldr	r2, [pc, #80]	; (800f7ac <HAL_RCC_ClockConfig+0x138>)
 800f75c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800f760:	5ce3      	ldrb	r3, [r4, r3]
 800f762:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 800f766:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800f768:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 800f76a:	f7fe fde1 	bl	800e330 <HAL_InitTick>
  return HAL_OK;
 800f76e:	2000      	movs	r0, #0
}
 800f770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f774:	4a0a      	ldr	r2, [pc, #40]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f776:	6921      	ldr	r1, [r4, #16]
 800f778:	6893      	ldr	r3, [r2, #8]
 800f77a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800f77e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800f782:	6093      	str	r3, [r2, #8]
 800f784:	e7e3      	b.n	800f74e <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f786:	4b06      	ldr	r3, [pc, #24]	; (800f7a0 <HAL_RCC_ClockConfig+0x12c>)
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	039e      	lsls	r6, r3, #14
 800f78c:	d4aa      	bmi.n	800f6e4 <HAL_RCC_ClockConfig+0x70>
 800f78e:	e7cf      	b.n	800f730 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 800f790:	2003      	movs	r0, #3
 800f792:	e7ed      	b.n	800f770 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f794:	0198      	lsls	r0, r3, #6
 800f796:	d4a5      	bmi.n	800f6e4 <HAL_RCC_ClockConfig+0x70>
 800f798:	e7ca      	b.n	800f730 <HAL_RCC_ClockConfig+0xbc>
 800f79a:	bf00      	nop
 800f79c:	40023c00 	.word	0x40023c00
 800f7a0:	40023800 	.word	0x40023800
 800f7a4:	08016618 	.word	0x08016618
 800f7a8:	20000034 	.word	0x20000034
 800f7ac:	20000024 	.word	0x20000024

0800f7b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f7b0:	4b04      	ldr	r3, [pc, #16]	; (800f7c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 800f7b2:	4a05      	ldr	r2, [pc, #20]	; (800f7c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 800f7b4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f7b6:	4905      	ldr	r1, [pc, #20]	; (800f7cc <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800f7b8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800f7bc:	6808      	ldr	r0, [r1, #0]
 800f7be:	5cd3      	ldrb	r3, [r2, r3]
}
 800f7c0:	40d8      	lsrs	r0, r3
 800f7c2:	4770      	bx	lr
 800f7c4:	40023800 	.word	0x40023800
 800f7c8:	08016628 	.word	0x08016628
 800f7cc:	20000024 	.word	0x20000024

0800f7d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f7d0:	4b04      	ldr	r3, [pc, #16]	; (800f7e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 800f7d2:	4a05      	ldr	r2, [pc, #20]	; (800f7e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 800f7d4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800f7d6:	4905      	ldr	r1, [pc, #20]	; (800f7ec <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800f7d8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800f7dc:	6808      	ldr	r0, [r1, #0]
 800f7de:	5cd3      	ldrb	r3, [r2, r3]
}
 800f7e0:	40d8      	lsrs	r0, r3
 800f7e2:	4770      	bx	lr
 800f7e4:	40023800 	.word	0x40023800
 800f7e8:	08016628 	.word	0x08016628
 800f7ec:	20000024 	.word	0x20000024

0800f7f0 <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800f7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7f4:	4607      	mov	r7, r0
 800f7f6:	460d      	mov	r5, r1
 800f7f8:	4616      	mov	r6, r2
 800f7fa:	4698      	mov	r8, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f7fc:	683c      	ldr	r4, [r7, #0]
 800f7fe:	e001      	b.n	800f804 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x14>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f800:	1c73      	adds	r3, r6, #1
 800f802:	d106      	bne.n	800f812 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x22>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f804:	68a0      	ldr	r0, [r4, #8]
 800f806:	ea35 0300 	bics.w	r3, r5, r0
 800f80a:	d0f9      	beq.n	800f800 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800f80c:	2000      	movs	r0, #0
}
 800f80e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800f812:	f7fe fdd7 	bl	800e3c4 <HAL_GetTick>
 800f816:	eba0 0008 	sub.w	r0, r0, r8
 800f81a:	4286      	cmp	r6, r0
 800f81c:	d8ee      	bhi.n	800f7fc <SPI_WaitFlagStateUntilTimeout.constprop.7+0xc>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f81e:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f822:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f824:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f828:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f82c:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f82e:	d014      	beq.n	800f85a <SPI_WaitFlagStateUntilTimeout.constprop.7+0x6a>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f830:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f832:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800f836:	d007      	beq.n	800f848 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x58>
        hspi->State = HAL_SPI_STATE_READY;
 800f838:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 800f83a:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 800f83c:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800f840:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 800f844:	2003      	movs	r0, #3
 800f846:	e7e2      	b.n	800f80e <SPI_WaitFlagStateUntilTimeout.constprop.7+0x1e>
          SPI_RESET_CRC(hspi);
 800f848:	681a      	ldr	r2, [r3, #0]
 800f84a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f84e:	601a      	str	r2, [r3, #0]
 800f850:	681a      	ldr	r2, [r3, #0]
 800f852:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f856:	601a      	str	r2, [r3, #0]
 800f858:	e7ee      	b.n	800f838 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x48>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f85a:	68ba      	ldr	r2, [r7, #8]
 800f85c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f860:	d002      	beq.n	800f868 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f862:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f866:	d1e3      	bne.n	800f830 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
          __HAL_SPI_DISABLE(hspi);
 800f868:	681a      	ldr	r2, [r3, #0]
 800f86a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f86e:	601a      	str	r2, [r3, #0]
 800f870:	e7de      	b.n	800f830 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x40>
 800f872:	bf00      	nop

0800f874 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f874:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f876:	6845      	ldr	r5, [r0, #4]
 800f878:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f87c:	4604      	mov	r4, r0
 800f87e:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f880:	d006      	beq.n	800f890 <SPI_EndRxTransaction+0x1c>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f882:	460a      	mov	r2, r1
 800f884:	2101      	movs	r1, #1
 800f886:	f7ff ffb3 	bl	800f7f0 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f88a:	b998      	cbnz	r0, 800f8b4 <SPI_EndRxTransaction+0x40>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800f88c:	2000      	movs	r0, #0
}
 800f88e:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f890:	6882      	ldr	r2, [r0, #8]
 800f892:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800f896:	d013      	beq.n	800f8c0 <SPI_EndRxTransaction+0x4c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f898:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800f89c:	d115      	bne.n	800f8ca <SPI_EndRxTransaction+0x56>
    __HAL_SPI_DISABLE(hspi);
 800f89e:	6806      	ldr	r6, [r0, #0]
 800f8a0:	6835      	ldr	r5, [r6, #0]
 800f8a2:	f025 0540 	bic.w	r5, r5, #64	; 0x40
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f8a6:	460a      	mov	r2, r1
    __HAL_SPI_DISABLE(hspi);
 800f8a8:	6035      	str	r5, [r6, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f8aa:	2101      	movs	r1, #1
 800f8ac:	f7ff ffa0 	bl	800f7f0 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f8b0:	2800      	cmp	r0, #0
 800f8b2:	d0eb      	beq.n	800f88c <SPI_EndRxTransaction+0x18>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f8b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f8b6:	f043 0320 	orr.w	r3, r3, #32
 800f8ba:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800f8bc:	2003      	movs	r0, #3
}
 800f8be:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_SPI_DISABLE(hspi);
 800f8c0:	6800      	ldr	r0, [r0, #0]
 800f8c2:	6802      	ldr	r2, [r0, #0]
 800f8c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f8c8:	6002      	str	r2, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f8ca:	460a      	mov	r2, r1
 800f8cc:	4620      	mov	r0, r4
 800f8ce:	2180      	movs	r1, #128	; 0x80
 800f8d0:	f7ff ff8e 	bl	800f7f0 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f8d4:	2800      	cmp	r0, #0
 800f8d6:	d1ed      	bne.n	800f8b4 <SPI_EndRxTransaction+0x40>
  return HAL_OK;
 800f8d8:	2000      	movs	r0, #0
 800f8da:	e7d8      	b.n	800f88e <SPI_EndRxTransaction+0x1a>

0800f8dc <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f8dc:	4b16      	ldr	r3, [pc, #88]	; (800f938 <SPI_EndRxTxTransaction+0x5c>)
{
 800f8de:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	4d16      	ldr	r5, [pc, #88]	; (800f93c <SPI_EndRxTxTransaction+0x60>)
 800f8e4:	fba5 5303 	umull	r5, r3, r5, r3
 800f8e8:	0d5b      	lsrs	r3, r3, #21
 800f8ea:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800f8ee:	fb05 f303 	mul.w	r3, r5, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f8f2:	6845      	ldr	r5, [r0, #4]
{
 800f8f4:	b083      	sub	sp, #12
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f8f6:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
{
 800f8fa:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f8fc:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f8fe:	d107      	bne.n	800f910 <SPI_EndRxTxTransaction+0x34>
 800f900:	e00c      	b.n	800f91c <SPI_EndRxTxTransaction+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800f902:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f904:	6822      	ldr	r2, [r4, #0]
      count--;
 800f906:	3b01      	subs	r3, #1
 800f908:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f90a:	6893      	ldr	r3, [r2, #8]
 800f90c:	061b      	lsls	r3, r3, #24
 800f90e:	d502      	bpl.n	800f916 <SPI_EndRxTxTransaction+0x3a>
      if (count == 0U)
 800f910:	9b01      	ldr	r3, [sp, #4]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d1f5      	bne.n	800f902 <SPI_EndRxTxTransaction+0x26>
  }

  return HAL_OK;
 800f916:	2000      	movs	r0, #0
}
 800f918:	b003      	add	sp, #12
 800f91a:	bd30      	pop	{r4, r5, pc}
 800f91c:	4613      	mov	r3, r2
 800f91e:	460a      	mov	r2, r1
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f920:	2180      	movs	r1, #128	; 0x80
 800f922:	f7ff ff65 	bl	800f7f0 <SPI_WaitFlagStateUntilTimeout.constprop.7>
 800f926:	2800      	cmp	r0, #0
 800f928:	d0f5      	beq.n	800f916 <SPI_EndRxTxTransaction+0x3a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f92a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800f92c:	f043 0320 	orr.w	r3, r3, #32
 800f930:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800f932:	2003      	movs	r0, #3
 800f934:	e7f0      	b.n	800f918 <SPI_EndRxTxTransaction+0x3c>
 800f936:	bf00      	nop
 800f938:	20000024 	.word	0x20000024
 800f93c:	165e9f81 	.word	0x165e9f81

0800f940 <HAL_SPI_TransmitReceive.part.3>:
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800f940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f944:	4604      	mov	r4, r0
 800f946:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 800f948:	2001      	movs	r0, #1
 800f94a:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
 800f94e:	4691      	mov	r9, r2
 800f950:	4698      	mov	r8, r3
 800f952:	460f      	mov	r7, r1
 800f954:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  tickstart = HAL_GetTick();
 800f956:	f7fe fd35 	bl	800e3c4 <HAL_GetTick>
  tmp_state           = hspi->State;
 800f95a:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800f95e:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 800f960:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f962:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 800f964:	4606      	mov	r6, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800f966:	d011      	beq.n	800f98c <HAL_SPI_TransmitReceive.part.3+0x4c>
 800f968:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800f96c:	d009      	beq.n	800f982 <HAL_SPI_TransmitReceive.part.3+0x42>
    errorcode = HAL_BUSY;
 800f96e:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800f970:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800f972:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800f974:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f978:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800f97c:	b003      	add	sp, #12
 800f97e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800f982:	68a1      	ldr	r1, [r4, #8]
 800f984:	2900      	cmp	r1, #0
 800f986:	d1f2      	bne.n	800f96e <HAL_SPI_TransmitReceive.part.3+0x2e>
 800f988:	2b04      	cmp	r3, #4
 800f98a:	d1f0      	bne.n	800f96e <HAL_SPI_TransmitReceive.part.3+0x2e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800f98c:	2f00      	cmp	r7, #0
 800f98e:	d064      	beq.n	800fa5a <HAL_SPI_TransmitReceive.part.3+0x11a>
 800f990:	f1b9 0f00 	cmp.w	r9, #0
 800f994:	d061      	beq.n	800fa5a <HAL_SPI_TransmitReceive.part.3+0x11a>
 800f996:	f1b8 0f00 	cmp.w	r8, #0
 800f99a:	d05e      	beq.n	800fa5a <HAL_SPI_TransmitReceive.part.3+0x11a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f99c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f9a0:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f9a2:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f9a6:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800f9a8:	bf1c      	itt	ne
 800f9aa:	2305      	movne	r3, #5
 800f9ac:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f9b0:	2300      	movs	r3, #0
 800f9b2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800f9b4:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800f9b8:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f9bc:	6808      	ldr	r0, [r1, #0]
  hspi->RxXferSize  = Size;
 800f9be:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f9c2:	0640      	lsls	r0, r0, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f9c4:	6327      	str	r7, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800f9c6:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800f9ca:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f9ce:	d546      	bpl.n	800fa5e <HAL_SPI_TransmitReceive.part.3+0x11e>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f9d0:	68e3      	ldr	r3, [r4, #12]
 800f9d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f9d6:	d056      	beq.n	800fa86 <HAL_SPI_TransmitReceive.part.3+0x146>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f9d8:	2a00      	cmp	r2, #0
 800f9da:	d145      	bne.n	800fa68 <HAL_SPI_TransmitReceive.part.3+0x128>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f9dc:	783b      	ldrb	r3, [r7, #0]
 800f9de:	730b      	strb	r3, [r1, #12]
      hspi->TxXferCount--;
 800f9e0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9e2:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800f9e4:	3b01      	subs	r3, #1
 800f9e6:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9e8:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800f9ea:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f9ec:	6322      	str	r2, [r4, #48]	; 0x30
        txallowed = 1U;
 800f9ee:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f9f0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800f9f2:	b29b      	uxth	r3, r3
 800f9f4:	b91b      	cbnz	r3, 800f9fe <HAL_SPI_TransmitReceive.part.3+0xbe>
 800f9f6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800f9f8:	b29b      	uxth	r3, r3
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d038      	beq.n	800fa70 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f9fe:	6823      	ldr	r3, [r4, #0]
 800fa00:	689a      	ldr	r2, [r3, #8]
 800fa02:	0791      	lsls	r1, r2, #30
 800fa04:	d50f      	bpl.n	800fa26 <HAL_SPI_TransmitReceive.part.3+0xe6>
 800fa06:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800fa08:	b292      	uxth	r2, r2
 800fa0a:	b162      	cbz	r2, 800fa26 <HAL_SPI_TransmitReceive.part.3+0xe6>
 800fa0c:	b15f      	cbz	r7, 800fa26 <HAL_SPI_TransmitReceive.part.3+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800fa0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fa10:	7812      	ldrb	r2, [r2, #0]
 800fa12:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800fa14:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800fa16:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fa18:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 800fa1a:	3a01      	subs	r2, #1
 800fa1c:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 800fa1e:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800fa20:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800fa22:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800fa24:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fa26:	689a      	ldr	r2, [r3, #8]
 800fa28:	07d2      	lsls	r2, r2, #31
 800fa2a:	d50d      	bpl.n	800fa48 <HAL_SPI_TransmitReceive.part.3+0x108>
 800fa2c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800fa2e:	b292      	uxth	r2, r2
 800fa30:	b152      	cbz	r2, 800fa48 <HAL_SPI_TransmitReceive.part.3+0x108>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800fa32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fa34:	68db      	ldr	r3, [r3, #12]
 800fa36:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800fa38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800fa3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fa3c:	3b01      	subs	r3, #1
 800fa3e:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 800fa40:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 800fa42:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800fa44:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800fa46:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800fa48:	f7fe fcbc 	bl	800e3c4 <HAL_GetTick>
 800fa4c:	1b80      	subs	r0, r0, r6
 800fa4e:	4285      	cmp	r5, r0
 800fa50:	d8ce      	bhi.n	800f9f0 <HAL_SPI_TransmitReceive.part.3+0xb0>
 800fa52:	1c6b      	adds	r3, r5, #1
 800fa54:	d0cc      	beq.n	800f9f0 <HAL_SPI_TransmitReceive.part.3+0xb0>
        errorcode = HAL_TIMEOUT;
 800fa56:	2003      	movs	r0, #3
 800fa58:	e78a      	b.n	800f970 <HAL_SPI_TransmitReceive.part.3+0x30>
    errorcode = HAL_ERROR;
 800fa5a:	2001      	movs	r0, #1
 800fa5c:	e788      	b.n	800f970 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_ENABLE(hspi);
 800fa5e:	680b      	ldr	r3, [r1, #0]
 800fa60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa64:	600b      	str	r3, [r1, #0]
 800fa66:	e7b3      	b.n	800f9d0 <HAL_SPI_TransmitReceive.part.3+0x90>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa68:	f1b8 0f01 	cmp.w	r8, #1
 800fa6c:	d1bf      	bne.n	800f9ee <HAL_SPI_TransmitReceive.part.3+0xae>
 800fa6e:	e7b5      	b.n	800f9dc <HAL_SPI_TransmitReceive.part.3+0x9c>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fa70:	4632      	mov	r2, r6
 800fa72:	4629      	mov	r1, r5
 800fa74:	4620      	mov	r0, r4
 800fa76:	f7ff ff31 	bl	800f8dc <SPI_EndRxTxTransaction>
 800fa7a:	2800      	cmp	r0, #0
 800fa7c:	d043      	beq.n	800fb06 <HAL_SPI_TransmitReceive.part.3+0x1c6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fa7e:	2320      	movs	r3, #32
 800fa80:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 800fa82:	2001      	movs	r0, #1
 800fa84:	e774      	b.n	800f970 <HAL_SPI_TransmitReceive.part.3+0x30>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fa86:	2a00      	cmp	r2, #0
 800fa88:	d034      	beq.n	800faf4 <HAL_SPI_TransmitReceive.part.3+0x1b4>
 800fa8a:	f1b8 0f01 	cmp.w	r8, #1
 800fa8e:	d031      	beq.n	800faf4 <HAL_SPI_TransmitReceive.part.3+0x1b4>
        txallowed = 1U;
 800fa90:	2701      	movs	r7, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800fa92:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fa94:	b29b      	uxth	r3, r3
 800fa96:	b91b      	cbnz	r3, 800faa0 <HAL_SPI_TransmitReceive.part.3+0x160>
 800fa98:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800fa9a:	b29b      	uxth	r3, r3
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d0e7      	beq.n	800fa70 <HAL_SPI_TransmitReceive.part.3+0x130>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800faa0:	6823      	ldr	r3, [r4, #0]
 800faa2:	689a      	ldr	r2, [r3, #8]
 800faa4:	0791      	lsls	r1, r2, #30
 800faa6:	d50d      	bpl.n	800fac4 <HAL_SPI_TransmitReceive.part.3+0x184>
 800faa8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800faaa:	b292      	uxth	r2, r2
 800faac:	b152      	cbz	r2, 800fac4 <HAL_SPI_TransmitReceive.part.3+0x184>
 800faae:	b14f      	cbz	r7, 800fac4 <HAL_SPI_TransmitReceive.part.3+0x184>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fab0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800fab2:	f831 2b02 	ldrh.w	r2, [r1], #2
 800fab6:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800fab8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800faba:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fabc:	3a01      	subs	r2, #1
 800fabe:	b292      	uxth	r2, r2
 800fac0:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 800fac2:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800fac4:	689a      	ldr	r2, [r3, #8]
 800fac6:	07d2      	lsls	r2, r2, #31
 800fac8:	d50c      	bpl.n	800fae4 <HAL_SPI_TransmitReceive.part.3+0x1a4>
 800faca:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800facc:	b292      	uxth	r2, r2
 800face:	b14a      	cbz	r2, 800fae4 <HAL_SPI_TransmitReceive.part.3+0x1a4>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fad0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fad2:	68db      	ldr	r3, [r3, #12]
 800fad4:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800fad8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fada:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fadc:	3b01      	subs	r3, #1
 800fade:	b29b      	uxth	r3, r3
 800fae0:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800fae2:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800fae4:	f7fe fc6e 	bl	800e3c4 <HAL_GetTick>
 800fae8:	1b80      	subs	r0, r0, r6
 800faea:	42a8      	cmp	r0, r5
 800faec:	d3d1      	bcc.n	800fa92 <HAL_SPI_TransmitReceive.part.3+0x152>
 800faee:	1c68      	adds	r0, r5, #1
 800faf0:	d0cf      	beq.n	800fa92 <HAL_SPI_TransmitReceive.part.3+0x152>
 800faf2:	e7b0      	b.n	800fa56 <HAL_SPI_TransmitReceive.part.3+0x116>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800faf4:	f837 3b02 	ldrh.w	r3, [r7], #2
 800faf8:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 800fafa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fafc:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fafe:	3b01      	subs	r3, #1
 800fb00:	b29b      	uxth	r3, r3
 800fb02:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fb04:	e7c4      	b.n	800fa90 <HAL_SPI_TransmitReceive.part.3+0x150>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fb06:	68a3      	ldr	r3, [r4, #8]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	f47f af31 	bne.w	800f970 <HAL_SPI_TransmitReceive.part.3+0x30>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fb0e:	6823      	ldr	r3, [r4, #0]
 800fb10:	9001      	str	r0, [sp, #4]
 800fb12:	68da      	ldr	r2, [r3, #12]
 800fb14:	9201      	str	r2, [sp, #4]
 800fb16:	689b      	ldr	r3, [r3, #8]
 800fb18:	9301      	str	r3, [sp, #4]
 800fb1a:	9b01      	ldr	r3, [sp, #4]
 800fb1c:	e728      	b.n	800f970 <HAL_SPI_TransmitReceive.part.3+0x30>
 800fb1e:	bf00      	nop

0800fb20 <HAL_SPI_Init>:
  if (hspi == NULL)
 800fb20:	2800      	cmp	r0, #0
 800fb22:	d03b      	beq.n	800fb9c <HAL_SPI_Init+0x7c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fb24:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fb28:	2300      	movs	r3, #0
{
 800fb2a:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fb2c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 800fb30:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fb32:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800fb34:	b362      	cbz	r2, 800fb90 <HAL_SPI_Init+0x70>
 800fb36:	4618      	mov	r0, r3
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb38:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fb3c:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 800fb40:	432b      	orrs	r3, r5
 800fb42:	4313      	orrs	r3, r2
 800fb44:	6962      	ldr	r2, [r4, #20]
 800fb46:	69e5      	ldr	r5, [r4, #28]
 800fb48:	6a26      	ldr	r6, [r4, #32]
 800fb4a:	430b      	orrs	r3, r1
 800fb4c:	4313      	orrs	r3, r2
 800fb4e:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 800fb50:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb52:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 800fb54:	2502      	movs	r5, #2
 800fb56:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb5a:	4333      	orrs	r3, r6
 800fb5c:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 800fb60:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb62:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fb64:	0c12      	lsrs	r2, r2, #16
 800fb66:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fb68:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb6c:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fb6e:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 800fb70:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 800fb74:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800fb76:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800fb78:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb7a:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb7c:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 800fb82:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fb84:	61cb      	str	r3, [r1, #28]
  return HAL_OK;
 800fb86:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fb88:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800fb8a:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 800fb8e:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 800fb90:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800fb94:	f7fc fea0 	bl	800c8d8 <HAL_SPI_MspInit>
 800fb98:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800fb9a:	e7cd      	b.n	800fb38 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 800fb9c:	2001      	movs	r0, #1
}
 800fb9e:	4770      	bx	lr

0800fba0 <HAL_SPI_Transmit>:
{
 800fba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hspi);
 800fba4:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800fba8:	2c01      	cmp	r4, #1
{
 800fbaa:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800fbac:	d073      	beq.n	800fc96 <HAL_SPI_Transmit+0xf6>
 800fbae:	461d      	mov	r5, r3
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 800fbb6:	4604      	mov	r4, r0
 800fbb8:	4617      	mov	r7, r2
 800fbba:	4688      	mov	r8, r1
  tickstart = HAL_GetTick();
 800fbbc:	f7fe fc02 	bl	800e3c4 <HAL_GetTick>
 800fbc0:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fbc2:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800fbc6:	b2c0      	uxtb	r0, r0
 800fbc8:	2801      	cmp	r0, #1
 800fbca:	d009      	beq.n	800fbe0 <HAL_SPI_Transmit+0x40>
    errorcode = HAL_BUSY;
 800fbcc:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fbce:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fbd0:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fbd2:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fbd6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fbda:	b002      	add	sp, #8
 800fbdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800fbe0:	f1b8 0f00 	cmp.w	r8, #0
 800fbe4:	d0f3      	beq.n	800fbce <HAL_SPI_Transmit+0x2e>
 800fbe6:	2f00      	cmp	r7, #0
 800fbe8:	d0f1      	beq.n	800fbce <HAL_SPI_Transmit+0x2e>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fbea:	68a2      	ldr	r2, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800fbec:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fbf0:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fbf2:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fbf4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fbf8:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800fbfc:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fbfe:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxXferSize  = 0U;
 800fc00:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800fc02:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 800fc06:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800fc08:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxXferCount = 0U;
 800fc0a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800fc0c:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fc0e:	d103      	bne.n	800fc18 <HAL_SPI_Transmit+0x78>
    SPI_1LINE_TX(hspi);
 800fc10:	681a      	ldr	r2, [r3, #0]
 800fc12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800fc16:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fc18:	681a      	ldr	r2, [r3, #0]
 800fc1a:	0652      	lsls	r2, r2, #25
 800fc1c:	d53f      	bpl.n	800fc9e <HAL_SPI_Transmit+0xfe>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800fc1e:	68e2      	ldr	r2, [r4, #12]
 800fc20:	6861      	ldr	r1, [r4, #4]
 800fc22:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800fc26:	d04b      	beq.n	800fcc0 <HAL_SPI_Transmit+0x120>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fc28:	2900      	cmp	r1, #0
 800fc2a:	d13d      	bne.n	800fca8 <HAL_SPI_Transmit+0x108>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fc2c:	f898 2000 	ldrb.w	r2, [r8]
 800fc30:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 800fc32:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc34:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fc36:	3b01      	subs	r3, #1
 800fc38:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc3a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800fc3c:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc3e:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800fc40:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fc42:	b29b      	uxth	r3, r3
 800fc44:	b18b      	cbz	r3, 800fc6a <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fc46:	6823      	ldr	r3, [r4, #0]
 800fc48:	689a      	ldr	r2, [r3, #8]
 800fc4a:	0792      	lsls	r2, r2, #30
 800fc4c:	d52f      	bpl.n	800fcae <HAL_SPI_Transmit+0x10e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800fc4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fc50:	7812      	ldrb	r2, [r2, #0]
 800fc52:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800fc54:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc56:	6b21      	ldr	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fc58:	3b01      	subs	r3, #1
 800fc5a:	b29b      	uxth	r3, r3
 800fc5c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800fc5e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc60:	3101      	adds	r1, #1
    while (hspi->TxXferCount > 0U)
 800fc62:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800fc64:	6321      	str	r1, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d1ed      	bne.n	800fc46 <HAL_SPI_Transmit+0xa6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fc6a:	4632      	mov	r2, r6
 800fc6c:	4629      	mov	r1, r5
 800fc6e:	4620      	mov	r0, r4
 800fc70:	f7ff fe34 	bl	800f8dc <SPI_EndRxTxTransaction>
 800fc74:	b108      	cbz	r0, 800fc7a <HAL_SPI_Transmit+0xda>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fc76:	2320      	movs	r3, #32
 800fc78:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800fc7a:	68a3      	ldr	r3, [r4, #8]
 800fc7c:	b933      	cbnz	r3, 800fc8c <HAL_SPI_Transmit+0xec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fc7e:	6822      	ldr	r2, [r4, #0]
 800fc80:	9301      	str	r3, [sp, #4]
 800fc82:	68d3      	ldr	r3, [r2, #12]
 800fc84:	9301      	str	r3, [sp, #4]
 800fc86:	6893      	ldr	r3, [r2, #8]
 800fc88:	9301      	str	r3, [sp, #4]
 800fc8a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fc8c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800fc8e:	3000      	adds	r0, #0
 800fc90:	bf18      	it	ne
 800fc92:	2001      	movne	r0, #1
error:
 800fc94:	e79b      	b.n	800fbce <HAL_SPI_Transmit+0x2e>
  __HAL_LOCK(hspi);
 800fc96:	2002      	movs	r0, #2
}
 800fc98:	b002      	add	sp, #8
 800fc9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 800fc9e:	681a      	ldr	r2, [r3, #0]
 800fca0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fca4:	601a      	str	r2, [r3, #0]
 800fca6:	e7ba      	b.n	800fc1e <HAL_SPI_Transmit+0x7e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fca8:	2f01      	cmp	r7, #1
 800fcaa:	d1c9      	bne.n	800fc40 <HAL_SPI_Transmit+0xa0>
 800fcac:	e7be      	b.n	800fc2c <HAL_SPI_Transmit+0x8c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcae:	f7fe fb89 	bl	800e3c4 <HAL_GetTick>
 800fcb2:	1b80      	subs	r0, r0, r6
 800fcb4:	42a8      	cmp	r0, r5
 800fcb6:	d3c3      	bcc.n	800fc40 <HAL_SPI_Transmit+0xa0>
 800fcb8:	1c6b      	adds	r3, r5, #1
 800fcba:	d0c1      	beq.n	800fc40 <HAL_SPI_Transmit+0xa0>
          errorcode = HAL_TIMEOUT;
 800fcbc:	2003      	movs	r0, #3
 800fcbe:	e786      	b.n	800fbce <HAL_SPI_Transmit+0x2e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800fcc0:	b311      	cbz	r1, 800fd08 <HAL_SPI_Transmit+0x168>
 800fcc2:	2f01      	cmp	r7, #1
 800fcc4:	d020      	beq.n	800fd08 <HAL_SPI_Transmit+0x168>
    while (hspi->TxXferCount > 0U)
 800fcc6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fcc8:	b29b      	uxth	r3, r3
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d0cd      	beq.n	800fc6a <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fcce:	6823      	ldr	r3, [r4, #0]
 800fcd0:	689a      	ldr	r2, [r3, #8]
 800fcd2:	0790      	lsls	r0, r2, #30
 800fcd4:	d510      	bpl.n	800fcf8 <HAL_SPI_Transmit+0x158>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fcd6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800fcd8:	f832 1b02 	ldrh.w	r1, [r2], #2
 800fcdc:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 800fcde:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800fce0:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800fce2:	3b01      	subs	r3, #1
 800fce4:	b29b      	uxth	r3, r3
 800fce6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800fce8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800fcea:	b29b      	uxth	r3, r3
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d0bc      	beq.n	800fc6a <HAL_SPI_Transmit+0xca>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800fcf0:	6823      	ldr	r3, [r4, #0]
 800fcf2:	689a      	ldr	r2, [r3, #8]
 800fcf4:	0790      	lsls	r0, r2, #30
 800fcf6:	d4ee      	bmi.n	800fcd6 <HAL_SPI_Transmit+0x136>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fcf8:	f7fe fb64 	bl	800e3c4 <HAL_GetTick>
 800fcfc:	1b80      	subs	r0, r0, r6
 800fcfe:	42a8      	cmp	r0, r5
 800fd00:	d3e1      	bcc.n	800fcc6 <HAL_SPI_Transmit+0x126>
 800fd02:	1c69      	adds	r1, r5, #1
 800fd04:	d0df      	beq.n	800fcc6 <HAL_SPI_Transmit+0x126>
 800fd06:	e7d9      	b.n	800fcbc <HAL_SPI_Transmit+0x11c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800fd08:	4641      	mov	r1, r8
 800fd0a:	f831 2b02 	ldrh.w	r2, [r1], #2
 800fd0e:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800fd10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800fd12:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800fd14:	3b01      	subs	r3, #1
 800fd16:	b29b      	uxth	r3, r3
 800fd18:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fd1a:	e7d4      	b.n	800fcc6 <HAL_SPI_Transmit+0x126>

0800fd1c <HAL_SPI_Receive>:
{
 800fd1c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 800fd20:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fd22:	6842      	ldr	r2, [r0, #4]
 800fd24:	f890 5050 	ldrb.w	r5, [r0, #80]	; 0x50
 800fd28:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 800fd2c:	b082      	sub	sp, #8
 800fd2e:	4604      	mov	r4, r0
 800fd30:	461f      	mov	r7, r3
 800fd32:	4689      	mov	r9, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fd34:	d016      	beq.n	800fd64 <HAL_SPI_Receive+0x48>
  __HAL_LOCK(hspi);
 800fd36:	2d01      	cmp	r5, #1
 800fd38:	d024      	beq.n	800fd84 <HAL_SPI_Receive+0x68>
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800fd40:	f7fe fb40 	bl	800e3c4 <HAL_GetTick>
 800fd44:	4605      	mov	r5, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800fd46:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800fd4a:	b2c0      	uxtb	r0, r0
 800fd4c:	2801      	cmp	r0, #1
 800fd4e:	d01d      	beq.n	800fd8c <HAL_SPI_Receive+0x70>
    errorcode = HAL_BUSY;
 800fd50:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800fd52:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800fd54:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800fd56:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800fd5a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800fd5e:	b002      	add	sp, #8
 800fd60:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800fd64:	6883      	ldr	r3, [r0, #8]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d1e5      	bne.n	800fd36 <HAL_SPI_Receive+0x1a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fd6a:	2304      	movs	r3, #4
  __HAL_LOCK(hspi);
 800fd6c:	2d01      	cmp	r5, #1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800fd6e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_LOCK(hspi);
 800fd72:	d007      	beq.n	800fd84 <HAL_SPI_Receive+0x68>
 800fd74:	9700      	str	r7, [sp, #0]
 800fd76:	4633      	mov	r3, r6
 800fd78:	460a      	mov	r2, r1
 800fd7a:	f7ff fde1 	bl	800f940 <HAL_SPI_TransmitReceive.part.3>
}
 800fd7e:	b002      	add	sp, #8
 800fd80:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  __HAL_LOCK(hspi);
 800fd84:	2002      	movs	r0, #2
}
 800fd86:	b002      	add	sp, #8
 800fd88:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 800fd8c:	f1b9 0f00 	cmp.w	r9, #0
 800fd90:	d0df      	beq.n	800fd52 <HAL_SPI_Receive+0x36>
 800fd92:	2e00      	cmp	r6, #0
 800fd94:	d0dd      	beq.n	800fd52 <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fd96:	68a2      	ldr	r2, [r4, #8]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fd98:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fd9c:	2304      	movs	r3, #4
 800fd9e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fda2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fda6:	f04f 0300 	mov.w	r3, #0
 800fdaa:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800fdac:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800fdae:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxISR       = NULL;
 800fdb0:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800fdb4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800fdb6:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800fdb8:	86e3      	strh	r3, [r4, #54]	; 0x36
 800fdba:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fdbc:	d050      	beq.n	800fe60 <HAL_SPI_Receive+0x144>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800fdbe:	681a      	ldr	r2, [r3, #0]
 800fdc0:	0656      	lsls	r6, r2, #25
 800fdc2:	d403      	bmi.n	800fdcc <HAL_SPI_Receive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 800fdc4:	681a      	ldr	r2, [r3, #0]
 800fdc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fdca:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800fdcc:	68e3      	ldr	r3, [r4, #12]
 800fdce:	bb43      	cbnz	r3, 800fe22 <HAL_SPI_Receive+0x106>
    while (hspi->RxXferCount > 0U)
 800fdd0:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fdd2:	b289      	uxth	r1, r1
 800fdd4:	b189      	cbz	r1, 800fdfa <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fdd6:	6823      	ldr	r3, [r4, #0]
 800fdd8:	689a      	ldr	r2, [r3, #8]
 800fdda:	07d0      	lsls	r0, r2, #31
 800fddc:	d537      	bpl.n	800fe4e <HAL_SPI_Receive+0x132>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800fdde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fde0:	7b1b      	ldrb	r3, [r3, #12]
 800fde2:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800fde4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fde6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fde8:	3b01      	subs	r3, #1
 800fdea:	b29b      	uxth	r3, r3
 800fdec:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800fdee:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fdf0:	3201      	adds	r2, #1
    while (hspi->RxXferCount > 0U)
 800fdf2:	b289      	uxth	r1, r1
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800fdf4:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800fdf6:	2900      	cmp	r1, #0
 800fdf8:	d1ed      	bne.n	800fdd6 <HAL_SPI_Receive+0xba>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800fdfa:	462a      	mov	r2, r5
 800fdfc:	4639      	mov	r1, r7
 800fdfe:	4620      	mov	r0, r4
 800fe00:	f7ff fd38 	bl	800f874 <SPI_EndRxTransaction>
 800fe04:	b108      	cbz	r0, 800fe0a <HAL_SPI_Receive+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800fe06:	2320      	movs	r3, #32
 800fe08:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fe0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800fe0c:	3000      	adds	r0, #0
 800fe0e:	bf18      	it	ne
 800fe10:	2001      	movne	r0, #1
error :
 800fe12:	e79e      	b.n	800fd52 <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe14:	f7fe fad6 	bl	800e3c4 <HAL_GetTick>
 800fe18:	1b40      	subs	r0, r0, r5
 800fe1a:	42b8      	cmp	r0, r7
 800fe1c:	d301      	bcc.n	800fe22 <HAL_SPI_Receive+0x106>
 800fe1e:	1c7b      	adds	r3, r7, #1
 800fe20:	d11c      	bne.n	800fe5c <HAL_SPI_Receive+0x140>
    while (hspi->RxXferCount > 0U)
 800fe22:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fe24:	b289      	uxth	r1, r1
 800fe26:	2900      	cmp	r1, #0
 800fe28:	d0e7      	beq.n	800fdfa <HAL_SPI_Receive+0xde>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800fe2a:	6823      	ldr	r3, [r4, #0]
 800fe2c:	689a      	ldr	r2, [r3, #8]
 800fe2e:	07d2      	lsls	r2, r2, #31
 800fe30:	d5f0      	bpl.n	800fe14 <HAL_SPI_Receive+0xf8>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800fe32:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800fe34:	68db      	ldr	r3, [r3, #12]
 800fe36:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800fe3a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800fe3c:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800fe3e:	3b01      	subs	r3, #1
 800fe40:	b29b      	uxth	r3, r3
 800fe42:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 800fe44:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800fe46:	b289      	uxth	r1, r1
 800fe48:	2900      	cmp	r1, #0
 800fe4a:	d1ee      	bne.n	800fe2a <HAL_SPI_Receive+0x10e>
 800fe4c:	e7d5      	b.n	800fdfa <HAL_SPI_Receive+0xde>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fe4e:	f7fe fab9 	bl	800e3c4 <HAL_GetTick>
 800fe52:	1b40      	subs	r0, r0, r5
 800fe54:	42b8      	cmp	r0, r7
 800fe56:	d3bb      	bcc.n	800fdd0 <HAL_SPI_Receive+0xb4>
 800fe58:	1c79      	adds	r1, r7, #1
 800fe5a:	d0b9      	beq.n	800fdd0 <HAL_SPI_Receive+0xb4>
          errorcode = HAL_TIMEOUT;
 800fe5c:	2003      	movs	r0, #3
 800fe5e:	e778      	b.n	800fd52 <HAL_SPI_Receive+0x36>
    SPI_1LINE_RX(hspi);
 800fe60:	681a      	ldr	r2, [r3, #0]
 800fe62:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fe66:	601a      	str	r2, [r3, #0]
 800fe68:	e7a9      	b.n	800fdbe <HAL_SPI_Receive+0xa2>
 800fe6a:	bf00      	nop

0800fe6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fe6c:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fe6e:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fe70:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800fe72:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fe74:	4d14      	ldr	r5, [pc, #80]	; (800fec8 <TIM_OC1_SetConfig+0x5c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fe76:	f024 0401 	bic.w	r4, r4, #1
 800fe7a:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800fe7c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800fe7e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800fe80:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800fe82:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fe86:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fe8a:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 800fe8c:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800fe90:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fe94:	d00a      	beq.n	800feac <TIM_OC1_SetConfig+0x40>
 800fe96:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fe9a:	42a8      	cmp	r0, r5
 800fe9c:	d006      	beq.n	800feac <TIM_OC1_SetConfig+0x40>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fe9e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800fea0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800fea2:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800fea4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800fea6:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800fea8:	6203      	str	r3, [r0, #32]
}
 800feaa:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 800feac:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800feae:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800feb2:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800feb4:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800feb8:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800febc:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800febe:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800fec2:	432c      	orrs	r4, r5
 800fec4:	e7eb      	b.n	800fe9e <TIM_OC1_SetConfig+0x32>
 800fec6:	bf00      	nop
 800fec8:	40010000 	.word	0x40010000

0800fecc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fecc:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fece:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800fed0:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800fed2:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fed4:	4d15      	ldr	r5, [pc, #84]	; (800ff2c <TIM_OC3_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800fed6:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800feda:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800fedc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800fede:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800fee0:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800fee2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800fee6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800feea:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800feec:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800fef0:	ea42 0206 	orr.w	r2, r2, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800fef4:	d00a      	beq.n	800ff0c <TIM_OC3_SetConfig+0x40>
 800fef6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800fefa:	42a8      	cmp	r0, r5
 800fefc:	d006      	beq.n	800ff0c <TIM_OC3_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800fefe:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ff00:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800ff02:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800ff04:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 800ff06:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800ff08:	6203      	str	r3, [r0, #32]
}
 800ff0a:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ff0c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800ff0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ff12:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ff16:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ff1a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ff1e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 800ff20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ff24:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 800ff28:	e7e9      	b.n	800fefe <TIM_OC3_SetConfig+0x32>
 800ff2a:	bf00      	nop
 800ff2c:	40010000 	.word	0x40010000

0800ff30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ff30:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ff32:	6a04      	ldr	r4, [r0, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ff34:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ff36:	680e      	ldr	r6, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff38:	4d10      	ldr	r5, [pc, #64]	; (800ff7c <TIM_OC4_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ff3a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800ff3e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800ff40:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800ff42:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800ff44:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800ff46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ff4a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff4e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ff50:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ff54:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ff58:	d00a      	beq.n	800ff70 <TIM_OC4_SetConfig+0x40>
 800ff5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800ff5e:	42a8      	cmp	r0, r5
 800ff60:	d006      	beq.n	800ff70 <TIM_OC4_SetConfig+0x40>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ff62:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800ff64:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800ff66:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800ff68:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 800ff6a:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800ff6c:	6203      	str	r3, [r0, #32]
}
 800ff6e:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ff70:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ff72:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ff76:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800ff7a:	e7f2      	b.n	800ff62 <TIM_OC4_SetConfig+0x32>
 800ff7c:	40010000 	.word	0x40010000

0800ff80 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ff80:	6803      	ldr	r3, [r0, #0]
 800ff82:	68da      	ldr	r2, [r3, #12]
 800ff84:	f042 0201 	orr.w	r2, r2, #1
 800ff88:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ff8a:	689a      	ldr	r2, [r3, #8]
 800ff8c:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ff90:	2a06      	cmp	r2, #6
 800ff92:	d003      	beq.n	800ff9c <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 800ff94:	681a      	ldr	r2, [r3, #0]
 800ff96:	f042 0201 	orr.w	r2, r2, #1
 800ff9a:	601a      	str	r2, [r3, #0]
}
 800ff9c:	2000      	movs	r0, #0
 800ff9e:	4770      	bx	lr

0800ffa0 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ffa0:	6803      	ldr	r3, [r0, #0]
 800ffa2:	68da      	ldr	r2, [r3, #12]
 800ffa4:	f022 0201 	bic.w	r2, r2, #1
 800ffa8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 800ffaa:	6a19      	ldr	r1, [r3, #32]
 800ffac:	f241 1211 	movw	r2, #4369	; 0x1111
 800ffb0:	4211      	tst	r1, r2
 800ffb2:	d108      	bne.n	800ffc6 <HAL_TIM_Base_Stop_IT+0x26>
 800ffb4:	6a19      	ldr	r1, [r3, #32]
 800ffb6:	f240 4244 	movw	r2, #1092	; 0x444
 800ffba:	4211      	tst	r1, r2
 800ffbc:	d103      	bne.n	800ffc6 <HAL_TIM_Base_Stop_IT+0x26>
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	f022 0201 	bic.w	r2, r2, #1
 800ffc4:	601a      	str	r2, [r3, #0]
}
 800ffc6:	2000      	movs	r0, #0
 800ffc8:	4770      	bx	lr
 800ffca:	bf00      	nop

0800ffcc <HAL_TIM_OC_MspInit>:
 800ffcc:	4770      	bx	lr
 800ffce:	bf00      	nop

0800ffd0 <HAL_TIM_OC_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ffd0:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ffd2:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ffd4:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ffd6:	f001 011f 	and.w	r1, r1, #31
 800ffda:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 800ffde:	ea20 0001 	bic.w	r0, r0, r1
{
 800ffe2:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 800ffe4:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ffe6:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ffe8:	4c0c      	ldr	r4, [pc, #48]	; (801001c <HAL_TIM_OC_Start+0x4c>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ffea:	4311      	orrs	r1, r2
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ffec:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ffee:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fff0:	d00f      	beq.n	8010012 <HAL_TIM_OC_Start+0x42>
 800fff2:	4a0b      	ldr	r2, [pc, #44]	; (8010020 <HAL_TIM_OC_Start+0x50>)
 800fff4:	4293      	cmp	r3, r2
 800fff6:	d00c      	beq.n	8010012 <HAL_TIM_OC_Start+0x42>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fff8:	689a      	ldr	r2, [r3, #8]
 800fffa:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fffe:	2a06      	cmp	r2, #6
 8010000:	d003      	beq.n	801000a <HAL_TIM_OC_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8010002:	681a      	ldr	r2, [r3, #0]
 8010004:	f042 0201 	orr.w	r2, r2, #1
 8010008:	601a      	str	r2, [r3, #0]
}
 801000a:	2000      	movs	r0, #0
 801000c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010010:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8010012:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010014:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010018:	645a      	str	r2, [r3, #68]	; 0x44
 801001a:	e7ed      	b.n	800fff8 <HAL_TIM_OC_Start+0x28>
 801001c:	40010000 	.word	0x40010000
 8010020:	40010400 	.word	0x40010400

08010024 <HAL_TIM_OC_Start_IT>:
{
 8010024:	b410      	push	{r4}
 8010026:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8010028:	290c      	cmp	r1, #12
 801002a:	d80c      	bhi.n	8010046 <HAL_TIM_OC_Start_IT+0x22>
 801002c:	e8df f001 	tbb	[pc, r1]
 8010030:	0b0b0b07 	.word	0x0b0b0b07
 8010034:	0b0b0b39 	.word	0x0b0b0b39
 8010038:	0b0b0b34 	.word	0x0b0b0b34
 801003c:	2f          	.byte	0x2f
 801003d:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801003e:	68da      	ldr	r2, [r3, #12]
 8010040:	f042 0202 	orr.w	r2, r2, #2
 8010044:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 8010046:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010048:	4c18      	ldr	r4, [pc, #96]	; (80100ac <HAL_TIM_OC_Start_IT+0x88>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801004a:	f001 021f 	and.w	r2, r1, #31
 801004e:	2101      	movs	r1, #1
 8010050:	4091      	lsls	r1, r2
  TIMx->CCER &= ~tmp;
 8010052:	ea20 0001 	bic.w	r0, r0, r1
 8010056:	6218      	str	r0, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010058:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801005a:	42a3      	cmp	r3, r4
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801005c:	ea41 0102 	orr.w	r1, r1, r2
 8010060:	6219      	str	r1, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010062:	d00f      	beq.n	8010084 <HAL_TIM_OC_Start_IT+0x60>
 8010064:	4a12      	ldr	r2, [pc, #72]	; (80100b0 <HAL_TIM_OC_Start_IT+0x8c>)
 8010066:	4293      	cmp	r3, r2
 8010068:	d00c      	beq.n	8010084 <HAL_TIM_OC_Start_IT+0x60>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801006a:	689a      	ldr	r2, [r3, #8]
 801006c:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010070:	2a06      	cmp	r2, #6
 8010072:	d003      	beq.n	801007c <HAL_TIM_OC_Start_IT+0x58>
    __HAL_TIM_ENABLE(htim);
 8010074:	681a      	ldr	r2, [r3, #0]
 8010076:	f042 0201 	orr.w	r2, r2, #1
 801007a:	601a      	str	r2, [r3, #0]
}
 801007c:	2000      	movs	r0, #0
 801007e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010082:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8010084:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010086:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801008a:	645a      	str	r2, [r3, #68]	; 0x44
 801008c:	e7ed      	b.n	801006a <HAL_TIM_OC_Start_IT+0x46>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 801008e:	68da      	ldr	r2, [r3, #12]
 8010090:	f042 0210 	orr.w	r2, r2, #16
 8010094:	60da      	str	r2, [r3, #12]
      break;
 8010096:	e7d6      	b.n	8010046 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010098:	68da      	ldr	r2, [r3, #12]
 801009a:	f042 0208 	orr.w	r2, r2, #8
 801009e:	60da      	str	r2, [r3, #12]
      break;
 80100a0:	e7d1      	b.n	8010046 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80100a2:	68da      	ldr	r2, [r3, #12]
 80100a4:	f042 0204 	orr.w	r2, r2, #4
 80100a8:	60da      	str	r2, [r3, #12]
      break;
 80100aa:	e7cc      	b.n	8010046 <HAL_TIM_OC_Start_IT+0x22>
 80100ac:	40010000 	.word	0x40010000
 80100b0:	40010400 	.word	0x40010400

080100b4 <HAL_TIM_OC_Stop_IT>:
{
 80100b4:	b410      	push	{r4}
 80100b6:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80100b8:	290c      	cmp	r1, #12
 80100ba:	d80c      	bhi.n	80100d6 <HAL_TIM_OC_Stop_IT+0x22>
 80100bc:	e8df f001 	tbb	[pc, r1]
 80100c0:	0b0b0b07 	.word	0x0b0b0b07
 80100c4:	0b0b0b47 	.word	0x0b0b0b47
 80100c8:	0b0b0b42 	.word	0x0b0b0b42
 80100cc:	3d          	.byte	0x3d
 80100cd:	00          	.byte	0x00
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80100ce:	68da      	ldr	r2, [r3, #12]
 80100d0:	f022 0202 	bic.w	r2, r2, #2
 80100d4:	60da      	str	r2, [r3, #12]
  TIMx->CCER &= ~tmp;
 80100d6:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80100d8:	4c1f      	ldr	r4, [pc, #124]	; (8010158 <HAL_TIM_OC_Stop_IT+0xa4>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80100da:	f001 011f 	and.w	r1, r1, #31
 80100de:	2001      	movs	r0, #1
 80100e0:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &= ~tmp;
 80100e4:	ea22 0101 	bic.w	r1, r2, r1
 80100e8:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80100ea:	6a1a      	ldr	r2, [r3, #32]
 80100ec:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80100ee:	42a3      	cmp	r3, r4
 80100f0:	d014      	beq.n	801011c <HAL_TIM_OC_Stop_IT+0x68>
 80100f2:	4a1a      	ldr	r2, [pc, #104]	; (801015c <HAL_TIM_OC_Stop_IT+0xa8>)
 80100f4:	4293      	cmp	r3, r2
 80100f6:	d011      	beq.n	801011c <HAL_TIM_OC_Stop_IT+0x68>
  __HAL_TIM_DISABLE(htim);
 80100f8:	6a19      	ldr	r1, [r3, #32]
 80100fa:	f241 1211 	movw	r2, #4369	; 0x1111
 80100fe:	4211      	tst	r1, r2
 8010100:	d108      	bne.n	8010114 <HAL_TIM_OC_Stop_IT+0x60>
 8010102:	6a19      	ldr	r1, [r3, #32]
 8010104:	f240 4244 	movw	r2, #1092	; 0x444
 8010108:	4211      	tst	r1, r2
 801010a:	d103      	bne.n	8010114 <HAL_TIM_OC_Stop_IT+0x60>
 801010c:	681a      	ldr	r2, [r3, #0]
 801010e:	f022 0201 	bic.w	r2, r2, #1
 8010112:	601a      	str	r2, [r3, #0]
}
 8010114:	2000      	movs	r0, #0
 8010116:	f85d 4b04 	ldr.w	r4, [sp], #4
 801011a:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 801011c:	6a19      	ldr	r1, [r3, #32]
 801011e:	f241 1211 	movw	r2, #4369	; 0x1111
 8010122:	4211      	tst	r1, r2
 8010124:	d1e8      	bne.n	80100f8 <HAL_TIM_OC_Stop_IT+0x44>
 8010126:	6a19      	ldr	r1, [r3, #32]
 8010128:	f240 4244 	movw	r2, #1092	; 0x444
 801012c:	4211      	tst	r1, r2
 801012e:	d1e3      	bne.n	80100f8 <HAL_TIM_OC_Stop_IT+0x44>
 8010130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010132:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8010136:	645a      	str	r2, [r3, #68]	; 0x44
 8010138:	e7de      	b.n	80100f8 <HAL_TIM_OC_Stop_IT+0x44>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 801013a:	68da      	ldr	r2, [r3, #12]
 801013c:	f022 0210 	bic.w	r2, r2, #16
 8010140:	60da      	str	r2, [r3, #12]
      break;
 8010142:	e7c8      	b.n	80100d6 <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8010144:	68da      	ldr	r2, [r3, #12]
 8010146:	f022 0208 	bic.w	r2, r2, #8
 801014a:	60da      	str	r2, [r3, #12]
      break;
 801014c:	e7c3      	b.n	80100d6 <HAL_TIM_OC_Stop_IT+0x22>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 801014e:	68da      	ldr	r2, [r3, #12]
 8010150:	f022 0204 	bic.w	r2, r2, #4
 8010154:	60da      	str	r2, [r3, #12]
      break;
 8010156:	e7be      	b.n	80100d6 <HAL_TIM_OC_Stop_IT+0x22>
 8010158:	40010000 	.word	0x40010000
 801015c:	40010400 	.word	0x40010400

08010160 <HAL_TIM_PWM_MspInit>:
 8010160:	4770      	bx	lr
 8010162:	bf00      	nop

08010164 <HAL_TIM_PWM_Start>:
 8010164:	f7ff bf34 	b.w	800ffd0 <HAL_TIM_OC_Start>

08010168 <HAL_TIM_PWM_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8010168:	6803      	ldr	r3, [r0, #0]
{
 801016a:	b430      	push	{r4, r5}
  TIMx->CCER &= ~tmp;
 801016c:	6a1a      	ldr	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801016e:	4c19      	ldr	r4, [pc, #100]	; (80101d4 <HAL_TIM_PWM_Stop+0x6c>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010170:	f001 051f 	and.w	r5, r1, #31
 8010174:	2101      	movs	r1, #1
 8010176:	40a9      	lsls	r1, r5
  TIMx->CCER &= ~tmp;
 8010178:	ea22 0101 	bic.w	r1, r2, r1
 801017c:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801017e:	6a1a      	ldr	r2, [r3, #32]
 8010180:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010182:	42a3      	cmp	r3, r4
 8010184:	d016      	beq.n	80101b4 <HAL_TIM_PWM_Stop+0x4c>
 8010186:	4a14      	ldr	r2, [pc, #80]	; (80101d8 <HAL_TIM_PWM_Stop+0x70>)
 8010188:	4293      	cmp	r3, r2
 801018a:	d013      	beq.n	80101b4 <HAL_TIM_PWM_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 801018c:	6a19      	ldr	r1, [r3, #32]
 801018e:	f241 1211 	movw	r2, #4369	; 0x1111
 8010192:	4211      	tst	r1, r2
 8010194:	d108      	bne.n	80101a8 <HAL_TIM_PWM_Stop+0x40>
 8010196:	6a19      	ldr	r1, [r3, #32]
 8010198:	f240 4244 	movw	r2, #1092	; 0x444
 801019c:	4211      	tst	r1, r2
 801019e:	d103      	bne.n	80101a8 <HAL_TIM_PWM_Stop+0x40>
 80101a0:	681a      	ldr	r2, [r3, #0]
 80101a2:	f022 0201 	bic.w	r2, r2, #1
 80101a6:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80101a8:	2301      	movs	r3, #1
 80101aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80101ae:	bc30      	pop	{r4, r5}
 80101b0:	2000      	movs	r0, #0
 80101b2:	4770      	bx	lr
    __HAL_TIM_MOE_DISABLE(htim);
 80101b4:	6a19      	ldr	r1, [r3, #32]
 80101b6:	f241 1211 	movw	r2, #4369	; 0x1111
 80101ba:	4211      	tst	r1, r2
 80101bc:	d1e6      	bne.n	801018c <HAL_TIM_PWM_Stop+0x24>
 80101be:	6a19      	ldr	r1, [r3, #32]
 80101c0:	f240 4244 	movw	r2, #1092	; 0x444
 80101c4:	4211      	tst	r1, r2
 80101c6:	d1e1      	bne.n	801018c <HAL_TIM_PWM_Stop+0x24>
 80101c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80101ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80101ce:	645a      	str	r2, [r3, #68]	; 0x44
 80101d0:	e7dc      	b.n	801018c <HAL_TIM_PWM_Stop+0x24>
 80101d2:	bf00      	nop
 80101d4:	40010000 	.word	0x40010000
 80101d8:	40010400 	.word	0x40010400

080101dc <HAL_TIM_Encoder_Start>:
{
 80101dc:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80101de:	b1c1      	cbz	r1, 8010212 <HAL_TIM_Encoder_Start+0x36>
 80101e0:	2904      	cmp	r1, #4
 80101e2:	d10d      	bne.n	8010200 <HAL_TIM_Encoder_Start+0x24>
  TIMx->CCER &= ~tmp;
 80101e4:	6a1a      	ldr	r2, [r3, #32]
 80101e6:	f022 0210 	bic.w	r2, r2, #16
 80101ea:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80101ec:	6a1a      	ldr	r2, [r3, #32]
 80101ee:	f042 0210 	orr.w	r2, r2, #16
 80101f2:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 80101f4:	681a      	ldr	r2, [r3, #0]
 80101f6:	f042 0201 	orr.w	r2, r2, #1
 80101fa:	601a      	str	r2, [r3, #0]
}
 80101fc:	2000      	movs	r0, #0
 80101fe:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 8010200:	6a1a      	ldr	r2, [r3, #32]
 8010202:	f022 0201 	bic.w	r2, r2, #1
 8010206:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010208:	6a1a      	ldr	r2, [r3, #32]
 801020a:	f042 0201 	orr.w	r2, r2, #1
 801020e:	621a      	str	r2, [r3, #32]
 8010210:	e7e8      	b.n	80101e4 <HAL_TIM_Encoder_Start+0x8>
  TIMx->CCER &= ~tmp;
 8010212:	6a1a      	ldr	r2, [r3, #32]
 8010214:	f022 0201 	bic.w	r2, r2, #1
 8010218:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801021a:	6a1a      	ldr	r2, [r3, #32]
 801021c:	f042 0201 	orr.w	r2, r2, #1
 8010220:	621a      	str	r2, [r3, #32]
 8010222:	e7e7      	b.n	80101f4 <HAL_TIM_Encoder_Start+0x18>

08010224 <HAL_TIM_Encoder_Stop>:
{
 8010224:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8010226:	b1f1      	cbz	r1, 8010266 <HAL_TIM_Encoder_Stop+0x42>
 8010228:	2904      	cmp	r1, #4
 801022a:	d115      	bne.n	8010258 <HAL_TIM_Encoder_Stop+0x34>
  TIMx->CCER &= ~tmp;
 801022c:	6a1a      	ldr	r2, [r3, #32]
 801022e:	f022 0210 	bic.w	r2, r2, #16
 8010232:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010234:	6a1a      	ldr	r2, [r3, #32]
 8010236:	621a      	str	r2, [r3, #32]
  __HAL_TIM_DISABLE(htim);
 8010238:	6a19      	ldr	r1, [r3, #32]
 801023a:	f241 1211 	movw	r2, #4369	; 0x1111
 801023e:	4211      	tst	r1, r2
 8010240:	d108      	bne.n	8010254 <HAL_TIM_Encoder_Stop+0x30>
 8010242:	6a19      	ldr	r1, [r3, #32]
 8010244:	f240 4244 	movw	r2, #1092	; 0x444
 8010248:	4211      	tst	r1, r2
 801024a:	d103      	bne.n	8010254 <HAL_TIM_Encoder_Stop+0x30>
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	f022 0201 	bic.w	r2, r2, #1
 8010252:	601a      	str	r2, [r3, #0]
}
 8010254:	2000      	movs	r0, #0
 8010256:	4770      	bx	lr
  TIMx->CCER &= ~tmp;
 8010258:	6a1a      	ldr	r2, [r3, #32]
 801025a:	f022 0201 	bic.w	r2, r2, #1
 801025e:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010260:	6a1a      	ldr	r2, [r3, #32]
 8010262:	621a      	str	r2, [r3, #32]
 8010264:	e7e2      	b.n	801022c <HAL_TIM_Encoder_Stop+0x8>
  TIMx->CCER &= ~tmp;
 8010266:	6a1a      	ldr	r2, [r3, #32]
 8010268:	f022 0201 	bic.w	r2, r2, #1
 801026c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801026e:	6a1a      	ldr	r2, [r3, #32]
 8010270:	621a      	str	r2, [r3, #32]
 8010272:	e7e1      	b.n	8010238 <HAL_TIM_Encoder_Stop+0x14>

08010274 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8010274:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010278:	2b01      	cmp	r3, #1
 801027a:	d05a      	beq.n	8010332 <HAL_TIM_ConfigClockSource+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 801027c:	2202      	movs	r2, #2
  tmpsmcr = htim->Instance->SMCR;
 801027e:	6803      	ldr	r3, [r0, #0]
{
 8010280:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8010282:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8010286:	689a      	ldr	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8010288:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801028a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 801028e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  __HAL_LOCK(htim);
 8010292:	2501      	movs	r5, #1
  switch (sClockSourceConfig->ClockSource)
 8010294:	2c40      	cmp	r4, #64	; 0x40
  __HAL_LOCK(htim);
 8010296:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  htim->Instance->SMCR = tmpsmcr;
 801029a:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 801029c:	d074      	beq.n	8010388 <HAL_TIM_ConfigClockSource+0x114>
 801029e:	d94a      	bls.n	8010336 <HAL_TIM_ConfigClockSource+0xc2>
 80102a0:	2c60      	cmp	r4, #96	; 0x60
 80102a2:	d02d      	beq.n	8010300 <HAL_TIM_ConfigClockSource+0x8c>
 80102a4:	d956      	bls.n	8010354 <HAL_TIM_ConfigClockSource+0xe0>
 80102a6:	2c70      	cmp	r4, #112	; 0x70
 80102a8:	d01a      	beq.n	80102e0 <HAL_TIM_ConfigClockSource+0x6c>
 80102aa:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 80102ae:	d10e      	bne.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102b0:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80102b4:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80102b6:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102b8:	432a      	orrs	r2, r5
 80102ba:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80102be:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102c2:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80102c4:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80102c6:	689a      	ldr	r2, [r3, #8]
 80102c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80102cc:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 80102ce:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80102d0:	2201      	movs	r2, #1
 80102d2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80102d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80102da:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80102dc:	4618      	mov	r0, r3
}
 80102de:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102e0:	e9d1 5201 	ldrd	r5, r2, [r1, #4]
 80102e4:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80102e6:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102e8:	432a      	orrs	r2, r5
 80102ea:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80102ee:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80102f2:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 80102f4:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80102f6:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80102f8:	f042 0277 	orr.w	r2, r2, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80102fc:	609a      	str	r2, [r3, #8]
      break;
 80102fe:	e7e6      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010300:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010302:	684d      	ldr	r5, [r1, #4]
 8010304:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010306:	f024 0410 	bic.w	r4, r4, #16
 801030a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801030c:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 801030e:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010310:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010314:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8010318:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801031c:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8010320:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8010322:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8010324:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8010326:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801032a:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 801032e:	609a      	str	r2, [r3, #8]
 8010330:	e7cd      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8010332:	2002      	movs	r0, #2
}
 8010334:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8010336:	2c10      	cmp	r4, #16
 8010338:	d004      	beq.n	8010344 <HAL_TIM_ConfigClockSource+0xd0>
 801033a:	d93d      	bls.n	80103b8 <HAL_TIM_ConfigClockSource+0x144>
 801033c:	2c20      	cmp	r4, #32
 801033e:	d001      	beq.n	8010344 <HAL_TIM_ConfigClockSource+0xd0>
 8010340:	2c30      	cmp	r4, #48	; 0x30
 8010342:	d1c4      	bne.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  tmpsmcr = TIMx->SMCR;
 8010344:	689a      	ldr	r2, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010346:	f044 0407 	orr.w	r4, r4, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 801034a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801034e:	4314      	orrs	r4, r2
  TIMx->SMCR = tmpsmcr;
 8010350:	609c      	str	r4, [r3, #8]
 8010352:	e7bc      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8010354:	2c50      	cmp	r4, #80	; 0x50
 8010356:	d1ba      	bne.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8010358:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801035a:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801035c:	684c      	ldr	r4, [r1, #4]
 801035e:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010360:	f026 0601 	bic.w	r6, r6, #1
 8010364:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010366:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010368:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801036c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010370:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8010374:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8010376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010378:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 801037a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 801037c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010380:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8010384:	609a      	str	r2, [r3, #8]
 8010386:	e7a2      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  tmpccer = TIMx->CCER;
 8010388:	6a1d      	ldr	r5, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801038a:	6a1e      	ldr	r6, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801038c:	684c      	ldr	r4, [r1, #4]
 801038e:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010390:	f026 0601 	bic.w	r6, r6, #1
 8010394:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010396:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010398:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801039c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80103a0:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80103a4:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80103a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80103a8:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80103aa:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80103ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80103b0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80103b4:	609a      	str	r2, [r3, #8]
 80103b6:	e78a      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80103b8:	2c00      	cmp	r4, #0
 80103ba:	d0c3      	beq.n	8010344 <HAL_TIM_ConfigClockSource+0xd0>
 80103bc:	e787      	b.n	80102ce <HAL_TIM_ConfigClockSource+0x5a>
 80103be:	bf00      	nop

080103c0 <HAL_TIM_OC_DelayElapsedCallback>:
 80103c0:	4770      	bx	lr
 80103c2:	bf00      	nop

080103c4 <HAL_TIM_IC_CaptureCallback>:
 80103c4:	4770      	bx	lr
 80103c6:	bf00      	nop

080103c8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80103c8:	4770      	bx	lr
 80103ca:	bf00      	nop

080103cc <HAL_TIM_TriggerCallback>:
 80103cc:	4770      	bx	lr
 80103ce:	bf00      	nop

080103d0 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80103d0:	6803      	ldr	r3, [r0, #0]
 80103d2:	691a      	ldr	r2, [r3, #16]
 80103d4:	0791      	lsls	r1, r2, #30
{
 80103d6:	b510      	push	{r4, lr}
 80103d8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80103da:	d502      	bpl.n	80103e2 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80103dc:	68da      	ldr	r2, [r3, #12]
 80103de:	0792      	lsls	r2, r2, #30
 80103e0:	d45f      	bmi.n	80104a2 <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80103e2:	691a      	ldr	r2, [r3, #16]
 80103e4:	0750      	lsls	r0, r2, #29
 80103e6:	d502      	bpl.n	80103ee <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80103e8:	68da      	ldr	r2, [r3, #12]
 80103ea:	0751      	lsls	r1, r2, #29
 80103ec:	d446      	bmi.n	801047c <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80103ee:	691a      	ldr	r2, [r3, #16]
 80103f0:	0712      	lsls	r2, r2, #28
 80103f2:	d502      	bpl.n	80103fa <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80103f4:	68da      	ldr	r2, [r3, #12]
 80103f6:	0710      	lsls	r0, r2, #28
 80103f8:	d42e      	bmi.n	8010458 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80103fa:	691a      	ldr	r2, [r3, #16]
 80103fc:	06d2      	lsls	r2, r2, #27
 80103fe:	d502      	bpl.n	8010406 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010400:	68da      	ldr	r2, [r3, #12]
 8010402:	06d0      	lsls	r0, r2, #27
 8010404:	d418      	bmi.n	8010438 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010406:	691a      	ldr	r2, [r3, #16]
 8010408:	07d1      	lsls	r1, r2, #31
 801040a:	d502      	bpl.n	8010412 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801040c:	68da      	ldr	r2, [r3, #12]
 801040e:	07d2      	lsls	r2, r2, #31
 8010410:	d45d      	bmi.n	80104ce <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010412:	691a      	ldr	r2, [r3, #16]
 8010414:	0610      	lsls	r0, r2, #24
 8010416:	d502      	bpl.n	801041e <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010418:	68da      	ldr	r2, [r3, #12]
 801041a:	0611      	lsls	r1, r2, #24
 801041c:	d45f      	bmi.n	80104de <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801041e:	691a      	ldr	r2, [r3, #16]
 8010420:	0652      	lsls	r2, r2, #25
 8010422:	d502      	bpl.n	801042a <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010424:	68da      	ldr	r2, [r3, #12]
 8010426:	0650      	lsls	r0, r2, #25
 8010428:	d461      	bmi.n	80104ee <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801042a:	691a      	ldr	r2, [r3, #16]
 801042c:	0691      	lsls	r1, r2, #26
 801042e:	d502      	bpl.n	8010436 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010430:	68da      	ldr	r2, [r3, #12]
 8010432:	0692      	lsls	r2, r2, #26
 8010434:	d443      	bmi.n	80104be <HAL_TIM_IRQHandler+0xee>
}
 8010436:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010438:	f06f 0210 	mvn.w	r2, #16
 801043c:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801043e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010440:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010442:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010446:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8010448:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801044a:	d064      	beq.n	8010516 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 801044c:	f7ff ffba 	bl	80103c4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010450:	2200      	movs	r2, #0
 8010452:	6823      	ldr	r3, [r4, #0]
 8010454:	7722      	strb	r2, [r4, #28]
 8010456:	e7d6      	b.n	8010406 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010458:	f06f 0208 	mvn.w	r2, #8
 801045c:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801045e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010460:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010462:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010464:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8010466:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010468:	d152      	bne.n	8010510 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801046a:	f7ff ffa9 	bl	80103c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801046e:	4620      	mov	r0, r4
 8010470:	f7ff ffaa 	bl	80103c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010474:	2200      	movs	r2, #0
 8010476:	6823      	ldr	r3, [r4, #0]
 8010478:	7722      	strb	r2, [r4, #28]
 801047a:	e7be      	b.n	80103fa <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801047c:	f06f 0204 	mvn.w	r2, #4
 8010480:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010482:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010484:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010486:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801048a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 801048c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801048e:	d13c      	bne.n	801050a <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010490:	f7ff ff96 	bl	80103c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010494:	4620      	mov	r0, r4
 8010496:	f7ff ff97 	bl	80103c8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801049a:	2200      	movs	r2, #0
 801049c:	6823      	ldr	r3, [r4, #0]
 801049e:	7722      	strb	r2, [r4, #28]
 80104a0:	e7a5      	b.n	80103ee <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80104a2:	f06f 0202 	mvn.w	r2, #2
 80104a6:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80104a8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80104aa:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80104ac:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80104ae:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80104b0:	d025      	beq.n	80104fe <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 80104b2:	f7ff ff87 	bl	80103c4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80104b6:	2200      	movs	r2, #0
 80104b8:	6823      	ldr	r3, [r4, #0]
 80104ba:	7722      	strb	r2, [r4, #28]
 80104bc:	e791      	b.n	80103e2 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80104be:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80104c2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80104c4:	611a      	str	r2, [r3, #16]
}
 80104c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80104ca:	f000 bb11 	b.w	8010af0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80104ce:	f06f 0201 	mvn.w	r2, #1
 80104d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80104d4:	4620      	mov	r0, r4
 80104d6:	f7f9 fda1 	bl	800a01c <HAL_TIM_PeriodElapsedCallback>
 80104da:	6823      	ldr	r3, [r4, #0]
 80104dc:	e799      	b.n	8010412 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80104de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80104e2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80104e4:	4620      	mov	r0, r4
 80104e6:	f000 fb05 	bl	8010af4 <HAL_TIMEx_BreakCallback>
 80104ea:	6823      	ldr	r3, [r4, #0]
 80104ec:	e797      	b.n	801041e <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80104ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80104f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80104f4:	4620      	mov	r0, r4
 80104f6:	f7ff ff69 	bl	80103cc <HAL_TIM_TriggerCallback>
 80104fa:	6823      	ldr	r3, [r4, #0]
 80104fc:	e795      	b.n	801042a <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80104fe:	f7ff ff5f 	bl	80103c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010502:	4620      	mov	r0, r4
 8010504:	f7ff ff60 	bl	80103c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8010508:	e7d5      	b.n	80104b6 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 801050a:	f7ff ff5b 	bl	80103c4 <HAL_TIM_IC_CaptureCallback>
 801050e:	e7c4      	b.n	801049a <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8010510:	f7ff ff58 	bl	80103c4 <HAL_TIM_IC_CaptureCallback>
 8010514:	e7ae      	b.n	8010474 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010516:	f7ff ff53 	bl	80103c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801051a:	4620      	mov	r0, r4
 801051c:	f7ff ff54 	bl	80103c8 <HAL_TIM_PWM_PulseFinishedCallback>
 8010520:	e796      	b.n	8010450 <HAL_TIM_IRQHandler+0x80>
 8010522:	bf00      	nop

08010524 <TIM_Base_SetConfig>:
{
 8010524:	b4f0      	push	{r4, r5, r6, r7}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010526:	4e36      	ldr	r6, [pc, #216]	; (8010600 <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 8010528:	6803      	ldr	r3, [r0, #0]
 801052a:	694d      	ldr	r5, [r1, #20]
 801052c:	688c      	ldr	r4, [r1, #8]
 801052e:	680a      	ldr	r2, [r1, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010530:	42b0      	cmp	r0, r6
 8010532:	d055      	beq.n	80105e0 <TIM_Base_SetConfig+0xbc>
 8010534:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8010538:	d029      	beq.n	801058e <TIM_Base_SetConfig+0x6a>
 801053a:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 801053e:	42b0      	cmp	r0, r6
 8010540:	d037      	beq.n	80105b2 <TIM_Base_SetConfig+0x8e>
 8010542:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010546:	42b0      	cmp	r0, r6
 8010548:	d033      	beq.n	80105b2 <TIM_Base_SetConfig+0x8e>
 801054a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801054e:	42b0      	cmp	r0, r6
 8010550:	d02f      	beq.n	80105b2 <TIM_Base_SetConfig+0x8e>
 8010552:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8010556:	42b0      	cmp	r0, r6
 8010558:	d02b      	beq.n	80105b2 <TIM_Base_SetConfig+0x8e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801055a:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 801055e:	42b0      	cmp	r0, r6
 8010560:	d013      	beq.n	801058a <TIM_Base_SetConfig+0x66>
 8010562:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010566:	42b0      	cmp	r0, r6
 8010568:	d00f      	beq.n	801058a <TIM_Base_SetConfig+0x66>
 801056a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801056e:	42b0      	cmp	r0, r6
 8010570:	d00b      	beq.n	801058a <TIM_Base_SetConfig+0x66>
 8010572:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8010576:	42b0      	cmp	r0, r6
 8010578:	d007      	beq.n	801058a <TIM_Base_SetConfig+0x66>
 801057a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 801057e:	42b0      	cmp	r0, r6
 8010580:	d003      	beq.n	801058a <TIM_Base_SetConfig+0x66>
 8010582:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8010586:	42b0      	cmp	r0, r6
 8010588:	d109      	bne.n	801059e <TIM_Base_SetConfig+0x7a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801058a:	68c9      	ldr	r1, [r1, #12]
 801058c:	e004      	b.n	8010598 <TIM_Base_SetConfig+0x74>
    tmpcr1 |= Structure->CounterMode;
 801058e:	684e      	ldr	r6, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010590:	68c9      	ldr	r1, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8010596:	4333      	orrs	r3, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8010598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801059c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801059e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80105a2:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80105a4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80105a6:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80105a8:	6282      	str	r2, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80105aa:	2301      	movs	r3, #1
 80105ac:	6143      	str	r3, [r0, #20]
}
 80105ae:	bcf0      	pop	{r4, r5, r6, r7}
 80105b0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80105b2:	684e      	ldr	r6, [r1, #4]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80105b4:	4f13      	ldr	r7, [pc, #76]	; (8010604 <TIM_Base_SetConfig+0xe0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80105b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80105ba:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80105bc:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80105be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80105c2:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80105c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80105c8:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80105ca:	42b8      	cmp	r0, r7
  TIMx->CR1 = tmpcr1;
 80105cc:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80105ce:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80105d0:	6282      	str	r2, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80105d2:	d1ea      	bne.n	80105aa <TIM_Base_SetConfig+0x86>
    TIMx->RCR = Structure->RepetitionCounter;
 80105d4:	690b      	ldr	r3, [r1, #16]
 80105d6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80105d8:	2301      	movs	r3, #1
 80105da:	6143      	str	r3, [r0, #20]
}
 80105dc:	bcf0      	pop	{r4, r5, r6, r7}
 80105de:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80105e0:	684f      	ldr	r7, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80105e2:	68ce      	ldr	r6, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80105e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80105e8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80105ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80105ee:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80105f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80105f4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80105f6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80105f8:	62c4      	str	r4, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80105fa:	6282      	str	r2, [r0, #40]	; 0x28
 80105fc:	e7ea      	b.n	80105d4 <TIM_Base_SetConfig+0xb0>
 80105fe:	bf00      	nop
 8010600:	40010000 	.word	0x40010000
 8010604:	40010400 	.word	0x40010400

08010608 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8010608:	b1b8      	cbz	r0, 801063a <HAL_TIM_Base_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 801060a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 801060e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010610:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010614:	4604      	mov	r4, r0
 8010616:	b15b      	cbz	r3, 8010630 <HAL_TIM_Base_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010618:	2302      	movs	r3, #2
 801061a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801061e:	6820      	ldr	r0, [r4, #0]
 8010620:	1d21      	adds	r1, r4, #4
 8010622:	f7ff ff7f 	bl	8010524 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8010626:	2301      	movs	r3, #1
 8010628:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 801062c:	2000      	movs	r0, #0
}
 801062e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010630:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8010634:	f7fc f988 	bl	800c948 <HAL_TIM_Base_MspInit>
 8010638:	e7ee      	b.n	8010618 <HAL_TIM_Base_Init+0x10>
    return HAL_ERROR;
 801063a:	2001      	movs	r0, #1
}
 801063c:	4770      	bx	lr
 801063e:	bf00      	nop

08010640 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8010640:	b1b8      	cbz	r0, 8010672 <HAL_TIM_OC_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 8010642:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8010646:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010648:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 801064c:	4604      	mov	r4, r0
 801064e:	b15b      	cbz	r3, 8010668 <HAL_TIM_OC_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010650:	2302      	movs	r3, #2
 8010652:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8010656:	6820      	ldr	r0, [r4, #0]
 8010658:	1d21      	adds	r1, r4, #4
 801065a:	f7ff ff63 	bl	8010524 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 801065e:	2301      	movs	r3, #1
 8010660:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8010664:	2000      	movs	r0, #0
}
 8010666:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8010668:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 801066c:	f7ff fcae 	bl	800ffcc <HAL_TIM_OC_MspInit>
 8010670:	e7ee      	b.n	8010650 <HAL_TIM_OC_Init+0x10>
    return HAL_ERROR;
 8010672:	2001      	movs	r0, #1
}
 8010674:	4770      	bx	lr
 8010676:	bf00      	nop

08010678 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8010678:	b1b8      	cbz	r0, 80106aa <HAL_TIM_PWM_Init+0x32>
  if (htim->State == HAL_TIM_STATE_RESET)
 801067a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 801067e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8010680:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010684:	4604      	mov	r4, r0
 8010686:	b15b      	cbz	r3, 80106a0 <HAL_TIM_PWM_Init+0x28>
  htim->State = HAL_TIM_STATE_BUSY;
 8010688:	2302      	movs	r3, #2
 801068a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801068e:	6820      	ldr	r0, [r4, #0]
 8010690:	1d21      	adds	r1, r4, #4
 8010692:	f7ff ff47 	bl	8010524 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8010696:	2301      	movs	r3, #1
 8010698:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 801069c:	2000      	movs	r0, #0
}
 801069e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80106a0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80106a4:	f7ff fd5c 	bl	8010160 <HAL_TIM_PWM_MspInit>
 80106a8:	e7ee      	b.n	8010688 <HAL_TIM_PWM_Init+0x10>
    return HAL_ERROR;
 80106aa:	2001      	movs	r0, #1
}
 80106ac:	4770      	bx	lr
 80106ae:	bf00      	nop

080106b0 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80106b0:	2800      	cmp	r0, #0
 80106b2:	d04f      	beq.n	8010754 <HAL_TIM_Encoder_Init+0xa4>
{
 80106b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80106b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 80106ba:	b083      	sub	sp, #12
 80106bc:	4605      	mov	r5, r0
 80106be:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 80106c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d040      	beq.n	801074a <HAL_TIM_Encoder_Init+0x9a>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80106c8:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 80106ca:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80106cc:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 80106d0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80106d4:	6883      	ldr	r3, [r0, #8]
 80106d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80106da:	f023 0307 	bic.w	r3, r3, #7
 80106de:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80106e0:	f7ff ff20 	bl	8010524 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80106e4:	6829      	ldr	r1, [r5, #0]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80106e6:	6923      	ldr	r3, [r4, #16]
  tmpsmcr = htim->Instance->SMCR;
 80106e8:	6888      	ldr	r0, [r1, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80106ea:	698e      	ldr	r6, [r1, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80106ec:	69a7      	ldr	r7, [r4, #24]
 80106ee:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 80106f0:	f8d4 c000 	ldr.w	ip, [r4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80106f4:	f426 7e40 	bic.w	lr, r6, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80106f8:	69e6      	ldr	r6, [r4, #28]
 80106fa:	011b      	lsls	r3, r3, #4
 80106fc:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8010700:	6a26      	ldr	r6, [r4, #32]
 8010702:	9601      	str	r6, [sp, #4]
 8010704:	68e6      	ldr	r6, [r4, #12]
 8010706:	4333      	orrs	r3, r6
 8010708:	9e01      	ldr	r6, [sp, #4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 801070a:	f02e 0e03 	bic.w	lr, lr, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 801070e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8010712:	ea42 020e 	orr.w	r2, r2, lr
  tmpccer = htim->Instance->CCER;
 8010716:	6a0f      	ldr	r7, [r1, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010718:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801071c:	6966      	ldr	r6, [r4, #20]
 801071e:	6864      	ldr	r4, [r4, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8010720:	f422 427c 	bic.w	r2, r2, #64512	; 0xfc00
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8010724:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8010728:	ea40 000c 	orr.w	r0, r0, ip
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 801072c:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8010730:	f027 07aa 	bic.w	r7, r7, #170	; 0xaa
  htim->Instance->SMCR = tmpsmcr;
 8010734:	6088      	str	r0, [r1, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8010736:	4327      	orrs	r7, r4
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8010738:	4313      	orrs	r3, r2
  htim->State = HAL_TIM_STATE_READY;
 801073a:	2401      	movs	r4, #1
  return HAL_OK;
 801073c:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 801073e:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8010740:	620f      	str	r7, [r1, #32]
  htim->State = HAL_TIM_STATE_READY;
 8010742:	f885 403d 	strb.w	r4, [r5, #61]	; 0x3d
}
 8010746:	b003      	add	sp, #12
 8010748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 801074a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 801074e:	f7fc f95d 	bl	800ca0c <HAL_TIM_Encoder_MspInit>
 8010752:	e7b9      	b.n	80106c8 <HAL_TIM_Encoder_Init+0x18>
    return HAL_ERROR;
 8010754:	2001      	movs	r0, #1
}
 8010756:	4770      	bx	lr

08010758 <TIM_OC2_SetConfig>:
{
 8010758:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801075a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 801075c:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801075e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010760:	4d15      	ldr	r5, [pc, #84]	; (80107b8 <TIM_OC2_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010762:	f024 0410 	bic.w	r4, r4, #16
 8010766:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8010768:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 801076a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 801076c:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 801076e:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8010772:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010776:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010778:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801077c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010780:	d00a      	beq.n	8010798 <TIM_OC2_SetConfig+0x40>
 8010782:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8010786:	42a8      	cmp	r0, r5
 8010788:	d006      	beq.n	8010798 <TIM_OC2_SetConfig+0x40>
  TIMx->CCR2 = OC_Config->Pulse;
 801078a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 801078c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 801078e:	6182      	str	r2, [r0, #24]
}
 8010790:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8010792:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8010794:	6203      	str	r3, [r0, #32]
}
 8010796:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8010798:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 801079a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801079e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80107a2:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80107a6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80107aa:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80107ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80107b0:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80107b4:	e7e9      	b.n	801078a <TIM_OC2_SetConfig+0x32>
 80107b6:	bf00      	nop
 80107b8:	40010000 	.word	0x40010000

080107bc <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80107bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80107c0:	2b01      	cmp	r3, #1
 80107c2:	d028      	beq.n	8010816 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80107c4:	b510      	push	{r4, lr}
 80107c6:	4604      	mov	r4, r0
  htim->State = HAL_TIM_STATE_BUSY;
 80107c8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80107ca:	2001      	movs	r0, #1
 80107cc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80107d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 80107d4:	2a0c      	cmp	r2, #12
 80107d6:	d80b      	bhi.n	80107f0 <HAL_TIM_OC_ConfigChannel+0x34>
 80107d8:	e8df f002 	tbb	[pc, r2]
 80107dc:	0a0a0a07 	.word	0x0a0a0a07
 80107e0:	0a0a0a15 	.word	0x0a0a0a15
 80107e4:	0a0a0a19 	.word	0x0a0a0a19
 80107e8:	11          	.byte	0x11
 80107e9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80107ea:	6820      	ldr	r0, [r4, #0]
 80107ec:	f7ff fb3e 	bl	800fe6c <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80107f0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80107f2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80107f4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80107f8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80107fc:	bd10      	pop	{r4, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80107fe:	6820      	ldr	r0, [r4, #0]
 8010800:	f7ff fb96 	bl	800ff30 <TIM_OC4_SetConfig>
      break;
 8010804:	e7f4      	b.n	80107f0 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010806:	6820      	ldr	r0, [r4, #0]
 8010808:	f7ff ffa6 	bl	8010758 <TIM_OC2_SetConfig>
      break;
 801080c:	e7f0      	b.n	80107f0 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801080e:	6820      	ldr	r0, [r4, #0]
 8010810:	f7ff fb5c 	bl	800fecc <TIM_OC3_SetConfig>
      break;
 8010814:	e7ec      	b.n	80107f0 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 8010816:	2002      	movs	r0, #2
}
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop

0801081c <HAL_TIM_PWM_ConfigChannel>:
{
 801081c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 801081e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010822:	2b01      	cmp	r3, #1
 8010824:	d074      	beq.n	8010910 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8010826:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8010828:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 801082a:	2101      	movs	r1, #1
 801082c:	4604      	mov	r4, r0
 801082e:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8010832:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8010836:	2a0c      	cmp	r2, #12
 8010838:	d819      	bhi.n	801086e <HAL_TIM_PWM_ConfigChannel+0x52>
 801083a:	e8df f002 	tbb	[pc, r2]
 801083e:	1807      	.short	0x1807
 8010840:	18381818 	.word	0x18381818
 8010844:	18511818 	.word	0x18511818
 8010848:	1818      	.short	0x1818
 801084a:	1f          	.byte	0x1f
 801084b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801084c:	4629      	mov	r1, r5
 801084e:	6800      	ldr	r0, [r0, #0]
 8010850:	f7ff fb0c 	bl	800fe6c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010854:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010856:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010858:	6999      	ldr	r1, [r3, #24]
 801085a:	f041 0108 	orr.w	r1, r1, #8
 801085e:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010860:	6999      	ldr	r1, [r3, #24]
 8010862:	f021 0104 	bic.w	r1, r1, #4
 8010866:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010868:	699a      	ldr	r2, [r3, #24]
 801086a:	4302      	orrs	r2, r0
 801086c:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 801086e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8010870:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8010872:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010876:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 801087a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801087c:	4629      	mov	r1, r5
 801087e:	6800      	ldr	r0, [r0, #0]
 8010880:	f7ff fb56 	bl	800ff30 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010884:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010886:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010888:	69d9      	ldr	r1, [r3, #28]
 801088a:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 801088e:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010890:	69d9      	ldr	r1, [r3, #28]
 8010892:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8010896:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010898:	69da      	ldr	r2, [r3, #28]
 801089a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 801089e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80108a0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80108a2:	2301      	movs	r3, #1
 80108a4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80108a8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80108ac:	e7e5      	b.n	801087a <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80108ae:	4629      	mov	r1, r5
 80108b0:	6800      	ldr	r0, [r0, #0]
 80108b2:	f7ff ff51 	bl	8010758 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80108b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80108b8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80108ba:	6999      	ldr	r1, [r3, #24]
 80108bc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80108c0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80108c2:	6999      	ldr	r1, [r3, #24]
 80108c4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80108c8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80108ca:	699a      	ldr	r2, [r3, #24]
 80108cc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80108d0:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80108d2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80108d4:	2301      	movs	r3, #1
 80108d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80108da:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 80108de:	e7cc      	b.n	801087a <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80108e0:	4629      	mov	r1, r5
 80108e2:	6800      	ldr	r0, [r0, #0]
 80108e4:	f7ff faf2 	bl	800fecc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80108e8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80108ea:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80108ec:	69d9      	ldr	r1, [r3, #28]
 80108ee:	f041 0108 	orr.w	r1, r1, #8
 80108f2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80108f4:	69d9      	ldr	r1, [r3, #28]
 80108f6:	f021 0104 	bic.w	r1, r1, #4
 80108fa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80108fc:	69da      	ldr	r2, [r3, #28]
 80108fe:	4302      	orrs	r2, r0
 8010900:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8010902:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8010904:	2301      	movs	r3, #1
 8010906:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 801090a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 801090e:	e7b4      	b.n	801087a <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8010910:	2002      	movs	r0, #2
}
 8010912:	bd38      	pop	{r3, r4, r5, pc}

08010914 <HAL_TIMEx_OCN_Start_IT>:
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8010914:	2904      	cmp	r1, #4
 8010916:	6803      	ldr	r3, [r0, #0]
 8010918:	d02a      	beq.n	8010970 <HAL_TIMEx_OCN_Start_IT+0x5c>
 801091a:	2908      	cmp	r1, #8
 801091c:	d023      	beq.n	8010966 <HAL_TIMEx_OCN_Start_IT+0x52>
 801091e:	b1e9      	cbz	r1, 801095c <HAL_TIMEx_OCN_Start_IT+0x48>
    default:
      break;
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8010920:	68da      	ldr	r2, [r3, #12]
 8010922:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8010926:	60da      	str	r2, [r3, #12]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8010928:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801092a:	f001 021f 	and.w	r2, r1, #31
 801092e:	2104      	movs	r1, #4
 8010930:	4091      	lsls	r1, r2
  TIMx->CCER &=  ~tmp;
 8010932:	ea20 0001 	bic.w	r0, r0, r1
 8010936:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010938:	6a1a      	ldr	r2, [r3, #32]
 801093a:	4311      	orrs	r1, r2
 801093c:	6219      	str	r1, [r3, #32]
  __HAL_TIM_MOE_ENABLE(htim);
 801093e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010940:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010944:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010946:	689a      	ldr	r2, [r3, #8]
 8010948:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801094c:	2a06      	cmp	r2, #6
 801094e:	d003      	beq.n	8010958 <HAL_TIMEx_OCN_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8010950:	681a      	ldr	r2, [r3, #0]
 8010952:	f042 0201 	orr.w	r2, r2, #1
 8010956:	601a      	str	r2, [r3, #0]
}
 8010958:	2000      	movs	r0, #0
 801095a:	4770      	bx	lr
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 801095c:	68da      	ldr	r2, [r3, #12]
 801095e:	f042 0202 	orr.w	r2, r2, #2
 8010962:	60da      	str	r2, [r3, #12]
      break;
 8010964:	e7dc      	b.n	8010920 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8010966:	68da      	ldr	r2, [r3, #12]
 8010968:	f042 0208 	orr.w	r2, r2, #8
 801096c:	60da      	str	r2, [r3, #12]
      break;
 801096e:	e7d7      	b.n	8010920 <HAL_TIMEx_OCN_Start_IT+0xc>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8010970:	68da      	ldr	r2, [r3, #12]
 8010972:	f042 0204 	orr.w	r2, r2, #4
 8010976:	60da      	str	r2, [r3, #12]
      break;
 8010978:	e7d2      	b.n	8010920 <HAL_TIMEx_OCN_Start_IT+0xc>
 801097a:	bf00      	nop

0801097c <HAL_TIMEx_OCN_Stop_IT>:
  switch (Channel)
 801097c:	2904      	cmp	r1, #4
 801097e:	6803      	ldr	r3, [r0, #0]
 8010980:	d040      	beq.n	8010a04 <HAL_TIMEx_OCN_Stop_IT+0x88>
 8010982:	2908      	cmp	r1, #8
 8010984:	d039      	beq.n	80109fa <HAL_TIMEx_OCN_Stop_IT+0x7e>
 8010986:	2900      	cmp	r1, #0
 8010988:	d032      	beq.n	80109f0 <HAL_TIMEx_OCN_Stop_IT+0x74>
  TIMx->CCER &=  ~tmp;
 801098a:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801098c:	f001 011f 	and.w	r1, r1, #31
 8010990:	2004      	movs	r0, #4
 8010992:	fa00 f101 	lsl.w	r1, r0, r1
  TIMx->CCER &=  ~tmp;
 8010996:	ea22 0101 	bic.w	r1, r2, r1
 801099a:	6219      	str	r1, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801099c:	6a1a      	ldr	r2, [r3, #32]
 801099e:	621a      	str	r2, [r3, #32]
  tmpccer = htim->Instance->CCER;
 80109a0:	6a19      	ldr	r1, [r3, #32]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 80109a2:	f240 4244 	movw	r2, #1092	; 0x444
 80109a6:	4211      	tst	r1, r2
 80109a8:	d103      	bne.n	80109b2 <HAL_TIMEx_OCN_Stop_IT+0x36>
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 80109aa:	68da      	ldr	r2, [r3, #12]
 80109ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80109b0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_MOE_DISABLE(htim);
 80109b2:	6a19      	ldr	r1, [r3, #32]
 80109b4:	f241 1211 	movw	r2, #4369	; 0x1111
 80109b8:	4211      	tst	r1, r2
 80109ba:	d104      	bne.n	80109c6 <HAL_TIMEx_OCN_Stop_IT+0x4a>
 80109bc:	6a19      	ldr	r1, [r3, #32]
 80109be:	f240 4244 	movw	r2, #1092	; 0x444
 80109c2:	4211      	tst	r1, r2
 80109c4:	d00f      	beq.n	80109e6 <HAL_TIMEx_OCN_Stop_IT+0x6a>
  __HAL_TIM_DISABLE(htim);
 80109c6:	6a19      	ldr	r1, [r3, #32]
 80109c8:	f241 1211 	movw	r2, #4369	; 0x1111
 80109cc:	4211      	tst	r1, r2
 80109ce:	d108      	bne.n	80109e2 <HAL_TIMEx_OCN_Stop_IT+0x66>
 80109d0:	6a19      	ldr	r1, [r3, #32]
 80109d2:	f240 4244 	movw	r2, #1092	; 0x444
 80109d6:	4211      	tst	r1, r2
 80109d8:	d103      	bne.n	80109e2 <HAL_TIMEx_OCN_Stop_IT+0x66>
 80109da:	681a      	ldr	r2, [r3, #0]
 80109dc:	f022 0201 	bic.w	r2, r2, #1
 80109e0:	601a      	str	r2, [r3, #0]
}
 80109e2:	2000      	movs	r0, #0
 80109e4:	4770      	bx	lr
  __HAL_TIM_MOE_DISABLE(htim);
 80109e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80109e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80109ec:	645a      	str	r2, [r3, #68]	; 0x44
 80109ee:	e7ea      	b.n	80109c6 <HAL_TIMEx_OCN_Stop_IT+0x4a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80109f0:	68da      	ldr	r2, [r3, #12]
 80109f2:	f022 0202 	bic.w	r2, r2, #2
 80109f6:	60da      	str	r2, [r3, #12]
      break;
 80109f8:	e7c7      	b.n	801098a <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80109fa:	68da      	ldr	r2, [r3, #12]
 80109fc:	f022 0208 	bic.w	r2, r2, #8
 8010a00:	60da      	str	r2, [r3, #12]
      break;
 8010a02:	e7c2      	b.n	801098a <HAL_TIMEx_OCN_Stop_IT+0xe>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8010a04:	68da      	ldr	r2, [r3, #12]
 8010a06:	f022 0204 	bic.w	r2, r2, #4
 8010a0a:	60da      	str	r2, [r3, #12]
      break;
 8010a0c:	e7bd      	b.n	801098a <HAL_TIMEx_OCN_Stop_IT+0xe>
 8010a0e:	bf00      	nop

08010a10 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8010a10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010a14:	2b01      	cmp	r3, #1
 8010a16:	d03a      	beq.n	8010a8e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
  tmpcr2 = htim->Instance->CR2;
 8010a18:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8010a1a:	2202      	movs	r2, #2
{
 8010a1c:	b470      	push	{r4, r5, r6}
  htim->State = HAL_TIM_STATE_BUSY;
 8010a1e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8010a22:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a24:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a26:	4d1b      	ldr	r5, [pc, #108]	; (8010a94 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
  tmpsmcr = htim->Instance->SMCR;
 8010a28:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8010a2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a2e:	4332      	orrs	r2, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a30:	42ab      	cmp	r3, r5
  __HAL_LOCK(htim);
 8010a32:	f04f 0601 	mov.w	r6, #1
 8010a36:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c
  htim->Instance->CR2 = tmpcr2;
 8010a3a:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a3c:	d019      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a42:	d016      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a44:	4a14      	ldr	r2, [pc, #80]	; (8010a98 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8010a46:	4293      	cmp	r3, r2
 8010a48:	d013      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a4a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010a4e:	4293      	cmp	r3, r2
 8010a50:	d00f      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8010a56:	4293      	cmp	r3, r2
 8010a58:	d00b      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a5a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8010a5e:	4293      	cmp	r3, r2
 8010a60:	d007      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a62:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8010a66:	4293      	cmp	r3, r2
 8010a68:	d003      	beq.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8010a6a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d104      	bne.n	8010a7c <HAL_TIMEx_MasterConfigSynchronization+0x6c>
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a72:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010a74:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010a78:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 8010a7a:	609c      	str	r4, [r3, #8]
  __HAL_UNLOCK(htim);
 8010a7c:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8010a7e:	2201      	movs	r2, #1
 8010a80:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8010a84:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8010a88:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8010a8a:	4618      	mov	r0, r3
}
 8010a8c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8010a8e:	2002      	movs	r0, #2
}
 8010a90:	4770      	bx	lr
 8010a92:	bf00      	nop
 8010a94:	40010000 	.word	0x40010000
 8010a98:	40000400 	.word	0x40000400

08010a9c <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8010a9c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8010aa0:	2b01      	cmp	r3, #1
 8010aa2:	d021      	beq.n	8010ae8 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8010aa4:	b430      	push	{r4, r5}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010aa6:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010aaa:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010ab2:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010ab4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010ab8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010aba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010abe:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8010ac2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8010ac4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010ac8:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010aca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010ace:	69c9      	ldr	r1, [r1, #28]
  htim->Instance->BDTR = tmpbdtr;
 8010ad0:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8010ad2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010ad4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010ad8:	430b      	orrs	r3, r1
  __HAL_UNLOCK(htim);
 8010ada:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8010adc:	6453      	str	r3, [r2, #68]	; 0x44
}
 8010ade:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 8010ae0:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 8010ae4:	4608      	mov	r0, r1
 8010ae6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8010ae8:	2302      	movs	r3, #2
}
 8010aea:	4618      	mov	r0, r3
 8010aec:	4770      	bx	lr
 8010aee:	bf00      	nop

08010af0 <HAL_TIMEx_CommutCallback>:
 8010af0:	4770      	bx	lr
 8010af2:	bf00      	nop

08010af4 <HAL_TIMEx_BreakCallback>:
 8010af4:	4770      	bx	lr
 8010af6:	bf00      	nop

08010af8 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010af8:	6802      	ldr	r2, [r0, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010afa:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010afc:	6911      	ldr	r1, [r2, #16]
{
 8010afe:	b570      	push	{r4, r5, r6, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b00:	68c5      	ldr	r5, [r0, #12]
 8010b02:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
{
 8010b06:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b08:	4329      	orrs	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010b0a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b0c:	6111      	str	r1, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
 8010b0e:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010b10:	6965      	ldr	r5, [r4, #20]
 8010b12:	4303      	orrs	r3, r0
 8010b14:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8010b16:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010b1a:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 8010b1c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010b20:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8010b22:	430b      	orrs	r3, r1
 8010b24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010b26:	6953      	ldr	r3, [r2, #20]
 8010b28:	69a1      	ldr	r1, [r4, #24]
 8010b2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010b2e:	430b      	orrs	r3, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010b30:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8010b34:	6153      	str	r3, [r2, #20]
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010b36:	4b2a      	ldr	r3, [pc, #168]	; (8010be0 <UART_SetConfig+0xe8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010b38:	d023      	beq.n	8010b82 <UART_SetConfig+0x8a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010b3a:	429a      	cmp	r2, r3
 8010b3c:	d01e      	beq.n	8010b7c <UART_SetConfig+0x84>
 8010b3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010b42:	429a      	cmp	r2, r3
 8010b44:	d01a      	beq.n	8010b7c <UART_SetConfig+0x84>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010b46:	f7fe fe33 	bl	800f7b0 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010b4a:	6863      	ldr	r3, [r4, #4]
 8010b4c:	2219      	movs	r2, #25
 8010b4e:	fba0 0102 	umull	r0, r1, r0, r2
 8010b52:	009a      	lsls	r2, r3, #2
 8010b54:	0f9b      	lsrs	r3, r3, #30
 8010b56:	f7f7 ffcf 	bl	8008af8 <__aeabi_uldivmod>
 8010b5a:	4922      	ldr	r1, [pc, #136]	; (8010be4 <UART_SetConfig+0xec>)
 8010b5c:	6824      	ldr	r4, [r4, #0]
 8010b5e:	fba1 3200 	umull	r3, r2, r1, r0
 8010b62:	0952      	lsrs	r2, r2, #5
 8010b64:	2364      	movs	r3, #100	; 0x64
 8010b66:	fb03 0312 	mls	r3, r3, r2, r0
 8010b6a:	011b      	lsls	r3, r3, #4
 8010b6c:	3332      	adds	r3, #50	; 0x32
 8010b6e:	fba1 1303 	umull	r1, r3, r1, r3
 8010b72:	0112      	lsls	r2, r2, #4
 8010b74:	eb02 1353 	add.w	r3, r2, r3, lsr #5
 8010b78:	60a3      	str	r3, [r4, #8]
    }
  }
}
 8010b7a:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8010b7c:	f7fe fe28 	bl	800f7d0 <HAL_RCC_GetPCLK2Freq>
 8010b80:	e7e3      	b.n	8010b4a <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8010b82:	429a      	cmp	r2, r3
 8010b84:	d028      	beq.n	8010bd8 <UART_SetConfig+0xe0>
 8010b86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8010b8a:	429a      	cmp	r2, r3
 8010b8c:	d024      	beq.n	8010bd8 <UART_SetConfig+0xe0>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010b8e:	f7fe fe0f 	bl	800f7b0 <HAL_RCC_GetPCLK1Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8010b92:	6862      	ldr	r2, [r4, #4]
 8010b94:	4d13      	ldr	r5, [pc, #76]	; (8010be4 <UART_SetConfig+0xec>)
 8010b96:	1892      	adds	r2, r2, r2
 8010b98:	f04f 0119 	mov.w	r1, #25
 8010b9c:	f04f 0600 	mov.w	r6, #0
 8010ba0:	eb46 0306 	adc.w	r3, r6, r6
 8010ba4:	fba0 0101 	umull	r0, r1, r0, r1
 8010ba8:	f7f7 ffa6 	bl	8008af8 <__aeabi_uldivmod>
 8010bac:	fba5 3200 	umull	r3, r2, r5, r0
 8010bb0:	0951      	lsrs	r1, r2, #5
 8010bb2:	2364      	movs	r3, #100	; 0x64
 8010bb4:	fb03 0311 	mls	r3, r3, r1, r0
 8010bb8:	00db      	lsls	r3, r3, #3
 8010bba:	3332      	adds	r3, #50	; 0x32
 8010bbc:	fba5 2303 	umull	r2, r3, r5, r3
 8010bc0:	095b      	lsrs	r3, r3, #5
 8010bc2:	f003 0207 	and.w	r2, r3, #7
 8010bc6:	005b      	lsls	r3, r3, #1
 8010bc8:	6824      	ldr	r4, [r4, #0]
 8010bca:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8010bce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8010bd2:	4413      	add	r3, r2
 8010bd4:	60a3      	str	r3, [r4, #8]
}
 8010bd6:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8010bd8:	f7fe fdfa 	bl	800f7d0 <HAL_RCC_GetPCLK2Freq>
 8010bdc:	e7d9      	b.n	8010b92 <UART_SetConfig+0x9a>
 8010bde:	bf00      	nop
 8010be0:	40011000 	.word	0x40011000
 8010be4:	51eb851f 	.word	0x51eb851f

08010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8010be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bec:	4607      	mov	r7, r0
 8010bee:	460e      	mov	r6, r1
 8010bf0:	4690      	mov	r8, r2
 8010bf2:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010bf4:	683c      	ldr	r4, [r7, #0]
 8010bf6:	e001      	b.n	8010bfc <UART_WaitOnFlagUntilTimeout.constprop.3+0x14>
    if (Timeout != HAL_MAX_DELAY)
 8010bf8:	1c6b      	adds	r3, r5, #1
 8010bfa:	d106      	bne.n	8010c0a <UART_WaitOnFlagUntilTimeout.constprop.3+0x22>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010bfc:	6820      	ldr	r0, [r4, #0]
 8010bfe:	ea36 0300 	bics.w	r3, r6, r0
 8010c02:	d1f9      	bne.n	8010bf8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x10>
  return HAL_OK;
 8010c04:	2000      	movs	r0, #0
}
 8010c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8010c0a:	b135      	cbz	r5, 8010c1a <UART_WaitOnFlagUntilTimeout.constprop.3+0x32>
 8010c0c:	f7fd fbda 	bl	800e3c4 <HAL_GetTick>
 8010c10:	eba0 0008 	sub.w	r0, r0, r8
 8010c14:	4285      	cmp	r5, r0
 8010c16:	d2ed      	bcs.n	8010bf4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
 8010c18:	683c      	ldr	r4, [r7, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010c1a:	68e3      	ldr	r3, [r4, #12]
 8010c1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8010c20:	60e3      	str	r3, [r4, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c22:	6963      	ldr	r3, [r4, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8010c24:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c26:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8010c2a:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c2c:	6163      	str	r3, [r4, #20]
        __HAL_UNLOCK(huart);
 8010c2e:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8010c30:	f887 2039 	strb.w	r2, [r7, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8010c34:	f887 1038 	strb.w	r1, [r7, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8010c38:	f887 203a 	strb.w	r2, [r7, #58]	; 0x3a
 8010c3c:	e7e3      	b.n	8010c06 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>
 8010c3e:	bf00      	nop

08010c40 <HAL_UART_Init>:
  if (huart == NULL)
 8010c40:	b360      	cbz	r0, 8010c9c <HAL_UART_Init+0x5c>
{
 8010c42:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8010c44:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8010c48:	4604      	mov	r4, r0
 8010c4a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8010c4e:	b303      	cbz	r3, 8010c92 <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8010c50:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8010c52:	2324      	movs	r3, #36	; 0x24
 8010c54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8010c58:	68d3      	ldr	r3, [r2, #12]
 8010c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010c5e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8010c60:	4620      	mov	r0, r4
 8010c62:	f7ff ff49 	bl	8010af8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010c66:	6823      	ldr	r3, [r4, #0]
 8010c68:	691a      	ldr	r2, [r3, #16]
 8010c6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010c6e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010c70:	695a      	ldr	r2, [r3, #20]
 8010c72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010c76:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8010c78:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c7a:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8010c7c:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8010c7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010c82:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8010c84:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c86:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8010c88:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8010c8c:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8010c90:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8010c92:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8010c96:	f7fb ff8d 	bl	800cbb4 <HAL_UART_MspInit>
 8010c9a:	e7d9      	b.n	8010c50 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8010c9c:	2001      	movs	r0, #1
}
 8010c9e:	4770      	bx	lr

08010ca0 <HAL_UART_Transmit>:
{
 8010ca0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010ca4:	460f      	mov	r7, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8010ca6:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8010caa:	2920      	cmp	r1, #32
{
 8010cac:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8010cae:	d130      	bne.n	8010d12 <HAL_UART_Transmit+0x72>
    if ((pData == NULL) || (Size == 0U))
 8010cb0:	2f00      	cmp	r7, #0
 8010cb2:	d032      	beq.n	8010d1a <HAL_UART_Transmit+0x7a>
 8010cb4:	9201      	str	r2, [sp, #4]
 8010cb6:	b382      	cbz	r2, 8010d1a <HAL_UART_Transmit+0x7a>
 8010cb8:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010cba:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010cbe:	2b01      	cmp	r3, #1
 8010cc0:	4604      	mov	r4, r0
 8010cc2:	d026      	beq.n	8010d12 <HAL_UART_Transmit+0x72>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cc4:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010cc6:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010cc8:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cca:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010ccc:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010cd0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8010cd4:	f7fd fb76 	bl	800e3c4 <HAL_GetTick>
    huart->TxXferSize = Size;
 8010cd8:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010cda:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010cde:	4681      	mov	r9, r0
    huart->TxXferSize = Size;
 8010ce0:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8010ce2:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8010ce4:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
 8010ce6:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010ce8:	4643      	mov	r3, r8
 8010cea:	464a      	mov	r2, r9
 8010cec:	2180      	movs	r1, #128	; 0x80
 8010cee:	4620      	mov	r0, r4
    while (huart->TxXferCount > 0U)
 8010cf0:	b355      	cbz	r5, 8010d48 <HAL_UART_Transmit+0xa8>
      huart->TxXferCount--;
 8010cf2:	8ce5      	ldrh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010cf4:	68a6      	ldr	r6, [r4, #8]
      huart->TxXferCount--;
 8010cf6:	3d01      	subs	r5, #1
 8010cf8:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010cfa:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->TxXferCount--;
 8010cfe:	84e5      	strh	r5, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010d00:	d00f      	beq.n	8010d22 <HAL_UART_Transmit+0x82>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010d02:	f7ff ff71 	bl	8010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010d06:	b9e8      	cbnz	r0, 8010d44 <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8010d08:	6823      	ldr	r3, [r4, #0]
 8010d0a:	783a      	ldrb	r2, [r7, #0]
 8010d0c:	605a      	str	r2, [r3, #4]
 8010d0e:	3701      	adds	r7, #1
 8010d10:	e7e8      	b.n	8010ce4 <HAL_UART_Transmit+0x44>
    return HAL_BUSY;
 8010d12:	2002      	movs	r0, #2
}
 8010d14:	b003      	add	sp, #12
 8010d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010d1a:	2001      	movs	r0, #1
}
 8010d1c:	b003      	add	sp, #12
 8010d1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010d22:	4643      	mov	r3, r8
 8010d24:	464a      	mov	r2, r9
 8010d26:	2180      	movs	r1, #128	; 0x80
 8010d28:	4620      	mov	r0, r4
 8010d2a:	f7ff ff5d 	bl	8010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010d2e:	b948      	cbnz	r0, 8010d44 <HAL_UART_Transmit+0xa4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010d30:	883b      	ldrh	r3, [r7, #0]
 8010d32:	6821      	ldr	r1, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010d34:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8010d36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d3a:	604b      	str	r3, [r1, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010d3c:	2a00      	cmp	r2, #0
 8010d3e:	d1e6      	bne.n	8010d0e <HAL_UART_Transmit+0x6e>
          pData += 2U;
 8010d40:	3702      	adds	r7, #2
 8010d42:	e7cf      	b.n	8010ce4 <HAL_UART_Transmit+0x44>
          return HAL_TIMEOUT;
 8010d44:	2003      	movs	r0, #3
 8010d46:	e7e5      	b.n	8010d14 <HAL_UART_Transmit+0x74>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010d48:	2140      	movs	r1, #64	; 0x40
 8010d4a:	f7ff ff4d 	bl	8010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010d4e:	2800      	cmp	r0, #0
 8010d50:	d1f8      	bne.n	8010d44 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8010d52:	2320      	movs	r3, #32
 8010d54:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8010d58:	e7dc      	b.n	8010d14 <HAL_UART_Transmit+0x74>
 8010d5a:	bf00      	nop

08010d5c <HAL_UART_Receive>:
{
 8010d5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d60:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8010d62:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8010d66:	2920      	cmp	r1, #32
{
 8010d68:	b083      	sub	sp, #12
  if (huart->RxState == HAL_UART_STATE_READY)
 8010d6a:	d135      	bne.n	8010dd8 <HAL_UART_Receive+0x7c>
    if ((pData == NULL) || (Size == 0U))
 8010d6c:	2f00      	cmp	r7, #0
 8010d6e:	d037      	beq.n	8010de0 <HAL_UART_Receive+0x84>
 8010d70:	9201      	str	r2, [sp, #4]
 8010d72:	2a00      	cmp	r2, #0
 8010d74:	d034      	beq.n	8010de0 <HAL_UART_Receive+0x84>
 8010d76:	4698      	mov	r8, r3
    __HAL_LOCK(huart);
 8010d78:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8010d7c:	2b01      	cmp	r3, #1
 8010d7e:	4604      	mov	r4, r0
 8010d80:	d02a      	beq.n	8010dd8 <HAL_UART_Receive+0x7c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d82:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8010d84:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010d86:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010d88:	63c5      	str	r5, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8010d8a:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010d8e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 8010d92:	f7fd fb17 	bl	800e3c4 <HAL_GetTick>
    huart->RxXferSize = Size;
 8010d96:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8010d98:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    tickstart = HAL_GetTick();
 8010d9c:	4681      	mov	r9, r0
    huart->RxXferSize = Size;
 8010d9e:	85a2      	strh	r2, [r4, #44]	; 0x2c
    huart->RxXferCount = Size;
 8010da0:	85e2      	strh	r2, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8010da2:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
 8010da4:	b2ad      	uxth	r5, r5
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010da6:	4643      	mov	r3, r8
 8010da8:	464a      	mov	r2, r9
 8010daa:	2120      	movs	r1, #32
 8010dac:	4620      	mov	r0, r4
    while (huart->RxXferCount > 0U)
 8010dae:	2d00      	cmp	r5, #0
 8010db0:	d036      	beq.n	8010e20 <HAL_UART_Receive+0xc4>
      huart->RxXferCount--;
 8010db2:	8de5      	ldrh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010db4:	68a6      	ldr	r6, [r4, #8]
      huart->RxXferCount--;
 8010db6:	3d01      	subs	r5, #1
 8010db8:	b2ad      	uxth	r5, r5
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010dba:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
      huart->RxXferCount--;
 8010dbe:	85e5      	strh	r5, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010dc0:	d012      	beq.n	8010de8 <HAL_UART_Receive+0x8c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010dc2:	f7ff ff11 	bl	8010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010dc6:	bb78      	cbnz	r0, 8010e28 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010dc8:	6923      	ldr	r3, [r4, #16]
 8010dca:	6821      	ldr	r1, [r4, #0]
 8010dcc:	1c7a      	adds	r2, r7, #1
 8010dce:	b9db      	cbnz	r3, 8010e08 <HAL_UART_Receive+0xac>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8010dd0:	684b      	ldr	r3, [r1, #4]
 8010dd2:	703b      	strb	r3, [r7, #0]
 8010dd4:	4617      	mov	r7, r2
 8010dd6:	e7e4      	b.n	8010da2 <HAL_UART_Receive+0x46>
    return HAL_BUSY;
 8010dd8:	2002      	movs	r0, #2
}
 8010dda:	b003      	add	sp, #12
 8010ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8010de0:	2001      	movs	r0, #1
}
 8010de2:	b003      	add	sp, #12
 8010de4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010de8:	4643      	mov	r3, r8
 8010dea:	464a      	mov	r2, r9
 8010dec:	2120      	movs	r1, #32
 8010dee:	4620      	mov	r0, r4
 8010df0:	f7ff fefa 	bl	8010be8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8010df4:	b9c0      	cbnz	r0, 8010e28 <HAL_UART_Receive+0xcc>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8010df6:	6923      	ldr	r3, [r4, #16]
 8010df8:	b963      	cbnz	r3, 8010e14 <HAL_UART_Receive+0xb8>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8010dfa:	6823      	ldr	r3, [r4, #0]
 8010dfc:	685b      	ldr	r3, [r3, #4]
 8010dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e02:	f827 3b02 	strh.w	r3, [r7], #2
 8010e06:	e7cc      	b.n	8010da2 <HAL_UART_Receive+0x46>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8010e08:	684b      	ldr	r3, [r1, #4]
 8010e0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010e0e:	703b      	strb	r3, [r7, #0]
 8010e10:	4617      	mov	r7, r2
 8010e12:	e7c6      	b.n	8010da2 <HAL_UART_Receive+0x46>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8010e14:	6823      	ldr	r3, [r4, #0]
 8010e16:	685b      	ldr	r3, [r3, #4]
 8010e18:	b2db      	uxtb	r3, r3
 8010e1a:	f827 3b01 	strh.w	r3, [r7], #1
 8010e1e:	e7c0      	b.n	8010da2 <HAL_UART_Receive+0x46>
    return HAL_OK;
 8010e20:	4628      	mov	r0, r5
    huart->RxState = HAL_UART_STATE_READY;
 8010e22:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
    return HAL_OK;
 8010e26:	e7d8      	b.n	8010dda <HAL_UART_Receive+0x7e>
          return HAL_TIMEOUT;
 8010e28:	2003      	movs	r0, #3
 8010e2a:	e7d6      	b.n	8010dda <HAL_UART_Receive+0x7e>

08010e2c <round>:
 8010e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e2e:	ec57 6b10 	vmov	r6, r7, d0
 8010e32:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8010e36:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8010e3a:	2c13      	cmp	r4, #19
 8010e3c:	463b      	mov	r3, r7
 8010e3e:	463d      	mov	r5, r7
 8010e40:	dc17      	bgt.n	8010e72 <round+0x46>
 8010e42:	2c00      	cmp	r4, #0
 8010e44:	da09      	bge.n	8010e5a <round+0x2e>
 8010e46:	3401      	adds	r4, #1
 8010e48:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8010e4c:	d103      	bne.n	8010e56 <round+0x2a>
 8010e4e:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010e52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010e56:	2100      	movs	r1, #0
 8010e58:	e02c      	b.n	8010eb4 <round+0x88>
 8010e5a:	4a18      	ldr	r2, [pc, #96]	; (8010ebc <round+0x90>)
 8010e5c:	4122      	asrs	r2, r4
 8010e5e:	4217      	tst	r7, r2
 8010e60:	d100      	bne.n	8010e64 <round+0x38>
 8010e62:	b19e      	cbz	r6, 8010e8c <round+0x60>
 8010e64:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010e68:	4123      	asrs	r3, r4
 8010e6a:	442b      	add	r3, r5
 8010e6c:	ea23 0302 	bic.w	r3, r3, r2
 8010e70:	e7f1      	b.n	8010e56 <round+0x2a>
 8010e72:	2c33      	cmp	r4, #51	; 0x33
 8010e74:	dd0d      	ble.n	8010e92 <round+0x66>
 8010e76:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8010e7a:	d107      	bne.n	8010e8c <round+0x60>
 8010e7c:	4630      	mov	r0, r6
 8010e7e:	4639      	mov	r1, r7
 8010e80:	ee10 2a10 	vmov	r2, s0
 8010e84:	f7f7 f93a 	bl	80080fc <__adddf3>
 8010e88:	4606      	mov	r6, r0
 8010e8a:	460f      	mov	r7, r1
 8010e8c:	ec47 6b10 	vmov	d0, r6, r7
 8010e90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e92:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8010e96:	f04f 30ff 	mov.w	r0, #4294967295
 8010e9a:	40d0      	lsrs	r0, r2
 8010e9c:	4206      	tst	r6, r0
 8010e9e:	d0f5      	beq.n	8010e8c <round+0x60>
 8010ea0:	2201      	movs	r2, #1
 8010ea2:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8010ea6:	fa02 f404 	lsl.w	r4, r2, r4
 8010eaa:	1931      	adds	r1, r6, r4
 8010eac:	bf28      	it	cs
 8010eae:	189b      	addcs	r3, r3, r2
 8010eb0:	ea21 0100 	bic.w	r1, r1, r0
 8010eb4:	461f      	mov	r7, r3
 8010eb6:	460e      	mov	r6, r1
 8010eb8:	e7e8      	b.n	8010e8c <round+0x60>
 8010eba:	bf00      	nop
 8010ebc:	000fffff 	.word	0x000fffff

08010ec0 <__errno>:
 8010ec0:	4b01      	ldr	r3, [pc, #4]	; (8010ec8 <__errno+0x8>)
 8010ec2:	6818      	ldr	r0, [r3, #0]
 8010ec4:	4770      	bx	lr
 8010ec6:	bf00      	nop
 8010ec8:	20000038 	.word	0x20000038

08010ecc <__sflush_r>:
 8010ecc:	898a      	ldrh	r2, [r1, #12]
 8010ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ed2:	4605      	mov	r5, r0
 8010ed4:	0710      	lsls	r0, r2, #28
 8010ed6:	460c      	mov	r4, r1
 8010ed8:	d458      	bmi.n	8010f8c <__sflush_r+0xc0>
 8010eda:	684b      	ldr	r3, [r1, #4]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	dc05      	bgt.n	8010eec <__sflush_r+0x20>
 8010ee0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	dc02      	bgt.n	8010eec <__sflush_r+0x20>
 8010ee6:	2000      	movs	r0, #0
 8010ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010eec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010eee:	2e00      	cmp	r6, #0
 8010ef0:	d0f9      	beq.n	8010ee6 <__sflush_r+0x1a>
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010ef8:	682f      	ldr	r7, [r5, #0]
 8010efa:	6a21      	ldr	r1, [r4, #32]
 8010efc:	602b      	str	r3, [r5, #0]
 8010efe:	d032      	beq.n	8010f66 <__sflush_r+0x9a>
 8010f00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010f02:	89a3      	ldrh	r3, [r4, #12]
 8010f04:	075a      	lsls	r2, r3, #29
 8010f06:	d505      	bpl.n	8010f14 <__sflush_r+0x48>
 8010f08:	6863      	ldr	r3, [r4, #4]
 8010f0a:	1ac0      	subs	r0, r0, r3
 8010f0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010f0e:	b10b      	cbz	r3, 8010f14 <__sflush_r+0x48>
 8010f10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010f12:	1ac0      	subs	r0, r0, r3
 8010f14:	2300      	movs	r3, #0
 8010f16:	4602      	mov	r2, r0
 8010f18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010f1a:	6a21      	ldr	r1, [r4, #32]
 8010f1c:	4628      	mov	r0, r5
 8010f1e:	47b0      	blx	r6
 8010f20:	1c43      	adds	r3, r0, #1
 8010f22:	89a3      	ldrh	r3, [r4, #12]
 8010f24:	d106      	bne.n	8010f34 <__sflush_r+0x68>
 8010f26:	6829      	ldr	r1, [r5, #0]
 8010f28:	291d      	cmp	r1, #29
 8010f2a:	d848      	bhi.n	8010fbe <__sflush_r+0xf2>
 8010f2c:	4a29      	ldr	r2, [pc, #164]	; (8010fd4 <__sflush_r+0x108>)
 8010f2e:	40ca      	lsrs	r2, r1
 8010f30:	07d6      	lsls	r6, r2, #31
 8010f32:	d544      	bpl.n	8010fbe <__sflush_r+0xf2>
 8010f34:	2200      	movs	r2, #0
 8010f36:	6062      	str	r2, [r4, #4]
 8010f38:	04d9      	lsls	r1, r3, #19
 8010f3a:	6922      	ldr	r2, [r4, #16]
 8010f3c:	6022      	str	r2, [r4, #0]
 8010f3e:	d504      	bpl.n	8010f4a <__sflush_r+0x7e>
 8010f40:	1c42      	adds	r2, r0, #1
 8010f42:	d101      	bne.n	8010f48 <__sflush_r+0x7c>
 8010f44:	682b      	ldr	r3, [r5, #0]
 8010f46:	b903      	cbnz	r3, 8010f4a <__sflush_r+0x7e>
 8010f48:	6560      	str	r0, [r4, #84]	; 0x54
 8010f4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f4c:	602f      	str	r7, [r5, #0]
 8010f4e:	2900      	cmp	r1, #0
 8010f50:	d0c9      	beq.n	8010ee6 <__sflush_r+0x1a>
 8010f52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f56:	4299      	cmp	r1, r3
 8010f58:	d002      	beq.n	8010f60 <__sflush_r+0x94>
 8010f5a:	4628      	mov	r0, r5
 8010f5c:	f000 f9fa 	bl	8011354 <_free_r>
 8010f60:	2000      	movs	r0, #0
 8010f62:	6360      	str	r0, [r4, #52]	; 0x34
 8010f64:	e7c0      	b.n	8010ee8 <__sflush_r+0x1c>
 8010f66:	2301      	movs	r3, #1
 8010f68:	4628      	mov	r0, r5
 8010f6a:	47b0      	blx	r6
 8010f6c:	1c41      	adds	r1, r0, #1
 8010f6e:	d1c8      	bne.n	8010f02 <__sflush_r+0x36>
 8010f70:	682b      	ldr	r3, [r5, #0]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d0c5      	beq.n	8010f02 <__sflush_r+0x36>
 8010f76:	2b1d      	cmp	r3, #29
 8010f78:	d001      	beq.n	8010f7e <__sflush_r+0xb2>
 8010f7a:	2b16      	cmp	r3, #22
 8010f7c:	d101      	bne.n	8010f82 <__sflush_r+0xb6>
 8010f7e:	602f      	str	r7, [r5, #0]
 8010f80:	e7b1      	b.n	8010ee6 <__sflush_r+0x1a>
 8010f82:	89a3      	ldrh	r3, [r4, #12]
 8010f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f88:	81a3      	strh	r3, [r4, #12]
 8010f8a:	e7ad      	b.n	8010ee8 <__sflush_r+0x1c>
 8010f8c:	690f      	ldr	r7, [r1, #16]
 8010f8e:	2f00      	cmp	r7, #0
 8010f90:	d0a9      	beq.n	8010ee6 <__sflush_r+0x1a>
 8010f92:	0793      	lsls	r3, r2, #30
 8010f94:	680e      	ldr	r6, [r1, #0]
 8010f96:	bf08      	it	eq
 8010f98:	694b      	ldreq	r3, [r1, #20]
 8010f9a:	600f      	str	r7, [r1, #0]
 8010f9c:	bf18      	it	ne
 8010f9e:	2300      	movne	r3, #0
 8010fa0:	eba6 0807 	sub.w	r8, r6, r7
 8010fa4:	608b      	str	r3, [r1, #8]
 8010fa6:	f1b8 0f00 	cmp.w	r8, #0
 8010faa:	dd9c      	ble.n	8010ee6 <__sflush_r+0x1a>
 8010fac:	4643      	mov	r3, r8
 8010fae:	463a      	mov	r2, r7
 8010fb0:	6a21      	ldr	r1, [r4, #32]
 8010fb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010fb4:	4628      	mov	r0, r5
 8010fb6:	47b0      	blx	r6
 8010fb8:	2800      	cmp	r0, #0
 8010fba:	dc06      	bgt.n	8010fca <__sflush_r+0xfe>
 8010fbc:	89a3      	ldrh	r3, [r4, #12]
 8010fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010fc2:	81a3      	strh	r3, [r4, #12]
 8010fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8010fc8:	e78e      	b.n	8010ee8 <__sflush_r+0x1c>
 8010fca:	4407      	add	r7, r0
 8010fcc:	eba8 0800 	sub.w	r8, r8, r0
 8010fd0:	e7e9      	b.n	8010fa6 <__sflush_r+0xda>
 8010fd2:	bf00      	nop
 8010fd4:	20400001 	.word	0x20400001

08010fd8 <_fflush_r>:
 8010fd8:	b538      	push	{r3, r4, r5, lr}
 8010fda:	690b      	ldr	r3, [r1, #16]
 8010fdc:	4605      	mov	r5, r0
 8010fde:	460c      	mov	r4, r1
 8010fe0:	b1db      	cbz	r3, 801101a <_fflush_r+0x42>
 8010fe2:	b118      	cbz	r0, 8010fec <_fflush_r+0x14>
 8010fe4:	6983      	ldr	r3, [r0, #24]
 8010fe6:	b90b      	cbnz	r3, 8010fec <_fflush_r+0x14>
 8010fe8:	f000 f872 	bl	80110d0 <__sinit>
 8010fec:	4b0c      	ldr	r3, [pc, #48]	; (8011020 <_fflush_r+0x48>)
 8010fee:	429c      	cmp	r4, r3
 8010ff0:	d109      	bne.n	8011006 <_fflush_r+0x2e>
 8010ff2:	686c      	ldr	r4, [r5, #4]
 8010ff4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ff8:	b17b      	cbz	r3, 801101a <_fflush_r+0x42>
 8010ffa:	4621      	mov	r1, r4
 8010ffc:	4628      	mov	r0, r5
 8010ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011002:	f7ff bf63 	b.w	8010ecc <__sflush_r>
 8011006:	4b07      	ldr	r3, [pc, #28]	; (8011024 <_fflush_r+0x4c>)
 8011008:	429c      	cmp	r4, r3
 801100a:	d101      	bne.n	8011010 <_fflush_r+0x38>
 801100c:	68ac      	ldr	r4, [r5, #8]
 801100e:	e7f1      	b.n	8010ff4 <_fflush_r+0x1c>
 8011010:	4b05      	ldr	r3, [pc, #20]	; (8011028 <_fflush_r+0x50>)
 8011012:	429c      	cmp	r4, r3
 8011014:	bf08      	it	eq
 8011016:	68ec      	ldreq	r4, [r5, #12]
 8011018:	e7ec      	b.n	8010ff4 <_fflush_r+0x1c>
 801101a:	2000      	movs	r0, #0
 801101c:	bd38      	pop	{r3, r4, r5, pc}
 801101e:	bf00      	nop
 8011020:	0801680c 	.word	0x0801680c
 8011024:	0801682c 	.word	0x0801682c
 8011028:	080167ec 	.word	0x080167ec

0801102c <fflush>:
 801102c:	4601      	mov	r1, r0
 801102e:	b920      	cbnz	r0, 801103a <fflush+0xe>
 8011030:	4b04      	ldr	r3, [pc, #16]	; (8011044 <fflush+0x18>)
 8011032:	4905      	ldr	r1, [pc, #20]	; (8011048 <fflush+0x1c>)
 8011034:	6818      	ldr	r0, [r3, #0]
 8011036:	f000 b8d3 	b.w	80111e0 <_fwalk_reent>
 801103a:	4b04      	ldr	r3, [pc, #16]	; (801104c <fflush+0x20>)
 801103c:	6818      	ldr	r0, [r3, #0]
 801103e:	f7ff bfcb 	b.w	8010fd8 <_fflush_r>
 8011042:	bf00      	nop
 8011044:	0801684c 	.word	0x0801684c
 8011048:	08010fd9 	.word	0x08010fd9
 801104c:	20000038 	.word	0x20000038

08011050 <std>:
 8011050:	2300      	movs	r3, #0
 8011052:	b510      	push	{r4, lr}
 8011054:	4604      	mov	r4, r0
 8011056:	e9c0 3300 	strd	r3, r3, [r0]
 801105a:	6083      	str	r3, [r0, #8]
 801105c:	8181      	strh	r1, [r0, #12]
 801105e:	6643      	str	r3, [r0, #100]	; 0x64
 8011060:	81c2      	strh	r2, [r0, #14]
 8011062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011066:	6183      	str	r3, [r0, #24]
 8011068:	4619      	mov	r1, r3
 801106a:	2208      	movs	r2, #8
 801106c:	305c      	adds	r0, #92	; 0x5c
 801106e:	f000 f968 	bl	8011342 <memset>
 8011072:	4b05      	ldr	r3, [pc, #20]	; (8011088 <std+0x38>)
 8011074:	6263      	str	r3, [r4, #36]	; 0x24
 8011076:	4b05      	ldr	r3, [pc, #20]	; (801108c <std+0x3c>)
 8011078:	62a3      	str	r3, [r4, #40]	; 0x28
 801107a:	4b05      	ldr	r3, [pc, #20]	; (8011090 <std+0x40>)
 801107c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801107e:	4b05      	ldr	r3, [pc, #20]	; (8011094 <std+0x44>)
 8011080:	6224      	str	r4, [r4, #32]
 8011082:	6323      	str	r3, [r4, #48]	; 0x30
 8011084:	bd10      	pop	{r4, pc}
 8011086:	bf00      	nop
 8011088:	080130b5 	.word	0x080130b5
 801108c:	080130d7 	.word	0x080130d7
 8011090:	0801310f 	.word	0x0801310f
 8011094:	08013133 	.word	0x08013133

08011098 <_cleanup_r>:
 8011098:	4901      	ldr	r1, [pc, #4]	; (80110a0 <_cleanup_r+0x8>)
 801109a:	f000 b8a1 	b.w	80111e0 <_fwalk_reent>
 801109e:	bf00      	nop
 80110a0:	08010fd9 	.word	0x08010fd9

080110a4 <__sfmoreglue>:
 80110a4:	b570      	push	{r4, r5, r6, lr}
 80110a6:	1e4a      	subs	r2, r1, #1
 80110a8:	2568      	movs	r5, #104	; 0x68
 80110aa:	4355      	muls	r5, r2
 80110ac:	460e      	mov	r6, r1
 80110ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80110b2:	f000 f99d 	bl	80113f0 <_malloc_r>
 80110b6:	4604      	mov	r4, r0
 80110b8:	b140      	cbz	r0, 80110cc <__sfmoreglue+0x28>
 80110ba:	2100      	movs	r1, #0
 80110bc:	e9c0 1600 	strd	r1, r6, [r0]
 80110c0:	300c      	adds	r0, #12
 80110c2:	60a0      	str	r0, [r4, #8]
 80110c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80110c8:	f000 f93b 	bl	8011342 <memset>
 80110cc:	4620      	mov	r0, r4
 80110ce:	bd70      	pop	{r4, r5, r6, pc}

080110d0 <__sinit>:
 80110d0:	6983      	ldr	r3, [r0, #24]
 80110d2:	b510      	push	{r4, lr}
 80110d4:	4604      	mov	r4, r0
 80110d6:	bb33      	cbnz	r3, 8011126 <__sinit+0x56>
 80110d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80110dc:	6503      	str	r3, [r0, #80]	; 0x50
 80110de:	4b12      	ldr	r3, [pc, #72]	; (8011128 <__sinit+0x58>)
 80110e0:	4a12      	ldr	r2, [pc, #72]	; (801112c <__sinit+0x5c>)
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	6282      	str	r2, [r0, #40]	; 0x28
 80110e6:	4298      	cmp	r0, r3
 80110e8:	bf04      	itt	eq
 80110ea:	2301      	moveq	r3, #1
 80110ec:	6183      	streq	r3, [r0, #24]
 80110ee:	f000 f81f 	bl	8011130 <__sfp>
 80110f2:	6060      	str	r0, [r4, #4]
 80110f4:	4620      	mov	r0, r4
 80110f6:	f000 f81b 	bl	8011130 <__sfp>
 80110fa:	60a0      	str	r0, [r4, #8]
 80110fc:	4620      	mov	r0, r4
 80110fe:	f000 f817 	bl	8011130 <__sfp>
 8011102:	2200      	movs	r2, #0
 8011104:	60e0      	str	r0, [r4, #12]
 8011106:	2104      	movs	r1, #4
 8011108:	6860      	ldr	r0, [r4, #4]
 801110a:	f7ff ffa1 	bl	8011050 <std>
 801110e:	2201      	movs	r2, #1
 8011110:	2109      	movs	r1, #9
 8011112:	68a0      	ldr	r0, [r4, #8]
 8011114:	f7ff ff9c 	bl	8011050 <std>
 8011118:	2202      	movs	r2, #2
 801111a:	2112      	movs	r1, #18
 801111c:	68e0      	ldr	r0, [r4, #12]
 801111e:	f7ff ff97 	bl	8011050 <std>
 8011122:	2301      	movs	r3, #1
 8011124:	61a3      	str	r3, [r4, #24]
 8011126:	bd10      	pop	{r4, pc}
 8011128:	0801684c 	.word	0x0801684c
 801112c:	08011099 	.word	0x08011099

08011130 <__sfp>:
 8011130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011132:	4b1b      	ldr	r3, [pc, #108]	; (80111a0 <__sfp+0x70>)
 8011134:	681e      	ldr	r6, [r3, #0]
 8011136:	69b3      	ldr	r3, [r6, #24]
 8011138:	4607      	mov	r7, r0
 801113a:	b913      	cbnz	r3, 8011142 <__sfp+0x12>
 801113c:	4630      	mov	r0, r6
 801113e:	f7ff ffc7 	bl	80110d0 <__sinit>
 8011142:	3648      	adds	r6, #72	; 0x48
 8011144:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011148:	3b01      	subs	r3, #1
 801114a:	d503      	bpl.n	8011154 <__sfp+0x24>
 801114c:	6833      	ldr	r3, [r6, #0]
 801114e:	b133      	cbz	r3, 801115e <__sfp+0x2e>
 8011150:	6836      	ldr	r6, [r6, #0]
 8011152:	e7f7      	b.n	8011144 <__sfp+0x14>
 8011154:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011158:	b16d      	cbz	r5, 8011176 <__sfp+0x46>
 801115a:	3468      	adds	r4, #104	; 0x68
 801115c:	e7f4      	b.n	8011148 <__sfp+0x18>
 801115e:	2104      	movs	r1, #4
 8011160:	4638      	mov	r0, r7
 8011162:	f7ff ff9f 	bl	80110a4 <__sfmoreglue>
 8011166:	6030      	str	r0, [r6, #0]
 8011168:	2800      	cmp	r0, #0
 801116a:	d1f1      	bne.n	8011150 <__sfp+0x20>
 801116c:	230c      	movs	r3, #12
 801116e:	603b      	str	r3, [r7, #0]
 8011170:	4604      	mov	r4, r0
 8011172:	4620      	mov	r0, r4
 8011174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011176:	4b0b      	ldr	r3, [pc, #44]	; (80111a4 <__sfp+0x74>)
 8011178:	6665      	str	r5, [r4, #100]	; 0x64
 801117a:	e9c4 5500 	strd	r5, r5, [r4]
 801117e:	60a5      	str	r5, [r4, #8]
 8011180:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011184:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011188:	2208      	movs	r2, #8
 801118a:	4629      	mov	r1, r5
 801118c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011190:	f000 f8d7 	bl	8011342 <memset>
 8011194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801119c:	e7e9      	b.n	8011172 <__sfp+0x42>
 801119e:	bf00      	nop
 80111a0:	0801684c 	.word	0x0801684c
 80111a4:	ffff0001 	.word	0xffff0001

080111a8 <_fwalk>:
 80111a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111ac:	4688      	mov	r8, r1
 80111ae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80111b2:	2600      	movs	r6, #0
 80111b4:	b914      	cbnz	r4, 80111bc <_fwalk+0x14>
 80111b6:	4630      	mov	r0, r6
 80111b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111bc:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80111c0:	3f01      	subs	r7, #1
 80111c2:	d501      	bpl.n	80111c8 <_fwalk+0x20>
 80111c4:	6824      	ldr	r4, [r4, #0]
 80111c6:	e7f5      	b.n	80111b4 <_fwalk+0xc>
 80111c8:	89ab      	ldrh	r3, [r5, #12]
 80111ca:	2b01      	cmp	r3, #1
 80111cc:	d906      	bls.n	80111dc <_fwalk+0x34>
 80111ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80111d2:	3301      	adds	r3, #1
 80111d4:	d002      	beq.n	80111dc <_fwalk+0x34>
 80111d6:	4628      	mov	r0, r5
 80111d8:	47c0      	blx	r8
 80111da:	4306      	orrs	r6, r0
 80111dc:	3568      	adds	r5, #104	; 0x68
 80111de:	e7ef      	b.n	80111c0 <_fwalk+0x18>

080111e0 <_fwalk_reent>:
 80111e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80111e4:	4680      	mov	r8, r0
 80111e6:	4689      	mov	r9, r1
 80111e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80111ec:	2600      	movs	r6, #0
 80111ee:	b914      	cbnz	r4, 80111f6 <_fwalk_reent+0x16>
 80111f0:	4630      	mov	r0, r6
 80111f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111f6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80111fa:	3f01      	subs	r7, #1
 80111fc:	d501      	bpl.n	8011202 <_fwalk_reent+0x22>
 80111fe:	6824      	ldr	r4, [r4, #0]
 8011200:	e7f5      	b.n	80111ee <_fwalk_reent+0xe>
 8011202:	89ab      	ldrh	r3, [r5, #12]
 8011204:	2b01      	cmp	r3, #1
 8011206:	d907      	bls.n	8011218 <_fwalk_reent+0x38>
 8011208:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801120c:	3301      	adds	r3, #1
 801120e:	d003      	beq.n	8011218 <_fwalk_reent+0x38>
 8011210:	4629      	mov	r1, r5
 8011212:	4640      	mov	r0, r8
 8011214:	47c8      	blx	r9
 8011216:	4306      	orrs	r6, r0
 8011218:	3568      	adds	r5, #104	; 0x68
 801121a:	e7ee      	b.n	80111fa <_fwalk_reent+0x1a>

0801121c <__libc_init_array>:
 801121c:	b570      	push	{r4, r5, r6, lr}
 801121e:	4e0d      	ldr	r6, [pc, #52]	; (8011254 <__libc_init_array+0x38>)
 8011220:	4c0d      	ldr	r4, [pc, #52]	; (8011258 <__libc_init_array+0x3c>)
 8011222:	1ba4      	subs	r4, r4, r6
 8011224:	10a4      	asrs	r4, r4, #2
 8011226:	2500      	movs	r5, #0
 8011228:	42a5      	cmp	r5, r4
 801122a:	d109      	bne.n	8011240 <__libc_init_array+0x24>
 801122c:	4e0b      	ldr	r6, [pc, #44]	; (801125c <__libc_init_array+0x40>)
 801122e:	4c0c      	ldr	r4, [pc, #48]	; (8011260 <__libc_init_array+0x44>)
 8011230:	f005 f838 	bl	80162a4 <_init>
 8011234:	1ba4      	subs	r4, r4, r6
 8011236:	10a4      	asrs	r4, r4, #2
 8011238:	2500      	movs	r5, #0
 801123a:	42a5      	cmp	r5, r4
 801123c:	d105      	bne.n	801124a <__libc_init_array+0x2e>
 801123e:	bd70      	pop	{r4, r5, r6, pc}
 8011240:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011244:	4798      	blx	r3
 8011246:	3501      	adds	r5, #1
 8011248:	e7ee      	b.n	8011228 <__libc_init_array+0xc>
 801124a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801124e:	4798      	blx	r3
 8011250:	3501      	adds	r5, #1
 8011252:	e7f2      	b.n	801123a <__libc_init_array+0x1e>
 8011254:	08016b28 	.word	0x08016b28
 8011258:	08016b28 	.word	0x08016b28
 801125c:	08016b28 	.word	0x08016b28
 8011260:	08016b2c 	.word	0x08016b2c

08011264 <__swhatbuf_r>:
 8011264:	b570      	push	{r4, r5, r6, lr}
 8011266:	460e      	mov	r6, r1
 8011268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801126c:	2900      	cmp	r1, #0
 801126e:	b096      	sub	sp, #88	; 0x58
 8011270:	4614      	mov	r4, r2
 8011272:	461d      	mov	r5, r3
 8011274:	da07      	bge.n	8011286 <__swhatbuf_r+0x22>
 8011276:	2300      	movs	r3, #0
 8011278:	602b      	str	r3, [r5, #0]
 801127a:	89b3      	ldrh	r3, [r6, #12]
 801127c:	061a      	lsls	r2, r3, #24
 801127e:	d410      	bmi.n	80112a2 <__swhatbuf_r+0x3e>
 8011280:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011284:	e00e      	b.n	80112a4 <__swhatbuf_r+0x40>
 8011286:	466a      	mov	r2, sp
 8011288:	f003 fe66 	bl	8014f58 <_fstat_r>
 801128c:	2800      	cmp	r0, #0
 801128e:	dbf2      	blt.n	8011276 <__swhatbuf_r+0x12>
 8011290:	9a01      	ldr	r2, [sp, #4]
 8011292:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011296:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801129a:	425a      	negs	r2, r3
 801129c:	415a      	adcs	r2, r3
 801129e:	602a      	str	r2, [r5, #0]
 80112a0:	e7ee      	b.n	8011280 <__swhatbuf_r+0x1c>
 80112a2:	2340      	movs	r3, #64	; 0x40
 80112a4:	2000      	movs	r0, #0
 80112a6:	6023      	str	r3, [r4, #0]
 80112a8:	b016      	add	sp, #88	; 0x58
 80112aa:	bd70      	pop	{r4, r5, r6, pc}

080112ac <__smakebuf_r>:
 80112ac:	898b      	ldrh	r3, [r1, #12]
 80112ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80112b0:	079d      	lsls	r5, r3, #30
 80112b2:	4606      	mov	r6, r0
 80112b4:	460c      	mov	r4, r1
 80112b6:	d507      	bpl.n	80112c8 <__smakebuf_r+0x1c>
 80112b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80112bc:	6023      	str	r3, [r4, #0]
 80112be:	6123      	str	r3, [r4, #16]
 80112c0:	2301      	movs	r3, #1
 80112c2:	6163      	str	r3, [r4, #20]
 80112c4:	b002      	add	sp, #8
 80112c6:	bd70      	pop	{r4, r5, r6, pc}
 80112c8:	ab01      	add	r3, sp, #4
 80112ca:	466a      	mov	r2, sp
 80112cc:	f7ff ffca 	bl	8011264 <__swhatbuf_r>
 80112d0:	9900      	ldr	r1, [sp, #0]
 80112d2:	4605      	mov	r5, r0
 80112d4:	4630      	mov	r0, r6
 80112d6:	f000 f88b 	bl	80113f0 <_malloc_r>
 80112da:	b948      	cbnz	r0, 80112f0 <__smakebuf_r+0x44>
 80112dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112e0:	059a      	lsls	r2, r3, #22
 80112e2:	d4ef      	bmi.n	80112c4 <__smakebuf_r+0x18>
 80112e4:	f023 0303 	bic.w	r3, r3, #3
 80112e8:	f043 0302 	orr.w	r3, r3, #2
 80112ec:	81a3      	strh	r3, [r4, #12]
 80112ee:	e7e3      	b.n	80112b8 <__smakebuf_r+0xc>
 80112f0:	4b0d      	ldr	r3, [pc, #52]	; (8011328 <__smakebuf_r+0x7c>)
 80112f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80112f4:	89a3      	ldrh	r3, [r4, #12]
 80112f6:	6020      	str	r0, [r4, #0]
 80112f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112fc:	81a3      	strh	r3, [r4, #12]
 80112fe:	9b00      	ldr	r3, [sp, #0]
 8011300:	6163      	str	r3, [r4, #20]
 8011302:	9b01      	ldr	r3, [sp, #4]
 8011304:	6120      	str	r0, [r4, #16]
 8011306:	b15b      	cbz	r3, 8011320 <__smakebuf_r+0x74>
 8011308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801130c:	4630      	mov	r0, r6
 801130e:	f004 f95b 	bl	80155c8 <_isatty_r>
 8011312:	b128      	cbz	r0, 8011320 <__smakebuf_r+0x74>
 8011314:	89a3      	ldrh	r3, [r4, #12]
 8011316:	f023 0303 	bic.w	r3, r3, #3
 801131a:	f043 0301 	orr.w	r3, r3, #1
 801131e:	81a3      	strh	r3, [r4, #12]
 8011320:	89a3      	ldrh	r3, [r4, #12]
 8011322:	431d      	orrs	r5, r3
 8011324:	81a5      	strh	r5, [r4, #12]
 8011326:	e7cd      	b.n	80112c4 <__smakebuf_r+0x18>
 8011328:	08011099 	.word	0x08011099

0801132c <memcpy>:
 801132c:	b510      	push	{r4, lr}
 801132e:	1e43      	subs	r3, r0, #1
 8011330:	440a      	add	r2, r1
 8011332:	4291      	cmp	r1, r2
 8011334:	d100      	bne.n	8011338 <memcpy+0xc>
 8011336:	bd10      	pop	{r4, pc}
 8011338:	f811 4b01 	ldrb.w	r4, [r1], #1
 801133c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011340:	e7f7      	b.n	8011332 <memcpy+0x6>

08011342 <memset>:
 8011342:	4402      	add	r2, r0
 8011344:	4603      	mov	r3, r0
 8011346:	4293      	cmp	r3, r2
 8011348:	d100      	bne.n	801134c <memset+0xa>
 801134a:	4770      	bx	lr
 801134c:	f803 1b01 	strb.w	r1, [r3], #1
 8011350:	e7f9      	b.n	8011346 <memset+0x4>
	...

08011354 <_free_r>:
 8011354:	b538      	push	{r3, r4, r5, lr}
 8011356:	4605      	mov	r5, r0
 8011358:	2900      	cmp	r1, #0
 801135a:	d045      	beq.n	80113e8 <_free_r+0x94>
 801135c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011360:	1f0c      	subs	r4, r1, #4
 8011362:	2b00      	cmp	r3, #0
 8011364:	bfb8      	it	lt
 8011366:	18e4      	addlt	r4, r4, r3
 8011368:	f004 f9a5 	bl	80156b6 <__malloc_lock>
 801136c:	4a1f      	ldr	r2, [pc, #124]	; (80113ec <_free_r+0x98>)
 801136e:	6813      	ldr	r3, [r2, #0]
 8011370:	4610      	mov	r0, r2
 8011372:	b933      	cbnz	r3, 8011382 <_free_r+0x2e>
 8011374:	6063      	str	r3, [r4, #4]
 8011376:	6014      	str	r4, [r2, #0]
 8011378:	4628      	mov	r0, r5
 801137a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801137e:	f004 b99b 	b.w	80156b8 <__malloc_unlock>
 8011382:	42a3      	cmp	r3, r4
 8011384:	d90c      	bls.n	80113a0 <_free_r+0x4c>
 8011386:	6821      	ldr	r1, [r4, #0]
 8011388:	1862      	adds	r2, r4, r1
 801138a:	4293      	cmp	r3, r2
 801138c:	bf04      	itt	eq
 801138e:	681a      	ldreq	r2, [r3, #0]
 8011390:	685b      	ldreq	r3, [r3, #4]
 8011392:	6063      	str	r3, [r4, #4]
 8011394:	bf04      	itt	eq
 8011396:	1852      	addeq	r2, r2, r1
 8011398:	6022      	streq	r2, [r4, #0]
 801139a:	6004      	str	r4, [r0, #0]
 801139c:	e7ec      	b.n	8011378 <_free_r+0x24>
 801139e:	4613      	mov	r3, r2
 80113a0:	685a      	ldr	r2, [r3, #4]
 80113a2:	b10a      	cbz	r2, 80113a8 <_free_r+0x54>
 80113a4:	42a2      	cmp	r2, r4
 80113a6:	d9fa      	bls.n	801139e <_free_r+0x4a>
 80113a8:	6819      	ldr	r1, [r3, #0]
 80113aa:	1858      	adds	r0, r3, r1
 80113ac:	42a0      	cmp	r0, r4
 80113ae:	d10b      	bne.n	80113c8 <_free_r+0x74>
 80113b0:	6820      	ldr	r0, [r4, #0]
 80113b2:	4401      	add	r1, r0
 80113b4:	1858      	adds	r0, r3, r1
 80113b6:	4282      	cmp	r2, r0
 80113b8:	6019      	str	r1, [r3, #0]
 80113ba:	d1dd      	bne.n	8011378 <_free_r+0x24>
 80113bc:	6810      	ldr	r0, [r2, #0]
 80113be:	6852      	ldr	r2, [r2, #4]
 80113c0:	605a      	str	r2, [r3, #4]
 80113c2:	4401      	add	r1, r0
 80113c4:	6019      	str	r1, [r3, #0]
 80113c6:	e7d7      	b.n	8011378 <_free_r+0x24>
 80113c8:	d902      	bls.n	80113d0 <_free_r+0x7c>
 80113ca:	230c      	movs	r3, #12
 80113cc:	602b      	str	r3, [r5, #0]
 80113ce:	e7d3      	b.n	8011378 <_free_r+0x24>
 80113d0:	6820      	ldr	r0, [r4, #0]
 80113d2:	1821      	adds	r1, r4, r0
 80113d4:	428a      	cmp	r2, r1
 80113d6:	bf04      	itt	eq
 80113d8:	6811      	ldreq	r1, [r2, #0]
 80113da:	6852      	ldreq	r2, [r2, #4]
 80113dc:	6062      	str	r2, [r4, #4]
 80113de:	bf04      	itt	eq
 80113e0:	1809      	addeq	r1, r1, r0
 80113e2:	6021      	streq	r1, [r4, #0]
 80113e4:	605c      	str	r4, [r3, #4]
 80113e6:	e7c7      	b.n	8011378 <_free_r+0x24>
 80113e8:	bd38      	pop	{r3, r4, r5, pc}
 80113ea:	bf00      	nop
 80113ec:	20009a1c 	.word	0x20009a1c

080113f0 <_malloc_r>:
 80113f0:	b570      	push	{r4, r5, r6, lr}
 80113f2:	1ccd      	adds	r5, r1, #3
 80113f4:	f025 0503 	bic.w	r5, r5, #3
 80113f8:	3508      	adds	r5, #8
 80113fa:	2d0c      	cmp	r5, #12
 80113fc:	bf38      	it	cc
 80113fe:	250c      	movcc	r5, #12
 8011400:	2d00      	cmp	r5, #0
 8011402:	4606      	mov	r6, r0
 8011404:	db01      	blt.n	801140a <_malloc_r+0x1a>
 8011406:	42a9      	cmp	r1, r5
 8011408:	d903      	bls.n	8011412 <_malloc_r+0x22>
 801140a:	230c      	movs	r3, #12
 801140c:	6033      	str	r3, [r6, #0]
 801140e:	2000      	movs	r0, #0
 8011410:	bd70      	pop	{r4, r5, r6, pc}
 8011412:	f004 f950 	bl	80156b6 <__malloc_lock>
 8011416:	4a21      	ldr	r2, [pc, #132]	; (801149c <_malloc_r+0xac>)
 8011418:	6814      	ldr	r4, [r2, #0]
 801141a:	4621      	mov	r1, r4
 801141c:	b991      	cbnz	r1, 8011444 <_malloc_r+0x54>
 801141e:	4c20      	ldr	r4, [pc, #128]	; (80114a0 <_malloc_r+0xb0>)
 8011420:	6823      	ldr	r3, [r4, #0]
 8011422:	b91b      	cbnz	r3, 801142c <_malloc_r+0x3c>
 8011424:	4630      	mov	r0, r6
 8011426:	f001 fd0f 	bl	8012e48 <_sbrk_r>
 801142a:	6020      	str	r0, [r4, #0]
 801142c:	4629      	mov	r1, r5
 801142e:	4630      	mov	r0, r6
 8011430:	f001 fd0a 	bl	8012e48 <_sbrk_r>
 8011434:	1c43      	adds	r3, r0, #1
 8011436:	d124      	bne.n	8011482 <_malloc_r+0x92>
 8011438:	230c      	movs	r3, #12
 801143a:	6033      	str	r3, [r6, #0]
 801143c:	4630      	mov	r0, r6
 801143e:	f004 f93b 	bl	80156b8 <__malloc_unlock>
 8011442:	e7e4      	b.n	801140e <_malloc_r+0x1e>
 8011444:	680b      	ldr	r3, [r1, #0]
 8011446:	1b5b      	subs	r3, r3, r5
 8011448:	d418      	bmi.n	801147c <_malloc_r+0x8c>
 801144a:	2b0b      	cmp	r3, #11
 801144c:	d90f      	bls.n	801146e <_malloc_r+0x7e>
 801144e:	600b      	str	r3, [r1, #0]
 8011450:	50cd      	str	r5, [r1, r3]
 8011452:	18cc      	adds	r4, r1, r3
 8011454:	4630      	mov	r0, r6
 8011456:	f004 f92f 	bl	80156b8 <__malloc_unlock>
 801145a:	f104 000b 	add.w	r0, r4, #11
 801145e:	1d23      	adds	r3, r4, #4
 8011460:	f020 0007 	bic.w	r0, r0, #7
 8011464:	1ac3      	subs	r3, r0, r3
 8011466:	d0d3      	beq.n	8011410 <_malloc_r+0x20>
 8011468:	425a      	negs	r2, r3
 801146a:	50e2      	str	r2, [r4, r3]
 801146c:	e7d0      	b.n	8011410 <_malloc_r+0x20>
 801146e:	428c      	cmp	r4, r1
 8011470:	684b      	ldr	r3, [r1, #4]
 8011472:	bf16      	itet	ne
 8011474:	6063      	strne	r3, [r4, #4]
 8011476:	6013      	streq	r3, [r2, #0]
 8011478:	460c      	movne	r4, r1
 801147a:	e7eb      	b.n	8011454 <_malloc_r+0x64>
 801147c:	460c      	mov	r4, r1
 801147e:	6849      	ldr	r1, [r1, #4]
 8011480:	e7cc      	b.n	801141c <_malloc_r+0x2c>
 8011482:	1cc4      	adds	r4, r0, #3
 8011484:	f024 0403 	bic.w	r4, r4, #3
 8011488:	42a0      	cmp	r0, r4
 801148a:	d005      	beq.n	8011498 <_malloc_r+0xa8>
 801148c:	1a21      	subs	r1, r4, r0
 801148e:	4630      	mov	r0, r6
 8011490:	f001 fcda 	bl	8012e48 <_sbrk_r>
 8011494:	3001      	adds	r0, #1
 8011496:	d0cf      	beq.n	8011438 <_malloc_r+0x48>
 8011498:	6025      	str	r5, [r4, #0]
 801149a:	e7db      	b.n	8011454 <_malloc_r+0x64>
 801149c:	20009a1c 	.word	0x20009a1c
 80114a0:	20009a20 	.word	0x20009a20

080114a4 <__sfputc_r>:
 80114a4:	6893      	ldr	r3, [r2, #8]
 80114a6:	3b01      	subs	r3, #1
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	b410      	push	{r4}
 80114ac:	6093      	str	r3, [r2, #8]
 80114ae:	da08      	bge.n	80114c2 <__sfputc_r+0x1e>
 80114b0:	6994      	ldr	r4, [r2, #24]
 80114b2:	42a3      	cmp	r3, r4
 80114b4:	db01      	blt.n	80114ba <__sfputc_r+0x16>
 80114b6:	290a      	cmp	r1, #10
 80114b8:	d103      	bne.n	80114c2 <__sfputc_r+0x1e>
 80114ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114be:	f002 be25 	b.w	801410c <__swbuf_r>
 80114c2:	6813      	ldr	r3, [r2, #0]
 80114c4:	1c58      	adds	r0, r3, #1
 80114c6:	6010      	str	r0, [r2, #0]
 80114c8:	7019      	strb	r1, [r3, #0]
 80114ca:	4608      	mov	r0, r1
 80114cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80114d0:	4770      	bx	lr

080114d2 <__sfputs_r>:
 80114d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114d4:	4606      	mov	r6, r0
 80114d6:	460f      	mov	r7, r1
 80114d8:	4614      	mov	r4, r2
 80114da:	18d5      	adds	r5, r2, r3
 80114dc:	42ac      	cmp	r4, r5
 80114de:	d101      	bne.n	80114e4 <__sfputs_r+0x12>
 80114e0:	2000      	movs	r0, #0
 80114e2:	e007      	b.n	80114f4 <__sfputs_r+0x22>
 80114e4:	463a      	mov	r2, r7
 80114e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114ea:	4630      	mov	r0, r6
 80114ec:	f7ff ffda 	bl	80114a4 <__sfputc_r>
 80114f0:	1c43      	adds	r3, r0, #1
 80114f2:	d1f3      	bne.n	80114dc <__sfputs_r+0xa>
 80114f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080114f8 <_vfiprintf_r>:
 80114f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114fc:	460c      	mov	r4, r1
 80114fe:	b09d      	sub	sp, #116	; 0x74
 8011500:	4617      	mov	r7, r2
 8011502:	461d      	mov	r5, r3
 8011504:	4606      	mov	r6, r0
 8011506:	b118      	cbz	r0, 8011510 <_vfiprintf_r+0x18>
 8011508:	6983      	ldr	r3, [r0, #24]
 801150a:	b90b      	cbnz	r3, 8011510 <_vfiprintf_r+0x18>
 801150c:	f7ff fde0 	bl	80110d0 <__sinit>
 8011510:	4b7c      	ldr	r3, [pc, #496]	; (8011704 <_vfiprintf_r+0x20c>)
 8011512:	429c      	cmp	r4, r3
 8011514:	d158      	bne.n	80115c8 <_vfiprintf_r+0xd0>
 8011516:	6874      	ldr	r4, [r6, #4]
 8011518:	89a3      	ldrh	r3, [r4, #12]
 801151a:	0718      	lsls	r0, r3, #28
 801151c:	d55e      	bpl.n	80115dc <_vfiprintf_r+0xe4>
 801151e:	6923      	ldr	r3, [r4, #16]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d05b      	beq.n	80115dc <_vfiprintf_r+0xe4>
 8011524:	2300      	movs	r3, #0
 8011526:	9309      	str	r3, [sp, #36]	; 0x24
 8011528:	2320      	movs	r3, #32
 801152a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801152e:	2330      	movs	r3, #48	; 0x30
 8011530:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011534:	9503      	str	r5, [sp, #12]
 8011536:	f04f 0b01 	mov.w	fp, #1
 801153a:	46b8      	mov	r8, r7
 801153c:	4645      	mov	r5, r8
 801153e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011542:	b10b      	cbz	r3, 8011548 <_vfiprintf_r+0x50>
 8011544:	2b25      	cmp	r3, #37	; 0x25
 8011546:	d154      	bne.n	80115f2 <_vfiprintf_r+0xfa>
 8011548:	ebb8 0a07 	subs.w	sl, r8, r7
 801154c:	d00b      	beq.n	8011566 <_vfiprintf_r+0x6e>
 801154e:	4653      	mov	r3, sl
 8011550:	463a      	mov	r2, r7
 8011552:	4621      	mov	r1, r4
 8011554:	4630      	mov	r0, r6
 8011556:	f7ff ffbc 	bl	80114d2 <__sfputs_r>
 801155a:	3001      	adds	r0, #1
 801155c:	f000 80c2 	beq.w	80116e4 <_vfiprintf_r+0x1ec>
 8011560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011562:	4453      	add	r3, sl
 8011564:	9309      	str	r3, [sp, #36]	; 0x24
 8011566:	f898 3000 	ldrb.w	r3, [r8]
 801156a:	2b00      	cmp	r3, #0
 801156c:	f000 80ba 	beq.w	80116e4 <_vfiprintf_r+0x1ec>
 8011570:	2300      	movs	r3, #0
 8011572:	f04f 32ff 	mov.w	r2, #4294967295
 8011576:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801157a:	9304      	str	r3, [sp, #16]
 801157c:	9307      	str	r3, [sp, #28]
 801157e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011582:	931a      	str	r3, [sp, #104]	; 0x68
 8011584:	46a8      	mov	r8, r5
 8011586:	2205      	movs	r2, #5
 8011588:	f818 1b01 	ldrb.w	r1, [r8], #1
 801158c:	485e      	ldr	r0, [pc, #376]	; (8011708 <_vfiprintf_r+0x210>)
 801158e:	f7f6 fd5f 	bl	8008050 <memchr>
 8011592:	9b04      	ldr	r3, [sp, #16]
 8011594:	bb78      	cbnz	r0, 80115f6 <_vfiprintf_r+0xfe>
 8011596:	06d9      	lsls	r1, r3, #27
 8011598:	bf44      	itt	mi
 801159a:	2220      	movmi	r2, #32
 801159c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80115a0:	071a      	lsls	r2, r3, #28
 80115a2:	bf44      	itt	mi
 80115a4:	222b      	movmi	r2, #43	; 0x2b
 80115a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80115aa:	782a      	ldrb	r2, [r5, #0]
 80115ac:	2a2a      	cmp	r2, #42	; 0x2a
 80115ae:	d02a      	beq.n	8011606 <_vfiprintf_r+0x10e>
 80115b0:	9a07      	ldr	r2, [sp, #28]
 80115b2:	46a8      	mov	r8, r5
 80115b4:	2000      	movs	r0, #0
 80115b6:	250a      	movs	r5, #10
 80115b8:	4641      	mov	r1, r8
 80115ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115be:	3b30      	subs	r3, #48	; 0x30
 80115c0:	2b09      	cmp	r3, #9
 80115c2:	d969      	bls.n	8011698 <_vfiprintf_r+0x1a0>
 80115c4:	b360      	cbz	r0, 8011620 <_vfiprintf_r+0x128>
 80115c6:	e024      	b.n	8011612 <_vfiprintf_r+0x11a>
 80115c8:	4b50      	ldr	r3, [pc, #320]	; (801170c <_vfiprintf_r+0x214>)
 80115ca:	429c      	cmp	r4, r3
 80115cc:	d101      	bne.n	80115d2 <_vfiprintf_r+0xda>
 80115ce:	68b4      	ldr	r4, [r6, #8]
 80115d0:	e7a2      	b.n	8011518 <_vfiprintf_r+0x20>
 80115d2:	4b4f      	ldr	r3, [pc, #316]	; (8011710 <_vfiprintf_r+0x218>)
 80115d4:	429c      	cmp	r4, r3
 80115d6:	bf08      	it	eq
 80115d8:	68f4      	ldreq	r4, [r6, #12]
 80115da:	e79d      	b.n	8011518 <_vfiprintf_r+0x20>
 80115dc:	4621      	mov	r1, r4
 80115de:	4630      	mov	r0, r6
 80115e0:	f002 fdf8 	bl	80141d4 <__swsetup_r>
 80115e4:	2800      	cmp	r0, #0
 80115e6:	d09d      	beq.n	8011524 <_vfiprintf_r+0x2c>
 80115e8:	f04f 30ff 	mov.w	r0, #4294967295
 80115ec:	b01d      	add	sp, #116	; 0x74
 80115ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115f2:	46a8      	mov	r8, r5
 80115f4:	e7a2      	b.n	801153c <_vfiprintf_r+0x44>
 80115f6:	4a44      	ldr	r2, [pc, #272]	; (8011708 <_vfiprintf_r+0x210>)
 80115f8:	1a80      	subs	r0, r0, r2
 80115fa:	fa0b f000 	lsl.w	r0, fp, r0
 80115fe:	4318      	orrs	r0, r3
 8011600:	9004      	str	r0, [sp, #16]
 8011602:	4645      	mov	r5, r8
 8011604:	e7be      	b.n	8011584 <_vfiprintf_r+0x8c>
 8011606:	9a03      	ldr	r2, [sp, #12]
 8011608:	1d11      	adds	r1, r2, #4
 801160a:	6812      	ldr	r2, [r2, #0]
 801160c:	9103      	str	r1, [sp, #12]
 801160e:	2a00      	cmp	r2, #0
 8011610:	db01      	blt.n	8011616 <_vfiprintf_r+0x11e>
 8011612:	9207      	str	r2, [sp, #28]
 8011614:	e004      	b.n	8011620 <_vfiprintf_r+0x128>
 8011616:	4252      	negs	r2, r2
 8011618:	f043 0302 	orr.w	r3, r3, #2
 801161c:	9207      	str	r2, [sp, #28]
 801161e:	9304      	str	r3, [sp, #16]
 8011620:	f898 3000 	ldrb.w	r3, [r8]
 8011624:	2b2e      	cmp	r3, #46	; 0x2e
 8011626:	d10e      	bne.n	8011646 <_vfiprintf_r+0x14e>
 8011628:	f898 3001 	ldrb.w	r3, [r8, #1]
 801162c:	2b2a      	cmp	r3, #42	; 0x2a
 801162e:	d138      	bne.n	80116a2 <_vfiprintf_r+0x1aa>
 8011630:	9b03      	ldr	r3, [sp, #12]
 8011632:	1d1a      	adds	r2, r3, #4
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	9203      	str	r2, [sp, #12]
 8011638:	2b00      	cmp	r3, #0
 801163a:	bfb8      	it	lt
 801163c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011640:	f108 0802 	add.w	r8, r8, #2
 8011644:	9305      	str	r3, [sp, #20]
 8011646:	4d33      	ldr	r5, [pc, #204]	; (8011714 <_vfiprintf_r+0x21c>)
 8011648:	f898 1000 	ldrb.w	r1, [r8]
 801164c:	2203      	movs	r2, #3
 801164e:	4628      	mov	r0, r5
 8011650:	f7f6 fcfe 	bl	8008050 <memchr>
 8011654:	b140      	cbz	r0, 8011668 <_vfiprintf_r+0x170>
 8011656:	2340      	movs	r3, #64	; 0x40
 8011658:	1b40      	subs	r0, r0, r5
 801165a:	fa03 f000 	lsl.w	r0, r3, r0
 801165e:	9b04      	ldr	r3, [sp, #16]
 8011660:	4303      	orrs	r3, r0
 8011662:	f108 0801 	add.w	r8, r8, #1
 8011666:	9304      	str	r3, [sp, #16]
 8011668:	f898 1000 	ldrb.w	r1, [r8]
 801166c:	482a      	ldr	r0, [pc, #168]	; (8011718 <_vfiprintf_r+0x220>)
 801166e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011672:	2206      	movs	r2, #6
 8011674:	f108 0701 	add.w	r7, r8, #1
 8011678:	f7f6 fcea 	bl	8008050 <memchr>
 801167c:	2800      	cmp	r0, #0
 801167e:	d037      	beq.n	80116f0 <_vfiprintf_r+0x1f8>
 8011680:	4b26      	ldr	r3, [pc, #152]	; (801171c <_vfiprintf_r+0x224>)
 8011682:	bb1b      	cbnz	r3, 80116cc <_vfiprintf_r+0x1d4>
 8011684:	9b03      	ldr	r3, [sp, #12]
 8011686:	3307      	adds	r3, #7
 8011688:	f023 0307 	bic.w	r3, r3, #7
 801168c:	3308      	adds	r3, #8
 801168e:	9303      	str	r3, [sp, #12]
 8011690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011692:	444b      	add	r3, r9
 8011694:	9309      	str	r3, [sp, #36]	; 0x24
 8011696:	e750      	b.n	801153a <_vfiprintf_r+0x42>
 8011698:	fb05 3202 	mla	r2, r5, r2, r3
 801169c:	2001      	movs	r0, #1
 801169e:	4688      	mov	r8, r1
 80116a0:	e78a      	b.n	80115b8 <_vfiprintf_r+0xc0>
 80116a2:	2300      	movs	r3, #0
 80116a4:	f108 0801 	add.w	r8, r8, #1
 80116a8:	9305      	str	r3, [sp, #20]
 80116aa:	4619      	mov	r1, r3
 80116ac:	250a      	movs	r5, #10
 80116ae:	4640      	mov	r0, r8
 80116b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116b4:	3a30      	subs	r2, #48	; 0x30
 80116b6:	2a09      	cmp	r2, #9
 80116b8:	d903      	bls.n	80116c2 <_vfiprintf_r+0x1ca>
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d0c3      	beq.n	8011646 <_vfiprintf_r+0x14e>
 80116be:	9105      	str	r1, [sp, #20]
 80116c0:	e7c1      	b.n	8011646 <_vfiprintf_r+0x14e>
 80116c2:	fb05 2101 	mla	r1, r5, r1, r2
 80116c6:	2301      	movs	r3, #1
 80116c8:	4680      	mov	r8, r0
 80116ca:	e7f0      	b.n	80116ae <_vfiprintf_r+0x1b6>
 80116cc:	ab03      	add	r3, sp, #12
 80116ce:	9300      	str	r3, [sp, #0]
 80116d0:	4622      	mov	r2, r4
 80116d2:	4b13      	ldr	r3, [pc, #76]	; (8011720 <_vfiprintf_r+0x228>)
 80116d4:	a904      	add	r1, sp, #16
 80116d6:	4630      	mov	r0, r6
 80116d8:	f000 f8b8 	bl	801184c <_printf_float>
 80116dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80116e0:	4681      	mov	r9, r0
 80116e2:	d1d5      	bne.n	8011690 <_vfiprintf_r+0x198>
 80116e4:	89a3      	ldrh	r3, [r4, #12]
 80116e6:	065b      	lsls	r3, r3, #25
 80116e8:	f53f af7e 	bmi.w	80115e8 <_vfiprintf_r+0xf0>
 80116ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80116ee:	e77d      	b.n	80115ec <_vfiprintf_r+0xf4>
 80116f0:	ab03      	add	r3, sp, #12
 80116f2:	9300      	str	r3, [sp, #0]
 80116f4:	4622      	mov	r2, r4
 80116f6:	4b0a      	ldr	r3, [pc, #40]	; (8011720 <_vfiprintf_r+0x228>)
 80116f8:	a904      	add	r1, sp, #16
 80116fa:	4630      	mov	r0, r6
 80116fc:	f000 fb5c 	bl	8011db8 <_printf_i>
 8011700:	e7ec      	b.n	80116dc <_vfiprintf_r+0x1e4>
 8011702:	bf00      	nop
 8011704:	0801680c 	.word	0x0801680c
 8011708:	08016850 	.word	0x08016850
 801170c:	0801682c 	.word	0x0801682c
 8011710:	080167ec 	.word	0x080167ec
 8011714:	08016856 	.word	0x08016856
 8011718:	0801685a 	.word	0x0801685a
 801171c:	0801184d 	.word	0x0801184d
 8011720:	080114d3 	.word	0x080114d3

08011724 <__cvt>:
 8011724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011728:	ec55 4b10 	vmov	r4, r5, d0
 801172c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801172e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011732:	2d00      	cmp	r5, #0
 8011734:	460e      	mov	r6, r1
 8011736:	4691      	mov	r9, r2
 8011738:	4619      	mov	r1, r3
 801173a:	bfb8      	it	lt
 801173c:	4622      	movlt	r2, r4
 801173e:	462b      	mov	r3, r5
 8011740:	f027 0720 	bic.w	r7, r7, #32
 8011744:	bfbb      	ittet	lt
 8011746:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801174a:	461d      	movlt	r5, r3
 801174c:	2300      	movge	r3, #0
 801174e:	232d      	movlt	r3, #45	; 0x2d
 8011750:	bfb8      	it	lt
 8011752:	4614      	movlt	r4, r2
 8011754:	2f46      	cmp	r7, #70	; 0x46
 8011756:	700b      	strb	r3, [r1, #0]
 8011758:	d004      	beq.n	8011764 <__cvt+0x40>
 801175a:	2f45      	cmp	r7, #69	; 0x45
 801175c:	d100      	bne.n	8011760 <__cvt+0x3c>
 801175e:	3601      	adds	r6, #1
 8011760:	2102      	movs	r1, #2
 8011762:	e000      	b.n	8011766 <__cvt+0x42>
 8011764:	2103      	movs	r1, #3
 8011766:	ab03      	add	r3, sp, #12
 8011768:	9301      	str	r3, [sp, #4]
 801176a:	ab02      	add	r3, sp, #8
 801176c:	9300      	str	r3, [sp, #0]
 801176e:	4632      	mov	r2, r6
 8011770:	4653      	mov	r3, sl
 8011772:	ec45 4b10 	vmov	d0, r4, r5
 8011776:	f002 fe37 	bl	80143e8 <_dtoa_r>
 801177a:	2f47      	cmp	r7, #71	; 0x47
 801177c:	4680      	mov	r8, r0
 801177e:	d102      	bne.n	8011786 <__cvt+0x62>
 8011780:	f019 0f01 	tst.w	r9, #1
 8011784:	d026      	beq.n	80117d4 <__cvt+0xb0>
 8011786:	2f46      	cmp	r7, #70	; 0x46
 8011788:	eb08 0906 	add.w	r9, r8, r6
 801178c:	d111      	bne.n	80117b2 <__cvt+0x8e>
 801178e:	f898 3000 	ldrb.w	r3, [r8]
 8011792:	2b30      	cmp	r3, #48	; 0x30
 8011794:	d10a      	bne.n	80117ac <__cvt+0x88>
 8011796:	2200      	movs	r2, #0
 8011798:	2300      	movs	r3, #0
 801179a:	4620      	mov	r0, r4
 801179c:	4629      	mov	r1, r5
 801179e:	f7f7 f8cb 	bl	8008938 <__aeabi_dcmpeq>
 80117a2:	b918      	cbnz	r0, 80117ac <__cvt+0x88>
 80117a4:	f1c6 0601 	rsb	r6, r6, #1
 80117a8:	f8ca 6000 	str.w	r6, [sl]
 80117ac:	f8da 3000 	ldr.w	r3, [sl]
 80117b0:	4499      	add	r9, r3
 80117b2:	2200      	movs	r2, #0
 80117b4:	2300      	movs	r3, #0
 80117b6:	4620      	mov	r0, r4
 80117b8:	4629      	mov	r1, r5
 80117ba:	f7f7 f8bd 	bl	8008938 <__aeabi_dcmpeq>
 80117be:	b938      	cbnz	r0, 80117d0 <__cvt+0xac>
 80117c0:	2230      	movs	r2, #48	; 0x30
 80117c2:	9b03      	ldr	r3, [sp, #12]
 80117c4:	454b      	cmp	r3, r9
 80117c6:	d205      	bcs.n	80117d4 <__cvt+0xb0>
 80117c8:	1c59      	adds	r1, r3, #1
 80117ca:	9103      	str	r1, [sp, #12]
 80117cc:	701a      	strb	r2, [r3, #0]
 80117ce:	e7f8      	b.n	80117c2 <__cvt+0x9e>
 80117d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80117d4:	9b03      	ldr	r3, [sp, #12]
 80117d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80117d8:	eba3 0308 	sub.w	r3, r3, r8
 80117dc:	4640      	mov	r0, r8
 80117de:	6013      	str	r3, [r2, #0]
 80117e0:	b004      	add	sp, #16
 80117e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080117e6 <__exponent>:
 80117e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117e8:	2900      	cmp	r1, #0
 80117ea:	4604      	mov	r4, r0
 80117ec:	bfba      	itte	lt
 80117ee:	4249      	neglt	r1, r1
 80117f0:	232d      	movlt	r3, #45	; 0x2d
 80117f2:	232b      	movge	r3, #43	; 0x2b
 80117f4:	2909      	cmp	r1, #9
 80117f6:	f804 2b02 	strb.w	r2, [r4], #2
 80117fa:	7043      	strb	r3, [r0, #1]
 80117fc:	dd20      	ble.n	8011840 <__exponent+0x5a>
 80117fe:	f10d 0307 	add.w	r3, sp, #7
 8011802:	461f      	mov	r7, r3
 8011804:	260a      	movs	r6, #10
 8011806:	fb91 f5f6 	sdiv	r5, r1, r6
 801180a:	fb06 1115 	mls	r1, r6, r5, r1
 801180e:	3130      	adds	r1, #48	; 0x30
 8011810:	2d09      	cmp	r5, #9
 8011812:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011816:	f103 32ff 	add.w	r2, r3, #4294967295
 801181a:	4629      	mov	r1, r5
 801181c:	dc09      	bgt.n	8011832 <__exponent+0x4c>
 801181e:	3130      	adds	r1, #48	; 0x30
 8011820:	3b02      	subs	r3, #2
 8011822:	f802 1c01 	strb.w	r1, [r2, #-1]
 8011826:	42bb      	cmp	r3, r7
 8011828:	4622      	mov	r2, r4
 801182a:	d304      	bcc.n	8011836 <__exponent+0x50>
 801182c:	1a10      	subs	r0, r2, r0
 801182e:	b003      	add	sp, #12
 8011830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011832:	4613      	mov	r3, r2
 8011834:	e7e7      	b.n	8011806 <__exponent+0x20>
 8011836:	f813 2b01 	ldrb.w	r2, [r3], #1
 801183a:	f804 2b01 	strb.w	r2, [r4], #1
 801183e:	e7f2      	b.n	8011826 <__exponent+0x40>
 8011840:	2330      	movs	r3, #48	; 0x30
 8011842:	4419      	add	r1, r3
 8011844:	7083      	strb	r3, [r0, #2]
 8011846:	1d02      	adds	r2, r0, #4
 8011848:	70c1      	strb	r1, [r0, #3]
 801184a:	e7ef      	b.n	801182c <__exponent+0x46>

0801184c <_printf_float>:
 801184c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011850:	b08d      	sub	sp, #52	; 0x34
 8011852:	460c      	mov	r4, r1
 8011854:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8011858:	4616      	mov	r6, r2
 801185a:	461f      	mov	r7, r3
 801185c:	4605      	mov	r5, r0
 801185e:	f003 fed7 	bl	8015610 <_localeconv_r>
 8011862:	6803      	ldr	r3, [r0, #0]
 8011864:	9304      	str	r3, [sp, #16]
 8011866:	4618      	mov	r0, r3
 8011868:	f7f6 fbea 	bl	8008040 <strlen>
 801186c:	2300      	movs	r3, #0
 801186e:	930a      	str	r3, [sp, #40]	; 0x28
 8011870:	f8d8 3000 	ldr.w	r3, [r8]
 8011874:	9005      	str	r0, [sp, #20]
 8011876:	3307      	adds	r3, #7
 8011878:	f023 0307 	bic.w	r3, r3, #7
 801187c:	f103 0208 	add.w	r2, r3, #8
 8011880:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011884:	f8d4 b000 	ldr.w	fp, [r4]
 8011888:	f8c8 2000 	str.w	r2, [r8]
 801188c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011890:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011894:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011898:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801189c:	9307      	str	r3, [sp, #28]
 801189e:	f8cd 8018 	str.w	r8, [sp, #24]
 80118a2:	f04f 32ff 	mov.w	r2, #4294967295
 80118a6:	4ba7      	ldr	r3, [pc, #668]	; (8011b44 <_printf_float+0x2f8>)
 80118a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118ac:	f7f7 f876 	bl	800899c <__aeabi_dcmpun>
 80118b0:	bb70      	cbnz	r0, 8011910 <_printf_float+0xc4>
 80118b2:	f04f 32ff 	mov.w	r2, #4294967295
 80118b6:	4ba3      	ldr	r3, [pc, #652]	; (8011b44 <_printf_float+0x2f8>)
 80118b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118bc:	f7f7 f850 	bl	8008960 <__aeabi_dcmple>
 80118c0:	bb30      	cbnz	r0, 8011910 <_printf_float+0xc4>
 80118c2:	2200      	movs	r2, #0
 80118c4:	2300      	movs	r3, #0
 80118c6:	4640      	mov	r0, r8
 80118c8:	4649      	mov	r1, r9
 80118ca:	f7f7 f83f 	bl	800894c <__aeabi_dcmplt>
 80118ce:	b110      	cbz	r0, 80118d6 <_printf_float+0x8a>
 80118d0:	232d      	movs	r3, #45	; 0x2d
 80118d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118d6:	4a9c      	ldr	r2, [pc, #624]	; (8011b48 <_printf_float+0x2fc>)
 80118d8:	4b9c      	ldr	r3, [pc, #624]	; (8011b4c <_printf_float+0x300>)
 80118da:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80118de:	bf8c      	ite	hi
 80118e0:	4690      	movhi	r8, r2
 80118e2:	4698      	movls	r8, r3
 80118e4:	2303      	movs	r3, #3
 80118e6:	f02b 0204 	bic.w	r2, fp, #4
 80118ea:	6123      	str	r3, [r4, #16]
 80118ec:	6022      	str	r2, [r4, #0]
 80118ee:	f04f 0900 	mov.w	r9, #0
 80118f2:	9700      	str	r7, [sp, #0]
 80118f4:	4633      	mov	r3, r6
 80118f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80118f8:	4621      	mov	r1, r4
 80118fa:	4628      	mov	r0, r5
 80118fc:	f000 f9e6 	bl	8011ccc <_printf_common>
 8011900:	3001      	adds	r0, #1
 8011902:	f040 808d 	bne.w	8011a20 <_printf_float+0x1d4>
 8011906:	f04f 30ff 	mov.w	r0, #4294967295
 801190a:	b00d      	add	sp, #52	; 0x34
 801190c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011910:	4642      	mov	r2, r8
 8011912:	464b      	mov	r3, r9
 8011914:	4640      	mov	r0, r8
 8011916:	4649      	mov	r1, r9
 8011918:	f7f7 f840 	bl	800899c <__aeabi_dcmpun>
 801191c:	b110      	cbz	r0, 8011924 <_printf_float+0xd8>
 801191e:	4a8c      	ldr	r2, [pc, #560]	; (8011b50 <_printf_float+0x304>)
 8011920:	4b8c      	ldr	r3, [pc, #560]	; (8011b54 <_printf_float+0x308>)
 8011922:	e7da      	b.n	80118da <_printf_float+0x8e>
 8011924:	6861      	ldr	r1, [r4, #4]
 8011926:	1c4b      	adds	r3, r1, #1
 8011928:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801192c:	a80a      	add	r0, sp, #40	; 0x28
 801192e:	d13e      	bne.n	80119ae <_printf_float+0x162>
 8011930:	2306      	movs	r3, #6
 8011932:	6063      	str	r3, [r4, #4]
 8011934:	2300      	movs	r3, #0
 8011936:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801193a:	ab09      	add	r3, sp, #36	; 0x24
 801193c:	9300      	str	r3, [sp, #0]
 801193e:	ec49 8b10 	vmov	d0, r8, r9
 8011942:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011946:	6022      	str	r2, [r4, #0]
 8011948:	f8cd a004 	str.w	sl, [sp, #4]
 801194c:	6861      	ldr	r1, [r4, #4]
 801194e:	4628      	mov	r0, r5
 8011950:	f7ff fee8 	bl	8011724 <__cvt>
 8011954:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8011958:	2b47      	cmp	r3, #71	; 0x47
 801195a:	4680      	mov	r8, r0
 801195c:	d109      	bne.n	8011972 <_printf_float+0x126>
 801195e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011960:	1cd8      	adds	r0, r3, #3
 8011962:	db02      	blt.n	801196a <_printf_float+0x11e>
 8011964:	6862      	ldr	r2, [r4, #4]
 8011966:	4293      	cmp	r3, r2
 8011968:	dd47      	ble.n	80119fa <_printf_float+0x1ae>
 801196a:	f1aa 0a02 	sub.w	sl, sl, #2
 801196e:	fa5f fa8a 	uxtb.w	sl, sl
 8011972:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011976:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011978:	d824      	bhi.n	80119c4 <_printf_float+0x178>
 801197a:	3901      	subs	r1, #1
 801197c:	4652      	mov	r2, sl
 801197e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011982:	9109      	str	r1, [sp, #36]	; 0x24
 8011984:	f7ff ff2f 	bl	80117e6 <__exponent>
 8011988:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801198a:	1813      	adds	r3, r2, r0
 801198c:	2a01      	cmp	r2, #1
 801198e:	4681      	mov	r9, r0
 8011990:	6123      	str	r3, [r4, #16]
 8011992:	dc02      	bgt.n	801199a <_printf_float+0x14e>
 8011994:	6822      	ldr	r2, [r4, #0]
 8011996:	07d1      	lsls	r1, r2, #31
 8011998:	d501      	bpl.n	801199e <_printf_float+0x152>
 801199a:	3301      	adds	r3, #1
 801199c:	6123      	str	r3, [r4, #16]
 801199e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d0a5      	beq.n	80118f2 <_printf_float+0xa6>
 80119a6:	232d      	movs	r3, #45	; 0x2d
 80119a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80119ac:	e7a1      	b.n	80118f2 <_printf_float+0xa6>
 80119ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80119b2:	f000 8177 	beq.w	8011ca4 <_printf_float+0x458>
 80119b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80119ba:	d1bb      	bne.n	8011934 <_printf_float+0xe8>
 80119bc:	2900      	cmp	r1, #0
 80119be:	d1b9      	bne.n	8011934 <_printf_float+0xe8>
 80119c0:	2301      	movs	r3, #1
 80119c2:	e7b6      	b.n	8011932 <_printf_float+0xe6>
 80119c4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80119c8:	d119      	bne.n	80119fe <_printf_float+0x1b2>
 80119ca:	2900      	cmp	r1, #0
 80119cc:	6863      	ldr	r3, [r4, #4]
 80119ce:	dd0c      	ble.n	80119ea <_printf_float+0x19e>
 80119d0:	6121      	str	r1, [r4, #16]
 80119d2:	b913      	cbnz	r3, 80119da <_printf_float+0x18e>
 80119d4:	6822      	ldr	r2, [r4, #0]
 80119d6:	07d2      	lsls	r2, r2, #31
 80119d8:	d502      	bpl.n	80119e0 <_printf_float+0x194>
 80119da:	3301      	adds	r3, #1
 80119dc:	440b      	add	r3, r1
 80119de:	6123      	str	r3, [r4, #16]
 80119e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119e2:	65a3      	str	r3, [r4, #88]	; 0x58
 80119e4:	f04f 0900 	mov.w	r9, #0
 80119e8:	e7d9      	b.n	801199e <_printf_float+0x152>
 80119ea:	b913      	cbnz	r3, 80119f2 <_printf_float+0x1a6>
 80119ec:	6822      	ldr	r2, [r4, #0]
 80119ee:	07d0      	lsls	r0, r2, #31
 80119f0:	d501      	bpl.n	80119f6 <_printf_float+0x1aa>
 80119f2:	3302      	adds	r3, #2
 80119f4:	e7f3      	b.n	80119de <_printf_float+0x192>
 80119f6:	2301      	movs	r3, #1
 80119f8:	e7f1      	b.n	80119de <_printf_float+0x192>
 80119fa:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80119fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011a02:	4293      	cmp	r3, r2
 8011a04:	db05      	blt.n	8011a12 <_printf_float+0x1c6>
 8011a06:	6822      	ldr	r2, [r4, #0]
 8011a08:	6123      	str	r3, [r4, #16]
 8011a0a:	07d1      	lsls	r1, r2, #31
 8011a0c:	d5e8      	bpl.n	80119e0 <_printf_float+0x194>
 8011a0e:	3301      	adds	r3, #1
 8011a10:	e7e5      	b.n	80119de <_printf_float+0x192>
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	bfd4      	ite	le
 8011a16:	f1c3 0302 	rsble	r3, r3, #2
 8011a1a:	2301      	movgt	r3, #1
 8011a1c:	4413      	add	r3, r2
 8011a1e:	e7de      	b.n	80119de <_printf_float+0x192>
 8011a20:	6823      	ldr	r3, [r4, #0]
 8011a22:	055a      	lsls	r2, r3, #21
 8011a24:	d407      	bmi.n	8011a36 <_printf_float+0x1ea>
 8011a26:	6923      	ldr	r3, [r4, #16]
 8011a28:	4642      	mov	r2, r8
 8011a2a:	4631      	mov	r1, r6
 8011a2c:	4628      	mov	r0, r5
 8011a2e:	47b8      	blx	r7
 8011a30:	3001      	adds	r0, #1
 8011a32:	d12b      	bne.n	8011a8c <_printf_float+0x240>
 8011a34:	e767      	b.n	8011906 <_printf_float+0xba>
 8011a36:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8011a3a:	f240 80dc 	bls.w	8011bf6 <_printf_float+0x3aa>
 8011a3e:	2200      	movs	r2, #0
 8011a40:	2300      	movs	r3, #0
 8011a42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011a46:	f7f6 ff77 	bl	8008938 <__aeabi_dcmpeq>
 8011a4a:	2800      	cmp	r0, #0
 8011a4c:	d033      	beq.n	8011ab6 <_printf_float+0x26a>
 8011a4e:	2301      	movs	r3, #1
 8011a50:	4a41      	ldr	r2, [pc, #260]	; (8011b58 <_printf_float+0x30c>)
 8011a52:	4631      	mov	r1, r6
 8011a54:	4628      	mov	r0, r5
 8011a56:	47b8      	blx	r7
 8011a58:	3001      	adds	r0, #1
 8011a5a:	f43f af54 	beq.w	8011906 <_printf_float+0xba>
 8011a5e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a62:	429a      	cmp	r2, r3
 8011a64:	db02      	blt.n	8011a6c <_printf_float+0x220>
 8011a66:	6823      	ldr	r3, [r4, #0]
 8011a68:	07d8      	lsls	r0, r3, #31
 8011a6a:	d50f      	bpl.n	8011a8c <_printf_float+0x240>
 8011a6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a70:	4631      	mov	r1, r6
 8011a72:	4628      	mov	r0, r5
 8011a74:	47b8      	blx	r7
 8011a76:	3001      	adds	r0, #1
 8011a78:	f43f af45 	beq.w	8011906 <_printf_float+0xba>
 8011a7c:	f04f 0800 	mov.w	r8, #0
 8011a80:	f104 091a 	add.w	r9, r4, #26
 8011a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a86:	3b01      	subs	r3, #1
 8011a88:	4543      	cmp	r3, r8
 8011a8a:	dc09      	bgt.n	8011aa0 <_printf_float+0x254>
 8011a8c:	6823      	ldr	r3, [r4, #0]
 8011a8e:	079b      	lsls	r3, r3, #30
 8011a90:	f100 8103 	bmi.w	8011c9a <_printf_float+0x44e>
 8011a94:	68e0      	ldr	r0, [r4, #12]
 8011a96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a98:	4298      	cmp	r0, r3
 8011a9a:	bfb8      	it	lt
 8011a9c:	4618      	movlt	r0, r3
 8011a9e:	e734      	b.n	801190a <_printf_float+0xbe>
 8011aa0:	2301      	movs	r3, #1
 8011aa2:	464a      	mov	r2, r9
 8011aa4:	4631      	mov	r1, r6
 8011aa6:	4628      	mov	r0, r5
 8011aa8:	47b8      	blx	r7
 8011aaa:	3001      	adds	r0, #1
 8011aac:	f43f af2b 	beq.w	8011906 <_printf_float+0xba>
 8011ab0:	f108 0801 	add.w	r8, r8, #1
 8011ab4:	e7e6      	b.n	8011a84 <_printf_float+0x238>
 8011ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	dc2b      	bgt.n	8011b14 <_printf_float+0x2c8>
 8011abc:	2301      	movs	r3, #1
 8011abe:	4a26      	ldr	r2, [pc, #152]	; (8011b58 <_printf_float+0x30c>)
 8011ac0:	4631      	mov	r1, r6
 8011ac2:	4628      	mov	r0, r5
 8011ac4:	47b8      	blx	r7
 8011ac6:	3001      	adds	r0, #1
 8011ac8:	f43f af1d 	beq.w	8011906 <_printf_float+0xba>
 8011acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ace:	b923      	cbnz	r3, 8011ada <_printf_float+0x28e>
 8011ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ad2:	b913      	cbnz	r3, 8011ada <_printf_float+0x28e>
 8011ad4:	6823      	ldr	r3, [r4, #0]
 8011ad6:	07d9      	lsls	r1, r3, #31
 8011ad8:	d5d8      	bpl.n	8011a8c <_printf_float+0x240>
 8011ada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ade:	4631      	mov	r1, r6
 8011ae0:	4628      	mov	r0, r5
 8011ae2:	47b8      	blx	r7
 8011ae4:	3001      	adds	r0, #1
 8011ae6:	f43f af0e 	beq.w	8011906 <_printf_float+0xba>
 8011aea:	f04f 0900 	mov.w	r9, #0
 8011aee:	f104 0a1a 	add.w	sl, r4, #26
 8011af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011af4:	425b      	negs	r3, r3
 8011af6:	454b      	cmp	r3, r9
 8011af8:	dc01      	bgt.n	8011afe <_printf_float+0x2b2>
 8011afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011afc:	e794      	b.n	8011a28 <_printf_float+0x1dc>
 8011afe:	2301      	movs	r3, #1
 8011b00:	4652      	mov	r2, sl
 8011b02:	4631      	mov	r1, r6
 8011b04:	4628      	mov	r0, r5
 8011b06:	47b8      	blx	r7
 8011b08:	3001      	adds	r0, #1
 8011b0a:	f43f aefc 	beq.w	8011906 <_printf_float+0xba>
 8011b0e:	f109 0901 	add.w	r9, r9, #1
 8011b12:	e7ee      	b.n	8011af2 <_printf_float+0x2a6>
 8011b14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011b18:	429a      	cmp	r2, r3
 8011b1a:	bfa8      	it	ge
 8011b1c:	461a      	movge	r2, r3
 8011b1e:	2a00      	cmp	r2, #0
 8011b20:	4691      	mov	r9, r2
 8011b22:	dd07      	ble.n	8011b34 <_printf_float+0x2e8>
 8011b24:	4613      	mov	r3, r2
 8011b26:	4631      	mov	r1, r6
 8011b28:	4642      	mov	r2, r8
 8011b2a:	4628      	mov	r0, r5
 8011b2c:	47b8      	blx	r7
 8011b2e:	3001      	adds	r0, #1
 8011b30:	f43f aee9 	beq.w	8011906 <_printf_float+0xba>
 8011b34:	f104 031a 	add.w	r3, r4, #26
 8011b38:	f04f 0b00 	mov.w	fp, #0
 8011b3c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b40:	9306      	str	r3, [sp, #24]
 8011b42:	e015      	b.n	8011b70 <_printf_float+0x324>
 8011b44:	7fefffff 	.word	0x7fefffff
 8011b48:	08016865 	.word	0x08016865
 8011b4c:	08016861 	.word	0x08016861
 8011b50:	0801686d 	.word	0x0801686d
 8011b54:	08016869 	.word	0x08016869
 8011b58:	080168ae 	.word	0x080168ae
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	9a06      	ldr	r2, [sp, #24]
 8011b60:	4631      	mov	r1, r6
 8011b62:	4628      	mov	r0, r5
 8011b64:	47b8      	blx	r7
 8011b66:	3001      	adds	r0, #1
 8011b68:	f43f aecd 	beq.w	8011906 <_printf_float+0xba>
 8011b6c:	f10b 0b01 	add.w	fp, fp, #1
 8011b70:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011b74:	ebaa 0309 	sub.w	r3, sl, r9
 8011b78:	455b      	cmp	r3, fp
 8011b7a:	dcef      	bgt.n	8011b5c <_printf_float+0x310>
 8011b7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b80:	429a      	cmp	r2, r3
 8011b82:	44d0      	add	r8, sl
 8011b84:	db15      	blt.n	8011bb2 <_printf_float+0x366>
 8011b86:	6823      	ldr	r3, [r4, #0]
 8011b88:	07da      	lsls	r2, r3, #31
 8011b8a:	d412      	bmi.n	8011bb2 <_printf_float+0x366>
 8011b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b90:	eba3 020a 	sub.w	r2, r3, sl
 8011b94:	eba3 0a01 	sub.w	sl, r3, r1
 8011b98:	4592      	cmp	sl, r2
 8011b9a:	bfa8      	it	ge
 8011b9c:	4692      	movge	sl, r2
 8011b9e:	f1ba 0f00 	cmp.w	sl, #0
 8011ba2:	dc0e      	bgt.n	8011bc2 <_printf_float+0x376>
 8011ba4:	f04f 0800 	mov.w	r8, #0
 8011ba8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011bac:	f104 091a 	add.w	r9, r4, #26
 8011bb0:	e019      	b.n	8011be6 <_printf_float+0x39a>
 8011bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bb6:	4631      	mov	r1, r6
 8011bb8:	4628      	mov	r0, r5
 8011bba:	47b8      	blx	r7
 8011bbc:	3001      	adds	r0, #1
 8011bbe:	d1e5      	bne.n	8011b8c <_printf_float+0x340>
 8011bc0:	e6a1      	b.n	8011906 <_printf_float+0xba>
 8011bc2:	4653      	mov	r3, sl
 8011bc4:	4642      	mov	r2, r8
 8011bc6:	4631      	mov	r1, r6
 8011bc8:	4628      	mov	r0, r5
 8011bca:	47b8      	blx	r7
 8011bcc:	3001      	adds	r0, #1
 8011bce:	d1e9      	bne.n	8011ba4 <_printf_float+0x358>
 8011bd0:	e699      	b.n	8011906 <_printf_float+0xba>
 8011bd2:	2301      	movs	r3, #1
 8011bd4:	464a      	mov	r2, r9
 8011bd6:	4631      	mov	r1, r6
 8011bd8:	4628      	mov	r0, r5
 8011bda:	47b8      	blx	r7
 8011bdc:	3001      	adds	r0, #1
 8011bde:	f43f ae92 	beq.w	8011906 <_printf_float+0xba>
 8011be2:	f108 0801 	add.w	r8, r8, #1
 8011be6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011bea:	1a9b      	subs	r3, r3, r2
 8011bec:	eba3 030a 	sub.w	r3, r3, sl
 8011bf0:	4543      	cmp	r3, r8
 8011bf2:	dcee      	bgt.n	8011bd2 <_printf_float+0x386>
 8011bf4:	e74a      	b.n	8011a8c <_printf_float+0x240>
 8011bf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011bf8:	2a01      	cmp	r2, #1
 8011bfa:	dc01      	bgt.n	8011c00 <_printf_float+0x3b4>
 8011bfc:	07db      	lsls	r3, r3, #31
 8011bfe:	d53a      	bpl.n	8011c76 <_printf_float+0x42a>
 8011c00:	2301      	movs	r3, #1
 8011c02:	4642      	mov	r2, r8
 8011c04:	4631      	mov	r1, r6
 8011c06:	4628      	mov	r0, r5
 8011c08:	47b8      	blx	r7
 8011c0a:	3001      	adds	r0, #1
 8011c0c:	f43f ae7b 	beq.w	8011906 <_printf_float+0xba>
 8011c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c14:	4631      	mov	r1, r6
 8011c16:	4628      	mov	r0, r5
 8011c18:	47b8      	blx	r7
 8011c1a:	3001      	adds	r0, #1
 8011c1c:	f108 0801 	add.w	r8, r8, #1
 8011c20:	f43f ae71 	beq.w	8011906 <_printf_float+0xba>
 8011c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c26:	2200      	movs	r2, #0
 8011c28:	f103 3aff 	add.w	sl, r3, #4294967295
 8011c2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011c30:	2300      	movs	r3, #0
 8011c32:	f7f6 fe81 	bl	8008938 <__aeabi_dcmpeq>
 8011c36:	b9c8      	cbnz	r0, 8011c6c <_printf_float+0x420>
 8011c38:	4653      	mov	r3, sl
 8011c3a:	4642      	mov	r2, r8
 8011c3c:	4631      	mov	r1, r6
 8011c3e:	4628      	mov	r0, r5
 8011c40:	47b8      	blx	r7
 8011c42:	3001      	adds	r0, #1
 8011c44:	d10e      	bne.n	8011c64 <_printf_float+0x418>
 8011c46:	e65e      	b.n	8011906 <_printf_float+0xba>
 8011c48:	2301      	movs	r3, #1
 8011c4a:	4652      	mov	r2, sl
 8011c4c:	4631      	mov	r1, r6
 8011c4e:	4628      	mov	r0, r5
 8011c50:	47b8      	blx	r7
 8011c52:	3001      	adds	r0, #1
 8011c54:	f43f ae57 	beq.w	8011906 <_printf_float+0xba>
 8011c58:	f108 0801 	add.w	r8, r8, #1
 8011c5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c5e:	3b01      	subs	r3, #1
 8011c60:	4543      	cmp	r3, r8
 8011c62:	dcf1      	bgt.n	8011c48 <_printf_float+0x3fc>
 8011c64:	464b      	mov	r3, r9
 8011c66:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011c6a:	e6de      	b.n	8011a2a <_printf_float+0x1de>
 8011c6c:	f04f 0800 	mov.w	r8, #0
 8011c70:	f104 0a1a 	add.w	sl, r4, #26
 8011c74:	e7f2      	b.n	8011c5c <_printf_float+0x410>
 8011c76:	2301      	movs	r3, #1
 8011c78:	e7df      	b.n	8011c3a <_printf_float+0x3ee>
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	464a      	mov	r2, r9
 8011c7e:	4631      	mov	r1, r6
 8011c80:	4628      	mov	r0, r5
 8011c82:	47b8      	blx	r7
 8011c84:	3001      	adds	r0, #1
 8011c86:	f43f ae3e 	beq.w	8011906 <_printf_float+0xba>
 8011c8a:	f108 0801 	add.w	r8, r8, #1
 8011c8e:	68e3      	ldr	r3, [r4, #12]
 8011c90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011c92:	1a9b      	subs	r3, r3, r2
 8011c94:	4543      	cmp	r3, r8
 8011c96:	dcf0      	bgt.n	8011c7a <_printf_float+0x42e>
 8011c98:	e6fc      	b.n	8011a94 <_printf_float+0x248>
 8011c9a:	f04f 0800 	mov.w	r8, #0
 8011c9e:	f104 0919 	add.w	r9, r4, #25
 8011ca2:	e7f4      	b.n	8011c8e <_printf_float+0x442>
 8011ca4:	2900      	cmp	r1, #0
 8011ca6:	f43f ae8b 	beq.w	80119c0 <_printf_float+0x174>
 8011caa:	2300      	movs	r3, #0
 8011cac:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011cb0:	ab09      	add	r3, sp, #36	; 0x24
 8011cb2:	9300      	str	r3, [sp, #0]
 8011cb4:	ec49 8b10 	vmov	d0, r8, r9
 8011cb8:	6022      	str	r2, [r4, #0]
 8011cba:	f8cd a004 	str.w	sl, [sp, #4]
 8011cbe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011cc2:	4628      	mov	r0, r5
 8011cc4:	f7ff fd2e 	bl	8011724 <__cvt>
 8011cc8:	4680      	mov	r8, r0
 8011cca:	e648      	b.n	801195e <_printf_float+0x112>

08011ccc <_printf_common>:
 8011ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cd0:	4691      	mov	r9, r2
 8011cd2:	461f      	mov	r7, r3
 8011cd4:	688a      	ldr	r2, [r1, #8]
 8011cd6:	690b      	ldr	r3, [r1, #16]
 8011cd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011cdc:	4293      	cmp	r3, r2
 8011cde:	bfb8      	it	lt
 8011ce0:	4613      	movlt	r3, r2
 8011ce2:	f8c9 3000 	str.w	r3, [r9]
 8011ce6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011cea:	4606      	mov	r6, r0
 8011cec:	460c      	mov	r4, r1
 8011cee:	b112      	cbz	r2, 8011cf6 <_printf_common+0x2a>
 8011cf0:	3301      	adds	r3, #1
 8011cf2:	f8c9 3000 	str.w	r3, [r9]
 8011cf6:	6823      	ldr	r3, [r4, #0]
 8011cf8:	0699      	lsls	r1, r3, #26
 8011cfa:	bf42      	ittt	mi
 8011cfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011d00:	3302      	addmi	r3, #2
 8011d02:	f8c9 3000 	strmi.w	r3, [r9]
 8011d06:	6825      	ldr	r5, [r4, #0]
 8011d08:	f015 0506 	ands.w	r5, r5, #6
 8011d0c:	d107      	bne.n	8011d1e <_printf_common+0x52>
 8011d0e:	f104 0a19 	add.w	sl, r4, #25
 8011d12:	68e3      	ldr	r3, [r4, #12]
 8011d14:	f8d9 2000 	ldr.w	r2, [r9]
 8011d18:	1a9b      	subs	r3, r3, r2
 8011d1a:	42ab      	cmp	r3, r5
 8011d1c:	dc28      	bgt.n	8011d70 <_printf_common+0xa4>
 8011d1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011d22:	6822      	ldr	r2, [r4, #0]
 8011d24:	3300      	adds	r3, #0
 8011d26:	bf18      	it	ne
 8011d28:	2301      	movne	r3, #1
 8011d2a:	0692      	lsls	r2, r2, #26
 8011d2c:	d42d      	bmi.n	8011d8a <_printf_common+0xbe>
 8011d2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d32:	4639      	mov	r1, r7
 8011d34:	4630      	mov	r0, r6
 8011d36:	47c0      	blx	r8
 8011d38:	3001      	adds	r0, #1
 8011d3a:	d020      	beq.n	8011d7e <_printf_common+0xb2>
 8011d3c:	6823      	ldr	r3, [r4, #0]
 8011d3e:	68e5      	ldr	r5, [r4, #12]
 8011d40:	f8d9 2000 	ldr.w	r2, [r9]
 8011d44:	f003 0306 	and.w	r3, r3, #6
 8011d48:	2b04      	cmp	r3, #4
 8011d4a:	bf08      	it	eq
 8011d4c:	1aad      	subeq	r5, r5, r2
 8011d4e:	68a3      	ldr	r3, [r4, #8]
 8011d50:	6922      	ldr	r2, [r4, #16]
 8011d52:	bf0c      	ite	eq
 8011d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d58:	2500      	movne	r5, #0
 8011d5a:	4293      	cmp	r3, r2
 8011d5c:	bfc4      	itt	gt
 8011d5e:	1a9b      	subgt	r3, r3, r2
 8011d60:	18ed      	addgt	r5, r5, r3
 8011d62:	f04f 0900 	mov.w	r9, #0
 8011d66:	341a      	adds	r4, #26
 8011d68:	454d      	cmp	r5, r9
 8011d6a:	d11a      	bne.n	8011da2 <_printf_common+0xd6>
 8011d6c:	2000      	movs	r0, #0
 8011d6e:	e008      	b.n	8011d82 <_printf_common+0xb6>
 8011d70:	2301      	movs	r3, #1
 8011d72:	4652      	mov	r2, sl
 8011d74:	4639      	mov	r1, r7
 8011d76:	4630      	mov	r0, r6
 8011d78:	47c0      	blx	r8
 8011d7a:	3001      	adds	r0, #1
 8011d7c:	d103      	bne.n	8011d86 <_printf_common+0xba>
 8011d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8011d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d86:	3501      	adds	r5, #1
 8011d88:	e7c3      	b.n	8011d12 <_printf_common+0x46>
 8011d8a:	18e1      	adds	r1, r4, r3
 8011d8c:	1c5a      	adds	r2, r3, #1
 8011d8e:	2030      	movs	r0, #48	; 0x30
 8011d90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d94:	4422      	add	r2, r4
 8011d96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d9e:	3302      	adds	r3, #2
 8011da0:	e7c5      	b.n	8011d2e <_printf_common+0x62>
 8011da2:	2301      	movs	r3, #1
 8011da4:	4622      	mov	r2, r4
 8011da6:	4639      	mov	r1, r7
 8011da8:	4630      	mov	r0, r6
 8011daa:	47c0      	blx	r8
 8011dac:	3001      	adds	r0, #1
 8011dae:	d0e6      	beq.n	8011d7e <_printf_common+0xb2>
 8011db0:	f109 0901 	add.w	r9, r9, #1
 8011db4:	e7d8      	b.n	8011d68 <_printf_common+0x9c>
	...

08011db8 <_printf_i>:
 8011db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011dbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011dc0:	460c      	mov	r4, r1
 8011dc2:	7e09      	ldrb	r1, [r1, #24]
 8011dc4:	b085      	sub	sp, #20
 8011dc6:	296e      	cmp	r1, #110	; 0x6e
 8011dc8:	4617      	mov	r7, r2
 8011dca:	4606      	mov	r6, r0
 8011dcc:	4698      	mov	r8, r3
 8011dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011dd0:	f000 80b3 	beq.w	8011f3a <_printf_i+0x182>
 8011dd4:	d822      	bhi.n	8011e1c <_printf_i+0x64>
 8011dd6:	2963      	cmp	r1, #99	; 0x63
 8011dd8:	d036      	beq.n	8011e48 <_printf_i+0x90>
 8011dda:	d80a      	bhi.n	8011df2 <_printf_i+0x3a>
 8011ddc:	2900      	cmp	r1, #0
 8011dde:	f000 80b9 	beq.w	8011f54 <_printf_i+0x19c>
 8011de2:	2958      	cmp	r1, #88	; 0x58
 8011de4:	f000 8083 	beq.w	8011eee <_printf_i+0x136>
 8011de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011dec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011df0:	e032      	b.n	8011e58 <_printf_i+0xa0>
 8011df2:	2964      	cmp	r1, #100	; 0x64
 8011df4:	d001      	beq.n	8011dfa <_printf_i+0x42>
 8011df6:	2969      	cmp	r1, #105	; 0x69
 8011df8:	d1f6      	bne.n	8011de8 <_printf_i+0x30>
 8011dfa:	6820      	ldr	r0, [r4, #0]
 8011dfc:	6813      	ldr	r3, [r2, #0]
 8011dfe:	0605      	lsls	r5, r0, #24
 8011e00:	f103 0104 	add.w	r1, r3, #4
 8011e04:	d52a      	bpl.n	8011e5c <_printf_i+0xa4>
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	6011      	str	r1, [r2, #0]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	da03      	bge.n	8011e16 <_printf_i+0x5e>
 8011e0e:	222d      	movs	r2, #45	; 0x2d
 8011e10:	425b      	negs	r3, r3
 8011e12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011e16:	486f      	ldr	r0, [pc, #444]	; (8011fd4 <_printf_i+0x21c>)
 8011e18:	220a      	movs	r2, #10
 8011e1a:	e039      	b.n	8011e90 <_printf_i+0xd8>
 8011e1c:	2973      	cmp	r1, #115	; 0x73
 8011e1e:	f000 809d 	beq.w	8011f5c <_printf_i+0x1a4>
 8011e22:	d808      	bhi.n	8011e36 <_printf_i+0x7e>
 8011e24:	296f      	cmp	r1, #111	; 0x6f
 8011e26:	d020      	beq.n	8011e6a <_printf_i+0xb2>
 8011e28:	2970      	cmp	r1, #112	; 0x70
 8011e2a:	d1dd      	bne.n	8011de8 <_printf_i+0x30>
 8011e2c:	6823      	ldr	r3, [r4, #0]
 8011e2e:	f043 0320 	orr.w	r3, r3, #32
 8011e32:	6023      	str	r3, [r4, #0]
 8011e34:	e003      	b.n	8011e3e <_printf_i+0x86>
 8011e36:	2975      	cmp	r1, #117	; 0x75
 8011e38:	d017      	beq.n	8011e6a <_printf_i+0xb2>
 8011e3a:	2978      	cmp	r1, #120	; 0x78
 8011e3c:	d1d4      	bne.n	8011de8 <_printf_i+0x30>
 8011e3e:	2378      	movs	r3, #120	; 0x78
 8011e40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011e44:	4864      	ldr	r0, [pc, #400]	; (8011fd8 <_printf_i+0x220>)
 8011e46:	e055      	b.n	8011ef4 <_printf_i+0x13c>
 8011e48:	6813      	ldr	r3, [r2, #0]
 8011e4a:	1d19      	adds	r1, r3, #4
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	6011      	str	r1, [r2, #0]
 8011e50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e58:	2301      	movs	r3, #1
 8011e5a:	e08c      	b.n	8011f76 <_printf_i+0x1be>
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	6011      	str	r1, [r2, #0]
 8011e60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011e64:	bf18      	it	ne
 8011e66:	b21b      	sxthne	r3, r3
 8011e68:	e7cf      	b.n	8011e0a <_printf_i+0x52>
 8011e6a:	6813      	ldr	r3, [r2, #0]
 8011e6c:	6825      	ldr	r5, [r4, #0]
 8011e6e:	1d18      	adds	r0, r3, #4
 8011e70:	6010      	str	r0, [r2, #0]
 8011e72:	0628      	lsls	r0, r5, #24
 8011e74:	d501      	bpl.n	8011e7a <_printf_i+0xc2>
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	e002      	b.n	8011e80 <_printf_i+0xc8>
 8011e7a:	0668      	lsls	r0, r5, #25
 8011e7c:	d5fb      	bpl.n	8011e76 <_printf_i+0xbe>
 8011e7e:	881b      	ldrh	r3, [r3, #0]
 8011e80:	4854      	ldr	r0, [pc, #336]	; (8011fd4 <_printf_i+0x21c>)
 8011e82:	296f      	cmp	r1, #111	; 0x6f
 8011e84:	bf14      	ite	ne
 8011e86:	220a      	movne	r2, #10
 8011e88:	2208      	moveq	r2, #8
 8011e8a:	2100      	movs	r1, #0
 8011e8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011e90:	6865      	ldr	r5, [r4, #4]
 8011e92:	60a5      	str	r5, [r4, #8]
 8011e94:	2d00      	cmp	r5, #0
 8011e96:	f2c0 8095 	blt.w	8011fc4 <_printf_i+0x20c>
 8011e9a:	6821      	ldr	r1, [r4, #0]
 8011e9c:	f021 0104 	bic.w	r1, r1, #4
 8011ea0:	6021      	str	r1, [r4, #0]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d13d      	bne.n	8011f22 <_printf_i+0x16a>
 8011ea6:	2d00      	cmp	r5, #0
 8011ea8:	f040 808e 	bne.w	8011fc8 <_printf_i+0x210>
 8011eac:	4665      	mov	r5, ip
 8011eae:	2a08      	cmp	r2, #8
 8011eb0:	d10b      	bne.n	8011eca <_printf_i+0x112>
 8011eb2:	6823      	ldr	r3, [r4, #0]
 8011eb4:	07db      	lsls	r3, r3, #31
 8011eb6:	d508      	bpl.n	8011eca <_printf_i+0x112>
 8011eb8:	6923      	ldr	r3, [r4, #16]
 8011eba:	6862      	ldr	r2, [r4, #4]
 8011ebc:	429a      	cmp	r2, r3
 8011ebe:	bfde      	ittt	le
 8011ec0:	2330      	movle	r3, #48	; 0x30
 8011ec2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011ec6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011eca:	ebac 0305 	sub.w	r3, ip, r5
 8011ece:	6123      	str	r3, [r4, #16]
 8011ed0:	f8cd 8000 	str.w	r8, [sp]
 8011ed4:	463b      	mov	r3, r7
 8011ed6:	aa03      	add	r2, sp, #12
 8011ed8:	4621      	mov	r1, r4
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7ff fef6 	bl	8011ccc <_printf_common>
 8011ee0:	3001      	adds	r0, #1
 8011ee2:	d14d      	bne.n	8011f80 <_printf_i+0x1c8>
 8011ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8011ee8:	b005      	add	sp, #20
 8011eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011eee:	4839      	ldr	r0, [pc, #228]	; (8011fd4 <_printf_i+0x21c>)
 8011ef0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011ef4:	6813      	ldr	r3, [r2, #0]
 8011ef6:	6821      	ldr	r1, [r4, #0]
 8011ef8:	1d1d      	adds	r5, r3, #4
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	6015      	str	r5, [r2, #0]
 8011efe:	060a      	lsls	r2, r1, #24
 8011f00:	d50b      	bpl.n	8011f1a <_printf_i+0x162>
 8011f02:	07ca      	lsls	r2, r1, #31
 8011f04:	bf44      	itt	mi
 8011f06:	f041 0120 	orrmi.w	r1, r1, #32
 8011f0a:	6021      	strmi	r1, [r4, #0]
 8011f0c:	b91b      	cbnz	r3, 8011f16 <_printf_i+0x15e>
 8011f0e:	6822      	ldr	r2, [r4, #0]
 8011f10:	f022 0220 	bic.w	r2, r2, #32
 8011f14:	6022      	str	r2, [r4, #0]
 8011f16:	2210      	movs	r2, #16
 8011f18:	e7b7      	b.n	8011e8a <_printf_i+0xd2>
 8011f1a:	064d      	lsls	r5, r1, #25
 8011f1c:	bf48      	it	mi
 8011f1e:	b29b      	uxthmi	r3, r3
 8011f20:	e7ef      	b.n	8011f02 <_printf_i+0x14a>
 8011f22:	4665      	mov	r5, ip
 8011f24:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f28:	fb02 3311 	mls	r3, r2, r1, r3
 8011f2c:	5cc3      	ldrb	r3, [r0, r3]
 8011f2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011f32:	460b      	mov	r3, r1
 8011f34:	2900      	cmp	r1, #0
 8011f36:	d1f5      	bne.n	8011f24 <_printf_i+0x16c>
 8011f38:	e7b9      	b.n	8011eae <_printf_i+0xf6>
 8011f3a:	6813      	ldr	r3, [r2, #0]
 8011f3c:	6825      	ldr	r5, [r4, #0]
 8011f3e:	6961      	ldr	r1, [r4, #20]
 8011f40:	1d18      	adds	r0, r3, #4
 8011f42:	6010      	str	r0, [r2, #0]
 8011f44:	0628      	lsls	r0, r5, #24
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	d501      	bpl.n	8011f4e <_printf_i+0x196>
 8011f4a:	6019      	str	r1, [r3, #0]
 8011f4c:	e002      	b.n	8011f54 <_printf_i+0x19c>
 8011f4e:	066a      	lsls	r2, r5, #25
 8011f50:	d5fb      	bpl.n	8011f4a <_printf_i+0x192>
 8011f52:	8019      	strh	r1, [r3, #0]
 8011f54:	2300      	movs	r3, #0
 8011f56:	6123      	str	r3, [r4, #16]
 8011f58:	4665      	mov	r5, ip
 8011f5a:	e7b9      	b.n	8011ed0 <_printf_i+0x118>
 8011f5c:	6813      	ldr	r3, [r2, #0]
 8011f5e:	1d19      	adds	r1, r3, #4
 8011f60:	6011      	str	r1, [r2, #0]
 8011f62:	681d      	ldr	r5, [r3, #0]
 8011f64:	6862      	ldr	r2, [r4, #4]
 8011f66:	2100      	movs	r1, #0
 8011f68:	4628      	mov	r0, r5
 8011f6a:	f7f6 f871 	bl	8008050 <memchr>
 8011f6e:	b108      	cbz	r0, 8011f74 <_printf_i+0x1bc>
 8011f70:	1b40      	subs	r0, r0, r5
 8011f72:	6060      	str	r0, [r4, #4]
 8011f74:	6863      	ldr	r3, [r4, #4]
 8011f76:	6123      	str	r3, [r4, #16]
 8011f78:	2300      	movs	r3, #0
 8011f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f7e:	e7a7      	b.n	8011ed0 <_printf_i+0x118>
 8011f80:	6923      	ldr	r3, [r4, #16]
 8011f82:	462a      	mov	r2, r5
 8011f84:	4639      	mov	r1, r7
 8011f86:	4630      	mov	r0, r6
 8011f88:	47c0      	blx	r8
 8011f8a:	3001      	adds	r0, #1
 8011f8c:	d0aa      	beq.n	8011ee4 <_printf_i+0x12c>
 8011f8e:	6823      	ldr	r3, [r4, #0]
 8011f90:	079b      	lsls	r3, r3, #30
 8011f92:	d413      	bmi.n	8011fbc <_printf_i+0x204>
 8011f94:	68e0      	ldr	r0, [r4, #12]
 8011f96:	9b03      	ldr	r3, [sp, #12]
 8011f98:	4298      	cmp	r0, r3
 8011f9a:	bfb8      	it	lt
 8011f9c:	4618      	movlt	r0, r3
 8011f9e:	e7a3      	b.n	8011ee8 <_printf_i+0x130>
 8011fa0:	2301      	movs	r3, #1
 8011fa2:	464a      	mov	r2, r9
 8011fa4:	4639      	mov	r1, r7
 8011fa6:	4630      	mov	r0, r6
 8011fa8:	47c0      	blx	r8
 8011faa:	3001      	adds	r0, #1
 8011fac:	d09a      	beq.n	8011ee4 <_printf_i+0x12c>
 8011fae:	3501      	adds	r5, #1
 8011fb0:	68e3      	ldr	r3, [r4, #12]
 8011fb2:	9a03      	ldr	r2, [sp, #12]
 8011fb4:	1a9b      	subs	r3, r3, r2
 8011fb6:	42ab      	cmp	r3, r5
 8011fb8:	dcf2      	bgt.n	8011fa0 <_printf_i+0x1e8>
 8011fba:	e7eb      	b.n	8011f94 <_printf_i+0x1dc>
 8011fbc:	2500      	movs	r5, #0
 8011fbe:	f104 0919 	add.w	r9, r4, #25
 8011fc2:	e7f5      	b.n	8011fb0 <_printf_i+0x1f8>
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d1ac      	bne.n	8011f22 <_printf_i+0x16a>
 8011fc8:	7803      	ldrb	r3, [r0, #0]
 8011fca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011fce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011fd2:	e76c      	b.n	8011eae <_printf_i+0xf6>
 8011fd4:	08016871 	.word	0x08016871
 8011fd8:	08016882 	.word	0x08016882

08011fdc <__svfiscanf_r>:
 8011fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fe0:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8011fe4:	460c      	mov	r4, r1
 8011fe6:	2100      	movs	r1, #0
 8011fe8:	9144      	str	r1, [sp, #272]	; 0x110
 8011fea:	9145      	str	r1, [sp, #276]	; 0x114
 8011fec:	499f      	ldr	r1, [pc, #636]	; (801226c <__svfiscanf_r+0x290>)
 8011fee:	91a0      	str	r1, [sp, #640]	; 0x280
 8011ff0:	f10d 0804 	add.w	r8, sp, #4
 8011ff4:	499e      	ldr	r1, [pc, #632]	; (8012270 <__svfiscanf_r+0x294>)
 8011ff6:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8012274 <__svfiscanf_r+0x298>
 8011ffa:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8011ffe:	4606      	mov	r6, r0
 8012000:	4692      	mov	sl, r2
 8012002:	91a1      	str	r1, [sp, #644]	; 0x284
 8012004:	9300      	str	r3, [sp, #0]
 8012006:	270a      	movs	r7, #10
 8012008:	f89a 3000 	ldrb.w	r3, [sl]
 801200c:	2b00      	cmp	r3, #0
 801200e:	f000 812a 	beq.w	8012266 <__svfiscanf_r+0x28a>
 8012012:	4655      	mov	r5, sl
 8012014:	f003 faec 	bl	80155f0 <__locale_ctype_ptr>
 8012018:	f815 bb01 	ldrb.w	fp, [r5], #1
 801201c:	4458      	add	r0, fp
 801201e:	7843      	ldrb	r3, [r0, #1]
 8012020:	f013 0308 	ands.w	r3, r3, #8
 8012024:	d01c      	beq.n	8012060 <__svfiscanf_r+0x84>
 8012026:	6863      	ldr	r3, [r4, #4]
 8012028:	2b00      	cmp	r3, #0
 801202a:	dd12      	ble.n	8012052 <__svfiscanf_r+0x76>
 801202c:	f003 fae0 	bl	80155f0 <__locale_ctype_ptr>
 8012030:	6823      	ldr	r3, [r4, #0]
 8012032:	781a      	ldrb	r2, [r3, #0]
 8012034:	4410      	add	r0, r2
 8012036:	7842      	ldrb	r2, [r0, #1]
 8012038:	0712      	lsls	r2, r2, #28
 801203a:	d401      	bmi.n	8012040 <__svfiscanf_r+0x64>
 801203c:	46aa      	mov	sl, r5
 801203e:	e7e3      	b.n	8012008 <__svfiscanf_r+0x2c>
 8012040:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012042:	3201      	adds	r2, #1
 8012044:	9245      	str	r2, [sp, #276]	; 0x114
 8012046:	6862      	ldr	r2, [r4, #4]
 8012048:	3301      	adds	r3, #1
 801204a:	3a01      	subs	r2, #1
 801204c:	6062      	str	r2, [r4, #4]
 801204e:	6023      	str	r3, [r4, #0]
 8012050:	e7e9      	b.n	8012026 <__svfiscanf_r+0x4a>
 8012052:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012054:	4621      	mov	r1, r4
 8012056:	4630      	mov	r0, r6
 8012058:	4798      	blx	r3
 801205a:	2800      	cmp	r0, #0
 801205c:	d0e6      	beq.n	801202c <__svfiscanf_r+0x50>
 801205e:	e7ed      	b.n	801203c <__svfiscanf_r+0x60>
 8012060:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8012064:	f040 8082 	bne.w	801216c <__svfiscanf_r+0x190>
 8012068:	9343      	str	r3, [sp, #268]	; 0x10c
 801206a:	9341      	str	r3, [sp, #260]	; 0x104
 801206c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8012070:	2b2a      	cmp	r3, #42	; 0x2a
 8012072:	d103      	bne.n	801207c <__svfiscanf_r+0xa0>
 8012074:	2310      	movs	r3, #16
 8012076:	9341      	str	r3, [sp, #260]	; 0x104
 8012078:	f10a 0502 	add.w	r5, sl, #2
 801207c:	46aa      	mov	sl, r5
 801207e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8012082:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8012086:	2a09      	cmp	r2, #9
 8012088:	d922      	bls.n	80120d0 <__svfiscanf_r+0xf4>
 801208a:	2203      	movs	r2, #3
 801208c:	4879      	ldr	r0, [pc, #484]	; (8012274 <__svfiscanf_r+0x298>)
 801208e:	f7f5 ffdf 	bl	8008050 <memchr>
 8012092:	b138      	cbz	r0, 80120a4 <__svfiscanf_r+0xc8>
 8012094:	eba0 0309 	sub.w	r3, r0, r9
 8012098:	2001      	movs	r0, #1
 801209a:	4098      	lsls	r0, r3
 801209c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801209e:	4318      	orrs	r0, r3
 80120a0:	9041      	str	r0, [sp, #260]	; 0x104
 80120a2:	46aa      	mov	sl, r5
 80120a4:	f89a 3000 	ldrb.w	r3, [sl]
 80120a8:	2b67      	cmp	r3, #103	; 0x67
 80120aa:	f10a 0501 	add.w	r5, sl, #1
 80120ae:	d82b      	bhi.n	8012108 <__svfiscanf_r+0x12c>
 80120b0:	2b65      	cmp	r3, #101	; 0x65
 80120b2:	f080 809f 	bcs.w	80121f4 <__svfiscanf_r+0x218>
 80120b6:	2b47      	cmp	r3, #71	; 0x47
 80120b8:	d810      	bhi.n	80120dc <__svfiscanf_r+0x100>
 80120ba:	2b45      	cmp	r3, #69	; 0x45
 80120bc:	f080 809a 	bcs.w	80121f4 <__svfiscanf_r+0x218>
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d06c      	beq.n	801219e <__svfiscanf_r+0x1c2>
 80120c4:	2b25      	cmp	r3, #37	; 0x25
 80120c6:	d051      	beq.n	801216c <__svfiscanf_r+0x190>
 80120c8:	2303      	movs	r3, #3
 80120ca:	9347      	str	r3, [sp, #284]	; 0x11c
 80120cc:	9742      	str	r7, [sp, #264]	; 0x108
 80120ce:	e027      	b.n	8012120 <__svfiscanf_r+0x144>
 80120d0:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80120d2:	fb07 1303 	mla	r3, r7, r3, r1
 80120d6:	3b30      	subs	r3, #48	; 0x30
 80120d8:	9343      	str	r3, [sp, #268]	; 0x10c
 80120da:	e7cf      	b.n	801207c <__svfiscanf_r+0xa0>
 80120dc:	2b5b      	cmp	r3, #91	; 0x5b
 80120de:	d06a      	beq.n	80121b6 <__svfiscanf_r+0x1da>
 80120e0:	d80c      	bhi.n	80120fc <__svfiscanf_r+0x120>
 80120e2:	2b58      	cmp	r3, #88	; 0x58
 80120e4:	d1f0      	bne.n	80120c8 <__svfiscanf_r+0xec>
 80120e6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80120e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80120ec:	9241      	str	r2, [sp, #260]	; 0x104
 80120ee:	2210      	movs	r2, #16
 80120f0:	9242      	str	r2, [sp, #264]	; 0x108
 80120f2:	2b6e      	cmp	r3, #110	; 0x6e
 80120f4:	bf8c      	ite	hi
 80120f6:	2304      	movhi	r3, #4
 80120f8:	2303      	movls	r3, #3
 80120fa:	e010      	b.n	801211e <__svfiscanf_r+0x142>
 80120fc:	2b63      	cmp	r3, #99	; 0x63
 80120fe:	d065      	beq.n	80121cc <__svfiscanf_r+0x1f0>
 8012100:	2b64      	cmp	r3, #100	; 0x64
 8012102:	d1e1      	bne.n	80120c8 <__svfiscanf_r+0xec>
 8012104:	9742      	str	r7, [sp, #264]	; 0x108
 8012106:	e7f4      	b.n	80120f2 <__svfiscanf_r+0x116>
 8012108:	2b70      	cmp	r3, #112	; 0x70
 801210a:	d04b      	beq.n	80121a4 <__svfiscanf_r+0x1c8>
 801210c:	d826      	bhi.n	801215c <__svfiscanf_r+0x180>
 801210e:	2b6e      	cmp	r3, #110	; 0x6e
 8012110:	d062      	beq.n	80121d8 <__svfiscanf_r+0x1fc>
 8012112:	d84c      	bhi.n	80121ae <__svfiscanf_r+0x1d2>
 8012114:	2b69      	cmp	r3, #105	; 0x69
 8012116:	d1d7      	bne.n	80120c8 <__svfiscanf_r+0xec>
 8012118:	2300      	movs	r3, #0
 801211a:	9342      	str	r3, [sp, #264]	; 0x108
 801211c:	2303      	movs	r3, #3
 801211e:	9347      	str	r3, [sp, #284]	; 0x11c
 8012120:	6863      	ldr	r3, [r4, #4]
 8012122:	2b00      	cmp	r3, #0
 8012124:	dd68      	ble.n	80121f8 <__svfiscanf_r+0x21c>
 8012126:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012128:	0659      	lsls	r1, r3, #25
 801212a:	d407      	bmi.n	801213c <__svfiscanf_r+0x160>
 801212c:	f003 fa60 	bl	80155f0 <__locale_ctype_ptr>
 8012130:	6823      	ldr	r3, [r4, #0]
 8012132:	781a      	ldrb	r2, [r3, #0]
 8012134:	4410      	add	r0, r2
 8012136:	7842      	ldrb	r2, [r0, #1]
 8012138:	0712      	lsls	r2, r2, #28
 801213a:	d464      	bmi.n	8012206 <__svfiscanf_r+0x22a>
 801213c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801213e:	2b02      	cmp	r3, #2
 8012140:	dc73      	bgt.n	801222a <__svfiscanf_r+0x24e>
 8012142:	466b      	mov	r3, sp
 8012144:	4622      	mov	r2, r4
 8012146:	a941      	add	r1, sp, #260	; 0x104
 8012148:	4630      	mov	r0, r6
 801214a:	f000 faa1 	bl	8012690 <_scanf_chars>
 801214e:	2801      	cmp	r0, #1
 8012150:	f000 8089 	beq.w	8012266 <__svfiscanf_r+0x28a>
 8012154:	2802      	cmp	r0, #2
 8012156:	f47f af71 	bne.w	801203c <__svfiscanf_r+0x60>
 801215a:	e01d      	b.n	8012198 <__svfiscanf_r+0x1bc>
 801215c:	2b75      	cmp	r3, #117	; 0x75
 801215e:	d0d1      	beq.n	8012104 <__svfiscanf_r+0x128>
 8012160:	2b78      	cmp	r3, #120	; 0x78
 8012162:	d0c0      	beq.n	80120e6 <__svfiscanf_r+0x10a>
 8012164:	2b73      	cmp	r3, #115	; 0x73
 8012166:	d1af      	bne.n	80120c8 <__svfiscanf_r+0xec>
 8012168:	2302      	movs	r3, #2
 801216a:	e7d8      	b.n	801211e <__svfiscanf_r+0x142>
 801216c:	6863      	ldr	r3, [r4, #4]
 801216e:	2b00      	cmp	r3, #0
 8012170:	dd0c      	ble.n	801218c <__svfiscanf_r+0x1b0>
 8012172:	6823      	ldr	r3, [r4, #0]
 8012174:	781a      	ldrb	r2, [r3, #0]
 8012176:	455a      	cmp	r2, fp
 8012178:	d175      	bne.n	8012266 <__svfiscanf_r+0x28a>
 801217a:	3301      	adds	r3, #1
 801217c:	6862      	ldr	r2, [r4, #4]
 801217e:	6023      	str	r3, [r4, #0]
 8012180:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8012182:	3a01      	subs	r2, #1
 8012184:	3301      	adds	r3, #1
 8012186:	6062      	str	r2, [r4, #4]
 8012188:	9345      	str	r3, [sp, #276]	; 0x114
 801218a:	e757      	b.n	801203c <__svfiscanf_r+0x60>
 801218c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801218e:	4621      	mov	r1, r4
 8012190:	4630      	mov	r0, r6
 8012192:	4798      	blx	r3
 8012194:	2800      	cmp	r0, #0
 8012196:	d0ec      	beq.n	8012172 <__svfiscanf_r+0x196>
 8012198:	9844      	ldr	r0, [sp, #272]	; 0x110
 801219a:	2800      	cmp	r0, #0
 801219c:	d159      	bne.n	8012252 <__svfiscanf_r+0x276>
 801219e:	f04f 30ff 	mov.w	r0, #4294967295
 80121a2:	e05c      	b.n	801225e <__svfiscanf_r+0x282>
 80121a4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80121a6:	f042 0220 	orr.w	r2, r2, #32
 80121aa:	9241      	str	r2, [sp, #260]	; 0x104
 80121ac:	e79b      	b.n	80120e6 <__svfiscanf_r+0x10a>
 80121ae:	2308      	movs	r3, #8
 80121b0:	9342      	str	r3, [sp, #264]	; 0x108
 80121b2:	2304      	movs	r3, #4
 80121b4:	e7b3      	b.n	801211e <__svfiscanf_r+0x142>
 80121b6:	4629      	mov	r1, r5
 80121b8:	4640      	mov	r0, r8
 80121ba:	f000 fe6d 	bl	8012e98 <__sccl>
 80121be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80121c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121c4:	9341      	str	r3, [sp, #260]	; 0x104
 80121c6:	4605      	mov	r5, r0
 80121c8:	2301      	movs	r3, #1
 80121ca:	e7a8      	b.n	801211e <__svfiscanf_r+0x142>
 80121cc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80121ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121d2:	9341      	str	r3, [sp, #260]	; 0x104
 80121d4:	2300      	movs	r3, #0
 80121d6:	e7a2      	b.n	801211e <__svfiscanf_r+0x142>
 80121d8:	9841      	ldr	r0, [sp, #260]	; 0x104
 80121da:	06c3      	lsls	r3, r0, #27
 80121dc:	f53f af2e 	bmi.w	801203c <__svfiscanf_r+0x60>
 80121e0:	9b00      	ldr	r3, [sp, #0]
 80121e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80121e4:	1d19      	adds	r1, r3, #4
 80121e6:	9100      	str	r1, [sp, #0]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	07c0      	lsls	r0, r0, #31
 80121ec:	bf4c      	ite	mi
 80121ee:	801a      	strhmi	r2, [r3, #0]
 80121f0:	601a      	strpl	r2, [r3, #0]
 80121f2:	e723      	b.n	801203c <__svfiscanf_r+0x60>
 80121f4:	2305      	movs	r3, #5
 80121f6:	e792      	b.n	801211e <__svfiscanf_r+0x142>
 80121f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80121fa:	4621      	mov	r1, r4
 80121fc:	4630      	mov	r0, r6
 80121fe:	4798      	blx	r3
 8012200:	2800      	cmp	r0, #0
 8012202:	d090      	beq.n	8012126 <__svfiscanf_r+0x14a>
 8012204:	e7c8      	b.n	8012198 <__svfiscanf_r+0x1bc>
 8012206:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012208:	3201      	adds	r2, #1
 801220a:	9245      	str	r2, [sp, #276]	; 0x114
 801220c:	6862      	ldr	r2, [r4, #4]
 801220e:	3a01      	subs	r2, #1
 8012210:	2a00      	cmp	r2, #0
 8012212:	6062      	str	r2, [r4, #4]
 8012214:	dd02      	ble.n	801221c <__svfiscanf_r+0x240>
 8012216:	3301      	adds	r3, #1
 8012218:	6023      	str	r3, [r4, #0]
 801221a:	e787      	b.n	801212c <__svfiscanf_r+0x150>
 801221c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801221e:	4621      	mov	r1, r4
 8012220:	4630      	mov	r0, r6
 8012222:	4798      	blx	r3
 8012224:	2800      	cmp	r0, #0
 8012226:	d081      	beq.n	801212c <__svfiscanf_r+0x150>
 8012228:	e7b6      	b.n	8012198 <__svfiscanf_r+0x1bc>
 801222a:	2b04      	cmp	r3, #4
 801222c:	dc06      	bgt.n	801223c <__svfiscanf_r+0x260>
 801222e:	466b      	mov	r3, sp
 8012230:	4622      	mov	r2, r4
 8012232:	a941      	add	r1, sp, #260	; 0x104
 8012234:	4630      	mov	r0, r6
 8012236:	f000 fa8f 	bl	8012758 <_scanf_i>
 801223a:	e788      	b.n	801214e <__svfiscanf_r+0x172>
 801223c:	4b0e      	ldr	r3, [pc, #56]	; (8012278 <__svfiscanf_r+0x29c>)
 801223e:	2b00      	cmp	r3, #0
 8012240:	f43f aefc 	beq.w	801203c <__svfiscanf_r+0x60>
 8012244:	466b      	mov	r3, sp
 8012246:	4622      	mov	r2, r4
 8012248:	a941      	add	r1, sp, #260	; 0x104
 801224a:	4630      	mov	r0, r6
 801224c:	f000 f83e 	bl	80122cc <_scanf_float>
 8012250:	e77d      	b.n	801214e <__svfiscanf_r+0x172>
 8012252:	89a3      	ldrh	r3, [r4, #12]
 8012254:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012258:	bf18      	it	ne
 801225a:	f04f 30ff 	movne.w	r0, #4294967295
 801225e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8012262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012266:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012268:	e7f9      	b.n	801225e <__svfiscanf_r+0x282>
 801226a:	bf00      	nop
 801226c:	08014029 	.word	0x08014029
 8012270:	08012d31 	.word	0x08012d31
 8012274:	08016856 	.word	0x08016856
 8012278:	080122cd 	.word	0x080122cd

0801227c <_vfiscanf_r>:
 801227c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012280:	460c      	mov	r4, r1
 8012282:	4616      	mov	r6, r2
 8012284:	461f      	mov	r7, r3
 8012286:	4605      	mov	r5, r0
 8012288:	b118      	cbz	r0, 8012292 <_vfiscanf_r+0x16>
 801228a:	6983      	ldr	r3, [r0, #24]
 801228c:	b90b      	cbnz	r3, 8012292 <_vfiscanf_r+0x16>
 801228e:	f7fe ff1f 	bl	80110d0 <__sinit>
 8012292:	4b0b      	ldr	r3, [pc, #44]	; (80122c0 <_vfiscanf_r+0x44>)
 8012294:	429c      	cmp	r4, r3
 8012296:	d108      	bne.n	80122aa <_vfiscanf_r+0x2e>
 8012298:	686c      	ldr	r4, [r5, #4]
 801229a:	463b      	mov	r3, r7
 801229c:	4632      	mov	r2, r6
 801229e:	4621      	mov	r1, r4
 80122a0:	4628      	mov	r0, r5
 80122a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80122a6:	f7ff be99 	b.w	8011fdc <__svfiscanf_r>
 80122aa:	4b06      	ldr	r3, [pc, #24]	; (80122c4 <_vfiscanf_r+0x48>)
 80122ac:	429c      	cmp	r4, r3
 80122ae:	d101      	bne.n	80122b4 <_vfiscanf_r+0x38>
 80122b0:	68ac      	ldr	r4, [r5, #8]
 80122b2:	e7f2      	b.n	801229a <_vfiscanf_r+0x1e>
 80122b4:	4b04      	ldr	r3, [pc, #16]	; (80122c8 <_vfiscanf_r+0x4c>)
 80122b6:	429c      	cmp	r4, r3
 80122b8:	bf08      	it	eq
 80122ba:	68ec      	ldreq	r4, [r5, #12]
 80122bc:	e7ed      	b.n	801229a <_vfiscanf_r+0x1e>
 80122be:	bf00      	nop
 80122c0:	0801680c 	.word	0x0801680c
 80122c4:	0801682c 	.word	0x0801682c
 80122c8:	080167ec 	.word	0x080167ec

080122cc <_scanf_float>:
 80122cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122d0:	469a      	mov	sl, r3
 80122d2:	688b      	ldr	r3, [r1, #8]
 80122d4:	4616      	mov	r6, r2
 80122d6:	1e5a      	subs	r2, r3, #1
 80122d8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80122dc:	b087      	sub	sp, #28
 80122de:	bf83      	ittte	hi
 80122e0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80122e4:	189b      	addhi	r3, r3, r2
 80122e6:	9301      	strhi	r3, [sp, #4]
 80122e8:	2300      	movls	r3, #0
 80122ea:	bf86      	itte	hi
 80122ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80122f0:	608b      	strhi	r3, [r1, #8]
 80122f2:	9301      	strls	r3, [sp, #4]
 80122f4:	680b      	ldr	r3, [r1, #0]
 80122f6:	4688      	mov	r8, r1
 80122f8:	f04f 0b00 	mov.w	fp, #0
 80122fc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8012300:	f848 3b1c 	str.w	r3, [r8], #28
 8012304:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8012308:	4607      	mov	r7, r0
 801230a:	460c      	mov	r4, r1
 801230c:	4645      	mov	r5, r8
 801230e:	465a      	mov	r2, fp
 8012310:	46d9      	mov	r9, fp
 8012312:	f8cd b008 	str.w	fp, [sp, #8]
 8012316:	68a1      	ldr	r1, [r4, #8]
 8012318:	b181      	cbz	r1, 801233c <_scanf_float+0x70>
 801231a:	6833      	ldr	r3, [r6, #0]
 801231c:	781b      	ldrb	r3, [r3, #0]
 801231e:	2b49      	cmp	r3, #73	; 0x49
 8012320:	d071      	beq.n	8012406 <_scanf_float+0x13a>
 8012322:	d84d      	bhi.n	80123c0 <_scanf_float+0xf4>
 8012324:	2b39      	cmp	r3, #57	; 0x39
 8012326:	d840      	bhi.n	80123aa <_scanf_float+0xde>
 8012328:	2b31      	cmp	r3, #49	; 0x31
 801232a:	f080 8088 	bcs.w	801243e <_scanf_float+0x172>
 801232e:	2b2d      	cmp	r3, #45	; 0x2d
 8012330:	f000 8090 	beq.w	8012454 <_scanf_float+0x188>
 8012334:	d815      	bhi.n	8012362 <_scanf_float+0x96>
 8012336:	2b2b      	cmp	r3, #43	; 0x2b
 8012338:	f000 808c 	beq.w	8012454 <_scanf_float+0x188>
 801233c:	f1b9 0f00 	cmp.w	r9, #0
 8012340:	d003      	beq.n	801234a <_scanf_float+0x7e>
 8012342:	6823      	ldr	r3, [r4, #0]
 8012344:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012348:	6023      	str	r3, [r4, #0]
 801234a:	3a01      	subs	r2, #1
 801234c:	2a01      	cmp	r2, #1
 801234e:	f200 80ea 	bhi.w	8012526 <_scanf_float+0x25a>
 8012352:	4545      	cmp	r5, r8
 8012354:	f200 80dc 	bhi.w	8012510 <_scanf_float+0x244>
 8012358:	2601      	movs	r6, #1
 801235a:	4630      	mov	r0, r6
 801235c:	b007      	add	sp, #28
 801235e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012362:	2b2e      	cmp	r3, #46	; 0x2e
 8012364:	f000 809f 	beq.w	80124a6 <_scanf_float+0x1da>
 8012368:	2b30      	cmp	r3, #48	; 0x30
 801236a:	d1e7      	bne.n	801233c <_scanf_float+0x70>
 801236c:	6820      	ldr	r0, [r4, #0]
 801236e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8012372:	d064      	beq.n	801243e <_scanf_float+0x172>
 8012374:	9b01      	ldr	r3, [sp, #4]
 8012376:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801237a:	6020      	str	r0, [r4, #0]
 801237c:	f109 0901 	add.w	r9, r9, #1
 8012380:	b11b      	cbz	r3, 801238a <_scanf_float+0xbe>
 8012382:	3b01      	subs	r3, #1
 8012384:	3101      	adds	r1, #1
 8012386:	9301      	str	r3, [sp, #4]
 8012388:	60a1      	str	r1, [r4, #8]
 801238a:	68a3      	ldr	r3, [r4, #8]
 801238c:	3b01      	subs	r3, #1
 801238e:	60a3      	str	r3, [r4, #8]
 8012390:	6923      	ldr	r3, [r4, #16]
 8012392:	3301      	adds	r3, #1
 8012394:	6123      	str	r3, [r4, #16]
 8012396:	6873      	ldr	r3, [r6, #4]
 8012398:	3b01      	subs	r3, #1
 801239a:	2b00      	cmp	r3, #0
 801239c:	6073      	str	r3, [r6, #4]
 801239e:	f340 80ac 	ble.w	80124fa <_scanf_float+0x22e>
 80123a2:	6833      	ldr	r3, [r6, #0]
 80123a4:	3301      	adds	r3, #1
 80123a6:	6033      	str	r3, [r6, #0]
 80123a8:	e7b5      	b.n	8012316 <_scanf_float+0x4a>
 80123aa:	2b45      	cmp	r3, #69	; 0x45
 80123ac:	f000 8085 	beq.w	80124ba <_scanf_float+0x1ee>
 80123b0:	2b46      	cmp	r3, #70	; 0x46
 80123b2:	d06a      	beq.n	801248a <_scanf_float+0x1be>
 80123b4:	2b41      	cmp	r3, #65	; 0x41
 80123b6:	d1c1      	bne.n	801233c <_scanf_float+0x70>
 80123b8:	2a01      	cmp	r2, #1
 80123ba:	d1bf      	bne.n	801233c <_scanf_float+0x70>
 80123bc:	2202      	movs	r2, #2
 80123be:	e046      	b.n	801244e <_scanf_float+0x182>
 80123c0:	2b65      	cmp	r3, #101	; 0x65
 80123c2:	d07a      	beq.n	80124ba <_scanf_float+0x1ee>
 80123c4:	d818      	bhi.n	80123f8 <_scanf_float+0x12c>
 80123c6:	2b54      	cmp	r3, #84	; 0x54
 80123c8:	d066      	beq.n	8012498 <_scanf_float+0x1cc>
 80123ca:	d811      	bhi.n	80123f0 <_scanf_float+0x124>
 80123cc:	2b4e      	cmp	r3, #78	; 0x4e
 80123ce:	d1b5      	bne.n	801233c <_scanf_float+0x70>
 80123d0:	2a00      	cmp	r2, #0
 80123d2:	d146      	bne.n	8012462 <_scanf_float+0x196>
 80123d4:	f1b9 0f00 	cmp.w	r9, #0
 80123d8:	d145      	bne.n	8012466 <_scanf_float+0x19a>
 80123da:	6821      	ldr	r1, [r4, #0]
 80123dc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80123e0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80123e4:	d13f      	bne.n	8012466 <_scanf_float+0x19a>
 80123e6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80123ea:	6021      	str	r1, [r4, #0]
 80123ec:	2201      	movs	r2, #1
 80123ee:	e02e      	b.n	801244e <_scanf_float+0x182>
 80123f0:	2b59      	cmp	r3, #89	; 0x59
 80123f2:	d01e      	beq.n	8012432 <_scanf_float+0x166>
 80123f4:	2b61      	cmp	r3, #97	; 0x61
 80123f6:	e7de      	b.n	80123b6 <_scanf_float+0xea>
 80123f8:	2b6e      	cmp	r3, #110	; 0x6e
 80123fa:	d0e9      	beq.n	80123d0 <_scanf_float+0x104>
 80123fc:	d815      	bhi.n	801242a <_scanf_float+0x15e>
 80123fe:	2b66      	cmp	r3, #102	; 0x66
 8012400:	d043      	beq.n	801248a <_scanf_float+0x1be>
 8012402:	2b69      	cmp	r3, #105	; 0x69
 8012404:	d19a      	bne.n	801233c <_scanf_float+0x70>
 8012406:	f1bb 0f00 	cmp.w	fp, #0
 801240a:	d138      	bne.n	801247e <_scanf_float+0x1b2>
 801240c:	f1b9 0f00 	cmp.w	r9, #0
 8012410:	d197      	bne.n	8012342 <_scanf_float+0x76>
 8012412:	6821      	ldr	r1, [r4, #0]
 8012414:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8012418:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801241c:	d195      	bne.n	801234a <_scanf_float+0x7e>
 801241e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8012422:	6021      	str	r1, [r4, #0]
 8012424:	f04f 0b01 	mov.w	fp, #1
 8012428:	e011      	b.n	801244e <_scanf_float+0x182>
 801242a:	2b74      	cmp	r3, #116	; 0x74
 801242c:	d034      	beq.n	8012498 <_scanf_float+0x1cc>
 801242e:	2b79      	cmp	r3, #121	; 0x79
 8012430:	d184      	bne.n	801233c <_scanf_float+0x70>
 8012432:	f1bb 0f07 	cmp.w	fp, #7
 8012436:	d181      	bne.n	801233c <_scanf_float+0x70>
 8012438:	f04f 0b08 	mov.w	fp, #8
 801243c:	e007      	b.n	801244e <_scanf_float+0x182>
 801243e:	eb12 0f0b 	cmn.w	r2, fp
 8012442:	f47f af7b 	bne.w	801233c <_scanf_float+0x70>
 8012446:	6821      	ldr	r1, [r4, #0]
 8012448:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801244c:	6021      	str	r1, [r4, #0]
 801244e:	702b      	strb	r3, [r5, #0]
 8012450:	3501      	adds	r5, #1
 8012452:	e79a      	b.n	801238a <_scanf_float+0xbe>
 8012454:	6821      	ldr	r1, [r4, #0]
 8012456:	0608      	lsls	r0, r1, #24
 8012458:	f57f af70 	bpl.w	801233c <_scanf_float+0x70>
 801245c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012460:	e7f4      	b.n	801244c <_scanf_float+0x180>
 8012462:	2a02      	cmp	r2, #2
 8012464:	d047      	beq.n	80124f6 <_scanf_float+0x22a>
 8012466:	f1bb 0f01 	cmp.w	fp, #1
 801246a:	d003      	beq.n	8012474 <_scanf_float+0x1a8>
 801246c:	f1bb 0f04 	cmp.w	fp, #4
 8012470:	f47f af64 	bne.w	801233c <_scanf_float+0x70>
 8012474:	f10b 0b01 	add.w	fp, fp, #1
 8012478:	fa5f fb8b 	uxtb.w	fp, fp
 801247c:	e7e7      	b.n	801244e <_scanf_float+0x182>
 801247e:	f1bb 0f03 	cmp.w	fp, #3
 8012482:	d0f7      	beq.n	8012474 <_scanf_float+0x1a8>
 8012484:	f1bb 0f05 	cmp.w	fp, #5
 8012488:	e7f2      	b.n	8012470 <_scanf_float+0x1a4>
 801248a:	f1bb 0f02 	cmp.w	fp, #2
 801248e:	f47f af55 	bne.w	801233c <_scanf_float+0x70>
 8012492:	f04f 0b03 	mov.w	fp, #3
 8012496:	e7da      	b.n	801244e <_scanf_float+0x182>
 8012498:	f1bb 0f06 	cmp.w	fp, #6
 801249c:	f47f af4e 	bne.w	801233c <_scanf_float+0x70>
 80124a0:	f04f 0b07 	mov.w	fp, #7
 80124a4:	e7d3      	b.n	801244e <_scanf_float+0x182>
 80124a6:	6821      	ldr	r1, [r4, #0]
 80124a8:	0588      	lsls	r0, r1, #22
 80124aa:	f57f af47 	bpl.w	801233c <_scanf_float+0x70>
 80124ae:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80124b2:	6021      	str	r1, [r4, #0]
 80124b4:	f8cd 9008 	str.w	r9, [sp, #8]
 80124b8:	e7c9      	b.n	801244e <_scanf_float+0x182>
 80124ba:	6821      	ldr	r1, [r4, #0]
 80124bc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80124c0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80124c4:	d006      	beq.n	80124d4 <_scanf_float+0x208>
 80124c6:	0548      	lsls	r0, r1, #21
 80124c8:	f57f af38 	bpl.w	801233c <_scanf_float+0x70>
 80124cc:	f1b9 0f00 	cmp.w	r9, #0
 80124d0:	f43f af3b 	beq.w	801234a <_scanf_float+0x7e>
 80124d4:	0588      	lsls	r0, r1, #22
 80124d6:	bf58      	it	pl
 80124d8:	9802      	ldrpl	r0, [sp, #8]
 80124da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80124de:	bf58      	it	pl
 80124e0:	eba9 0000 	subpl.w	r0, r9, r0
 80124e4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80124e8:	bf58      	it	pl
 80124ea:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80124ee:	6021      	str	r1, [r4, #0]
 80124f0:	f04f 0900 	mov.w	r9, #0
 80124f4:	e7ab      	b.n	801244e <_scanf_float+0x182>
 80124f6:	2203      	movs	r2, #3
 80124f8:	e7a9      	b.n	801244e <_scanf_float+0x182>
 80124fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80124fe:	9205      	str	r2, [sp, #20]
 8012500:	4631      	mov	r1, r6
 8012502:	4638      	mov	r0, r7
 8012504:	4798      	blx	r3
 8012506:	9a05      	ldr	r2, [sp, #20]
 8012508:	2800      	cmp	r0, #0
 801250a:	f43f af04 	beq.w	8012316 <_scanf_float+0x4a>
 801250e:	e715      	b.n	801233c <_scanf_float+0x70>
 8012510:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012514:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012518:	4632      	mov	r2, r6
 801251a:	4638      	mov	r0, r7
 801251c:	4798      	blx	r3
 801251e:	6923      	ldr	r3, [r4, #16]
 8012520:	3b01      	subs	r3, #1
 8012522:	6123      	str	r3, [r4, #16]
 8012524:	e715      	b.n	8012352 <_scanf_float+0x86>
 8012526:	f10b 33ff 	add.w	r3, fp, #4294967295
 801252a:	2b06      	cmp	r3, #6
 801252c:	d80a      	bhi.n	8012544 <_scanf_float+0x278>
 801252e:	f1bb 0f02 	cmp.w	fp, #2
 8012532:	d968      	bls.n	8012606 <_scanf_float+0x33a>
 8012534:	f1ab 0b03 	sub.w	fp, fp, #3
 8012538:	fa5f fb8b 	uxtb.w	fp, fp
 801253c:	eba5 0b0b 	sub.w	fp, r5, fp
 8012540:	455d      	cmp	r5, fp
 8012542:	d14b      	bne.n	80125dc <_scanf_float+0x310>
 8012544:	6823      	ldr	r3, [r4, #0]
 8012546:	05da      	lsls	r2, r3, #23
 8012548:	d51f      	bpl.n	801258a <_scanf_float+0x2be>
 801254a:	055b      	lsls	r3, r3, #21
 801254c:	d468      	bmi.n	8012620 <_scanf_float+0x354>
 801254e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012552:	6923      	ldr	r3, [r4, #16]
 8012554:	2965      	cmp	r1, #101	; 0x65
 8012556:	f103 33ff 	add.w	r3, r3, #4294967295
 801255a:	f105 3bff 	add.w	fp, r5, #4294967295
 801255e:	6123      	str	r3, [r4, #16]
 8012560:	d00d      	beq.n	801257e <_scanf_float+0x2b2>
 8012562:	2945      	cmp	r1, #69	; 0x45
 8012564:	d00b      	beq.n	801257e <_scanf_float+0x2b2>
 8012566:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801256a:	4632      	mov	r2, r6
 801256c:	4638      	mov	r0, r7
 801256e:	4798      	blx	r3
 8012570:	6923      	ldr	r3, [r4, #16]
 8012572:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8012576:	3b01      	subs	r3, #1
 8012578:	f1a5 0b02 	sub.w	fp, r5, #2
 801257c:	6123      	str	r3, [r4, #16]
 801257e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012582:	4632      	mov	r2, r6
 8012584:	4638      	mov	r0, r7
 8012586:	4798      	blx	r3
 8012588:	465d      	mov	r5, fp
 801258a:	6826      	ldr	r6, [r4, #0]
 801258c:	f016 0610 	ands.w	r6, r6, #16
 8012590:	d17a      	bne.n	8012688 <_scanf_float+0x3bc>
 8012592:	702e      	strb	r6, [r5, #0]
 8012594:	6823      	ldr	r3, [r4, #0]
 8012596:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801259a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801259e:	d142      	bne.n	8012626 <_scanf_float+0x35a>
 80125a0:	9b02      	ldr	r3, [sp, #8]
 80125a2:	eba9 0303 	sub.w	r3, r9, r3
 80125a6:	425a      	negs	r2, r3
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	d149      	bne.n	8012640 <_scanf_float+0x374>
 80125ac:	2200      	movs	r2, #0
 80125ae:	4641      	mov	r1, r8
 80125b0:	4638      	mov	r0, r7
 80125b2:	f001 fbd5 	bl	8013d60 <_strtod_r>
 80125b6:	6825      	ldr	r5, [r4, #0]
 80125b8:	f8da 3000 	ldr.w	r3, [sl]
 80125bc:	f015 0f02 	tst.w	r5, #2
 80125c0:	f103 0204 	add.w	r2, r3, #4
 80125c4:	ec59 8b10 	vmov	r8, r9, d0
 80125c8:	f8ca 2000 	str.w	r2, [sl]
 80125cc:	d043      	beq.n	8012656 <_scanf_float+0x38a>
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	e9c3 8900 	strd	r8, r9, [r3]
 80125d4:	68e3      	ldr	r3, [r4, #12]
 80125d6:	3301      	adds	r3, #1
 80125d8:	60e3      	str	r3, [r4, #12]
 80125da:	e6be      	b.n	801235a <_scanf_float+0x8e>
 80125dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80125e0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80125e4:	4632      	mov	r2, r6
 80125e6:	4638      	mov	r0, r7
 80125e8:	4798      	blx	r3
 80125ea:	6923      	ldr	r3, [r4, #16]
 80125ec:	3b01      	subs	r3, #1
 80125ee:	6123      	str	r3, [r4, #16]
 80125f0:	e7a6      	b.n	8012540 <_scanf_float+0x274>
 80125f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80125f6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80125fa:	4632      	mov	r2, r6
 80125fc:	4638      	mov	r0, r7
 80125fe:	4798      	blx	r3
 8012600:	6923      	ldr	r3, [r4, #16]
 8012602:	3b01      	subs	r3, #1
 8012604:	6123      	str	r3, [r4, #16]
 8012606:	4545      	cmp	r5, r8
 8012608:	d8f3      	bhi.n	80125f2 <_scanf_float+0x326>
 801260a:	e6a5      	b.n	8012358 <_scanf_float+0x8c>
 801260c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012610:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8012614:	4632      	mov	r2, r6
 8012616:	4638      	mov	r0, r7
 8012618:	4798      	blx	r3
 801261a:	6923      	ldr	r3, [r4, #16]
 801261c:	3b01      	subs	r3, #1
 801261e:	6123      	str	r3, [r4, #16]
 8012620:	4545      	cmp	r5, r8
 8012622:	d8f3      	bhi.n	801260c <_scanf_float+0x340>
 8012624:	e698      	b.n	8012358 <_scanf_float+0x8c>
 8012626:	9b03      	ldr	r3, [sp, #12]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d0bf      	beq.n	80125ac <_scanf_float+0x2e0>
 801262c:	9904      	ldr	r1, [sp, #16]
 801262e:	230a      	movs	r3, #10
 8012630:	4632      	mov	r2, r6
 8012632:	3101      	adds	r1, #1
 8012634:	4638      	mov	r0, r7
 8012636:	f001 fc1f 	bl	8013e78 <_strtol_r>
 801263a:	9b03      	ldr	r3, [sp, #12]
 801263c:	9d04      	ldr	r5, [sp, #16]
 801263e:	1ac2      	subs	r2, r0, r3
 8012640:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8012644:	429d      	cmp	r5, r3
 8012646:	bf28      	it	cs
 8012648:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801264c:	490f      	ldr	r1, [pc, #60]	; (801268c <_scanf_float+0x3c0>)
 801264e:	4628      	mov	r0, r5
 8012650:	f000 fd10 	bl	8013074 <siprintf>
 8012654:	e7aa      	b.n	80125ac <_scanf_float+0x2e0>
 8012656:	f015 0504 	ands.w	r5, r5, #4
 801265a:	d1b8      	bne.n	80125ce <_scanf_float+0x302>
 801265c:	681f      	ldr	r7, [r3, #0]
 801265e:	ee10 2a10 	vmov	r2, s0
 8012662:	464b      	mov	r3, r9
 8012664:	ee10 0a10 	vmov	r0, s0
 8012668:	4649      	mov	r1, r9
 801266a:	f7f6 f997 	bl	800899c <__aeabi_dcmpun>
 801266e:	b128      	cbz	r0, 801267c <_scanf_float+0x3b0>
 8012670:	4628      	mov	r0, r5
 8012672:	f000 fcf9 	bl	8013068 <nanf>
 8012676:	ed87 0a00 	vstr	s0, [r7]
 801267a:	e7ab      	b.n	80125d4 <_scanf_float+0x308>
 801267c:	4640      	mov	r0, r8
 801267e:	4649      	mov	r1, r9
 8012680:	f7f6 f9ea 	bl	8008a58 <__aeabi_d2f>
 8012684:	6038      	str	r0, [r7, #0]
 8012686:	e7a5      	b.n	80125d4 <_scanf_float+0x308>
 8012688:	2600      	movs	r6, #0
 801268a:	e666      	b.n	801235a <_scanf_float+0x8e>
 801268c:	08016893 	.word	0x08016893

08012690 <_scanf_chars>:
 8012690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012694:	4615      	mov	r5, r2
 8012696:	688a      	ldr	r2, [r1, #8]
 8012698:	4680      	mov	r8, r0
 801269a:	460c      	mov	r4, r1
 801269c:	b932      	cbnz	r2, 80126ac <_scanf_chars+0x1c>
 801269e:	698a      	ldr	r2, [r1, #24]
 80126a0:	2a00      	cmp	r2, #0
 80126a2:	bf14      	ite	ne
 80126a4:	f04f 32ff 	movne.w	r2, #4294967295
 80126a8:	2201      	moveq	r2, #1
 80126aa:	608a      	str	r2, [r1, #8]
 80126ac:	6822      	ldr	r2, [r4, #0]
 80126ae:	06d1      	lsls	r1, r2, #27
 80126b0:	bf5f      	itttt	pl
 80126b2:	681a      	ldrpl	r2, [r3, #0]
 80126b4:	1d11      	addpl	r1, r2, #4
 80126b6:	6019      	strpl	r1, [r3, #0]
 80126b8:	6817      	ldrpl	r7, [r2, #0]
 80126ba:	2600      	movs	r6, #0
 80126bc:	69a3      	ldr	r3, [r4, #24]
 80126be:	b1db      	cbz	r3, 80126f8 <_scanf_chars+0x68>
 80126c0:	2b01      	cmp	r3, #1
 80126c2:	d107      	bne.n	80126d4 <_scanf_chars+0x44>
 80126c4:	682b      	ldr	r3, [r5, #0]
 80126c6:	6962      	ldr	r2, [r4, #20]
 80126c8:	781b      	ldrb	r3, [r3, #0]
 80126ca:	5cd3      	ldrb	r3, [r2, r3]
 80126cc:	b9a3      	cbnz	r3, 80126f8 <_scanf_chars+0x68>
 80126ce:	2e00      	cmp	r6, #0
 80126d0:	d132      	bne.n	8012738 <_scanf_chars+0xa8>
 80126d2:	e006      	b.n	80126e2 <_scanf_chars+0x52>
 80126d4:	2b02      	cmp	r3, #2
 80126d6:	d007      	beq.n	80126e8 <_scanf_chars+0x58>
 80126d8:	2e00      	cmp	r6, #0
 80126da:	d12d      	bne.n	8012738 <_scanf_chars+0xa8>
 80126dc:	69a3      	ldr	r3, [r4, #24]
 80126de:	2b01      	cmp	r3, #1
 80126e0:	d12a      	bne.n	8012738 <_scanf_chars+0xa8>
 80126e2:	2001      	movs	r0, #1
 80126e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126e8:	f002 ff82 	bl	80155f0 <__locale_ctype_ptr>
 80126ec:	682b      	ldr	r3, [r5, #0]
 80126ee:	781b      	ldrb	r3, [r3, #0]
 80126f0:	4418      	add	r0, r3
 80126f2:	7843      	ldrb	r3, [r0, #1]
 80126f4:	071b      	lsls	r3, r3, #28
 80126f6:	d4ef      	bmi.n	80126d8 <_scanf_chars+0x48>
 80126f8:	6823      	ldr	r3, [r4, #0]
 80126fa:	06da      	lsls	r2, r3, #27
 80126fc:	bf5e      	ittt	pl
 80126fe:	682b      	ldrpl	r3, [r5, #0]
 8012700:	781b      	ldrbpl	r3, [r3, #0]
 8012702:	703b      	strbpl	r3, [r7, #0]
 8012704:	682a      	ldr	r2, [r5, #0]
 8012706:	686b      	ldr	r3, [r5, #4]
 8012708:	f102 0201 	add.w	r2, r2, #1
 801270c:	602a      	str	r2, [r5, #0]
 801270e:	68a2      	ldr	r2, [r4, #8]
 8012710:	f103 33ff 	add.w	r3, r3, #4294967295
 8012714:	f102 32ff 	add.w	r2, r2, #4294967295
 8012718:	606b      	str	r3, [r5, #4]
 801271a:	f106 0601 	add.w	r6, r6, #1
 801271e:	bf58      	it	pl
 8012720:	3701      	addpl	r7, #1
 8012722:	60a2      	str	r2, [r4, #8]
 8012724:	b142      	cbz	r2, 8012738 <_scanf_chars+0xa8>
 8012726:	2b00      	cmp	r3, #0
 8012728:	dcc8      	bgt.n	80126bc <_scanf_chars+0x2c>
 801272a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801272e:	4629      	mov	r1, r5
 8012730:	4640      	mov	r0, r8
 8012732:	4798      	blx	r3
 8012734:	2800      	cmp	r0, #0
 8012736:	d0c1      	beq.n	80126bc <_scanf_chars+0x2c>
 8012738:	6823      	ldr	r3, [r4, #0]
 801273a:	f013 0310 	ands.w	r3, r3, #16
 801273e:	d105      	bne.n	801274c <_scanf_chars+0xbc>
 8012740:	68e2      	ldr	r2, [r4, #12]
 8012742:	3201      	adds	r2, #1
 8012744:	60e2      	str	r2, [r4, #12]
 8012746:	69a2      	ldr	r2, [r4, #24]
 8012748:	b102      	cbz	r2, 801274c <_scanf_chars+0xbc>
 801274a:	703b      	strb	r3, [r7, #0]
 801274c:	6923      	ldr	r3, [r4, #16]
 801274e:	441e      	add	r6, r3
 8012750:	6126      	str	r6, [r4, #16]
 8012752:	2000      	movs	r0, #0
 8012754:	e7c6      	b.n	80126e4 <_scanf_chars+0x54>
	...

08012758 <_scanf_i>:
 8012758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801275c:	469a      	mov	sl, r3
 801275e:	4b74      	ldr	r3, [pc, #464]	; (8012930 <_scanf_i+0x1d8>)
 8012760:	460c      	mov	r4, r1
 8012762:	4683      	mov	fp, r0
 8012764:	4616      	mov	r6, r2
 8012766:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801276a:	b087      	sub	sp, #28
 801276c:	ab03      	add	r3, sp, #12
 801276e:	68a7      	ldr	r7, [r4, #8]
 8012770:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012774:	4b6f      	ldr	r3, [pc, #444]	; (8012934 <_scanf_i+0x1dc>)
 8012776:	69a1      	ldr	r1, [r4, #24]
 8012778:	4a6f      	ldr	r2, [pc, #444]	; (8012938 <_scanf_i+0x1e0>)
 801277a:	2903      	cmp	r1, #3
 801277c:	bf08      	it	eq
 801277e:	461a      	moveq	r2, r3
 8012780:	1e7b      	subs	r3, r7, #1
 8012782:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8012786:	bf84      	itt	hi
 8012788:	f240 135d 	movwhi	r3, #349	; 0x15d
 801278c:	60a3      	strhi	r3, [r4, #8]
 801278e:	6823      	ldr	r3, [r4, #0]
 8012790:	9200      	str	r2, [sp, #0]
 8012792:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8012796:	bf88      	it	hi
 8012798:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801279c:	f104 091c 	add.w	r9, r4, #28
 80127a0:	6023      	str	r3, [r4, #0]
 80127a2:	bf8c      	ite	hi
 80127a4:	197f      	addhi	r7, r7, r5
 80127a6:	2700      	movls	r7, #0
 80127a8:	464b      	mov	r3, r9
 80127aa:	f04f 0800 	mov.w	r8, #0
 80127ae:	9301      	str	r3, [sp, #4]
 80127b0:	6831      	ldr	r1, [r6, #0]
 80127b2:	ab03      	add	r3, sp, #12
 80127b4:	2202      	movs	r2, #2
 80127b6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80127ba:	7809      	ldrb	r1, [r1, #0]
 80127bc:	f7f5 fc48 	bl	8008050 <memchr>
 80127c0:	9b01      	ldr	r3, [sp, #4]
 80127c2:	b330      	cbz	r0, 8012812 <_scanf_i+0xba>
 80127c4:	f1b8 0f01 	cmp.w	r8, #1
 80127c8:	d15a      	bne.n	8012880 <_scanf_i+0x128>
 80127ca:	6862      	ldr	r2, [r4, #4]
 80127cc:	b92a      	cbnz	r2, 80127da <_scanf_i+0x82>
 80127ce:	6822      	ldr	r2, [r4, #0]
 80127d0:	2108      	movs	r1, #8
 80127d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80127d6:	6061      	str	r1, [r4, #4]
 80127d8:	6022      	str	r2, [r4, #0]
 80127da:	6822      	ldr	r2, [r4, #0]
 80127dc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80127e0:	6022      	str	r2, [r4, #0]
 80127e2:	68a2      	ldr	r2, [r4, #8]
 80127e4:	1e51      	subs	r1, r2, #1
 80127e6:	60a1      	str	r1, [r4, #8]
 80127e8:	b19a      	cbz	r2, 8012812 <_scanf_i+0xba>
 80127ea:	6832      	ldr	r2, [r6, #0]
 80127ec:	1c51      	adds	r1, r2, #1
 80127ee:	6031      	str	r1, [r6, #0]
 80127f0:	7812      	ldrb	r2, [r2, #0]
 80127f2:	701a      	strb	r2, [r3, #0]
 80127f4:	1c5d      	adds	r5, r3, #1
 80127f6:	6873      	ldr	r3, [r6, #4]
 80127f8:	3b01      	subs	r3, #1
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	6073      	str	r3, [r6, #4]
 80127fe:	dc07      	bgt.n	8012810 <_scanf_i+0xb8>
 8012800:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012804:	4631      	mov	r1, r6
 8012806:	4658      	mov	r0, fp
 8012808:	4798      	blx	r3
 801280a:	2800      	cmp	r0, #0
 801280c:	f040 8086 	bne.w	801291c <_scanf_i+0x1c4>
 8012810:	462b      	mov	r3, r5
 8012812:	f108 0801 	add.w	r8, r8, #1
 8012816:	f1b8 0f03 	cmp.w	r8, #3
 801281a:	d1c8      	bne.n	80127ae <_scanf_i+0x56>
 801281c:	6862      	ldr	r2, [r4, #4]
 801281e:	b90a      	cbnz	r2, 8012824 <_scanf_i+0xcc>
 8012820:	220a      	movs	r2, #10
 8012822:	6062      	str	r2, [r4, #4]
 8012824:	6862      	ldr	r2, [r4, #4]
 8012826:	4945      	ldr	r1, [pc, #276]	; (801293c <_scanf_i+0x1e4>)
 8012828:	6960      	ldr	r0, [r4, #20]
 801282a:	9301      	str	r3, [sp, #4]
 801282c:	1a89      	subs	r1, r1, r2
 801282e:	f000 fb33 	bl	8012e98 <__sccl>
 8012832:	9b01      	ldr	r3, [sp, #4]
 8012834:	f04f 0800 	mov.w	r8, #0
 8012838:	461d      	mov	r5, r3
 801283a:	68a3      	ldr	r3, [r4, #8]
 801283c:	6822      	ldr	r2, [r4, #0]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d03a      	beq.n	80128b8 <_scanf_i+0x160>
 8012842:	6831      	ldr	r1, [r6, #0]
 8012844:	6960      	ldr	r0, [r4, #20]
 8012846:	f891 c000 	ldrb.w	ip, [r1]
 801284a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801284e:	2800      	cmp	r0, #0
 8012850:	d032      	beq.n	80128b8 <_scanf_i+0x160>
 8012852:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8012856:	d121      	bne.n	801289c <_scanf_i+0x144>
 8012858:	0510      	lsls	r0, r2, #20
 801285a:	d51f      	bpl.n	801289c <_scanf_i+0x144>
 801285c:	f108 0801 	add.w	r8, r8, #1
 8012860:	b117      	cbz	r7, 8012868 <_scanf_i+0x110>
 8012862:	3301      	adds	r3, #1
 8012864:	3f01      	subs	r7, #1
 8012866:	60a3      	str	r3, [r4, #8]
 8012868:	6873      	ldr	r3, [r6, #4]
 801286a:	3b01      	subs	r3, #1
 801286c:	2b00      	cmp	r3, #0
 801286e:	6073      	str	r3, [r6, #4]
 8012870:	dd1b      	ble.n	80128aa <_scanf_i+0x152>
 8012872:	6833      	ldr	r3, [r6, #0]
 8012874:	3301      	adds	r3, #1
 8012876:	6033      	str	r3, [r6, #0]
 8012878:	68a3      	ldr	r3, [r4, #8]
 801287a:	3b01      	subs	r3, #1
 801287c:	60a3      	str	r3, [r4, #8]
 801287e:	e7dc      	b.n	801283a <_scanf_i+0xe2>
 8012880:	f1b8 0f02 	cmp.w	r8, #2
 8012884:	d1ad      	bne.n	80127e2 <_scanf_i+0x8a>
 8012886:	6822      	ldr	r2, [r4, #0]
 8012888:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801288c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8012890:	d1bf      	bne.n	8012812 <_scanf_i+0xba>
 8012892:	2110      	movs	r1, #16
 8012894:	6061      	str	r1, [r4, #4]
 8012896:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801289a:	e7a1      	b.n	80127e0 <_scanf_i+0x88>
 801289c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80128a0:	6022      	str	r2, [r4, #0]
 80128a2:	780b      	ldrb	r3, [r1, #0]
 80128a4:	702b      	strb	r3, [r5, #0]
 80128a6:	3501      	adds	r5, #1
 80128a8:	e7de      	b.n	8012868 <_scanf_i+0x110>
 80128aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80128ae:	4631      	mov	r1, r6
 80128b0:	4658      	mov	r0, fp
 80128b2:	4798      	blx	r3
 80128b4:	2800      	cmp	r0, #0
 80128b6:	d0df      	beq.n	8012878 <_scanf_i+0x120>
 80128b8:	6823      	ldr	r3, [r4, #0]
 80128ba:	05d9      	lsls	r1, r3, #23
 80128bc:	d50c      	bpl.n	80128d8 <_scanf_i+0x180>
 80128be:	454d      	cmp	r5, r9
 80128c0:	d908      	bls.n	80128d4 <_scanf_i+0x17c>
 80128c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80128c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80128ca:	4632      	mov	r2, r6
 80128cc:	4658      	mov	r0, fp
 80128ce:	4798      	blx	r3
 80128d0:	1e6f      	subs	r7, r5, #1
 80128d2:	463d      	mov	r5, r7
 80128d4:	454d      	cmp	r5, r9
 80128d6:	d029      	beq.n	801292c <_scanf_i+0x1d4>
 80128d8:	6822      	ldr	r2, [r4, #0]
 80128da:	f012 0210 	ands.w	r2, r2, #16
 80128de:	d113      	bne.n	8012908 <_scanf_i+0x1b0>
 80128e0:	702a      	strb	r2, [r5, #0]
 80128e2:	6863      	ldr	r3, [r4, #4]
 80128e4:	9e00      	ldr	r6, [sp, #0]
 80128e6:	4649      	mov	r1, r9
 80128e8:	4658      	mov	r0, fp
 80128ea:	47b0      	blx	r6
 80128ec:	f8da 3000 	ldr.w	r3, [sl]
 80128f0:	6821      	ldr	r1, [r4, #0]
 80128f2:	1d1a      	adds	r2, r3, #4
 80128f4:	f8ca 2000 	str.w	r2, [sl]
 80128f8:	f011 0f20 	tst.w	r1, #32
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	d010      	beq.n	8012922 <_scanf_i+0x1ca>
 8012900:	6018      	str	r0, [r3, #0]
 8012902:	68e3      	ldr	r3, [r4, #12]
 8012904:	3301      	adds	r3, #1
 8012906:	60e3      	str	r3, [r4, #12]
 8012908:	eba5 0509 	sub.w	r5, r5, r9
 801290c:	44a8      	add	r8, r5
 801290e:	6925      	ldr	r5, [r4, #16]
 8012910:	4445      	add	r5, r8
 8012912:	6125      	str	r5, [r4, #16]
 8012914:	2000      	movs	r0, #0
 8012916:	b007      	add	sp, #28
 8012918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801291c:	f04f 0800 	mov.w	r8, #0
 8012920:	e7ca      	b.n	80128b8 <_scanf_i+0x160>
 8012922:	07ca      	lsls	r2, r1, #31
 8012924:	bf4c      	ite	mi
 8012926:	8018      	strhmi	r0, [r3, #0]
 8012928:	6018      	strpl	r0, [r3, #0]
 801292a:	e7ea      	b.n	8012902 <_scanf_i+0x1aa>
 801292c:	2001      	movs	r0, #1
 801292e:	e7f2      	b.n	8012916 <_scanf_i+0x1be>
 8012930:	080162c0 	.word	0x080162c0
 8012934:	08013e79 	.word	0x08013e79
 8012938:	08013f91 	.word	0x08013f91
 801293c:	080168a8 	.word	0x080168a8

08012940 <iprintf>:
 8012940:	b40f      	push	{r0, r1, r2, r3}
 8012942:	4b0a      	ldr	r3, [pc, #40]	; (801296c <iprintf+0x2c>)
 8012944:	b513      	push	{r0, r1, r4, lr}
 8012946:	681c      	ldr	r4, [r3, #0]
 8012948:	b124      	cbz	r4, 8012954 <iprintf+0x14>
 801294a:	69a3      	ldr	r3, [r4, #24]
 801294c:	b913      	cbnz	r3, 8012954 <iprintf+0x14>
 801294e:	4620      	mov	r0, r4
 8012950:	f7fe fbbe 	bl	80110d0 <__sinit>
 8012954:	ab05      	add	r3, sp, #20
 8012956:	9a04      	ldr	r2, [sp, #16]
 8012958:	68a1      	ldr	r1, [r4, #8]
 801295a:	9301      	str	r3, [sp, #4]
 801295c:	4620      	mov	r0, r4
 801295e:	f7fe fdcb 	bl	80114f8 <_vfiprintf_r>
 8012962:	b002      	add	sp, #8
 8012964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012968:	b004      	add	sp, #16
 801296a:	4770      	bx	lr
 801296c:	20000038 	.word	0x20000038

08012970 <putchar>:
 8012970:	b538      	push	{r3, r4, r5, lr}
 8012972:	4b08      	ldr	r3, [pc, #32]	; (8012994 <putchar+0x24>)
 8012974:	681c      	ldr	r4, [r3, #0]
 8012976:	4605      	mov	r5, r0
 8012978:	b124      	cbz	r4, 8012984 <putchar+0x14>
 801297a:	69a3      	ldr	r3, [r4, #24]
 801297c:	b913      	cbnz	r3, 8012984 <putchar+0x14>
 801297e:	4620      	mov	r0, r4
 8012980:	f7fe fba6 	bl	80110d0 <__sinit>
 8012984:	68a2      	ldr	r2, [r4, #8]
 8012986:	4629      	mov	r1, r5
 8012988:	4620      	mov	r0, r4
 801298a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801298e:	f003 bc19 	b.w	80161c4 <_putc_r>
 8012992:	bf00      	nop
 8012994:	20000038 	.word	0x20000038

08012998 <_puts_r>:
 8012998:	b570      	push	{r4, r5, r6, lr}
 801299a:	460e      	mov	r6, r1
 801299c:	4605      	mov	r5, r0
 801299e:	b118      	cbz	r0, 80129a8 <_puts_r+0x10>
 80129a0:	6983      	ldr	r3, [r0, #24]
 80129a2:	b90b      	cbnz	r3, 80129a8 <_puts_r+0x10>
 80129a4:	f7fe fb94 	bl	80110d0 <__sinit>
 80129a8:	69ab      	ldr	r3, [r5, #24]
 80129aa:	68ac      	ldr	r4, [r5, #8]
 80129ac:	b913      	cbnz	r3, 80129b4 <_puts_r+0x1c>
 80129ae:	4628      	mov	r0, r5
 80129b0:	f7fe fb8e 	bl	80110d0 <__sinit>
 80129b4:	4b23      	ldr	r3, [pc, #140]	; (8012a44 <_puts_r+0xac>)
 80129b6:	429c      	cmp	r4, r3
 80129b8:	d117      	bne.n	80129ea <_puts_r+0x52>
 80129ba:	686c      	ldr	r4, [r5, #4]
 80129bc:	89a3      	ldrh	r3, [r4, #12]
 80129be:	071b      	lsls	r3, r3, #28
 80129c0:	d51d      	bpl.n	80129fe <_puts_r+0x66>
 80129c2:	6923      	ldr	r3, [r4, #16]
 80129c4:	b1db      	cbz	r3, 80129fe <_puts_r+0x66>
 80129c6:	3e01      	subs	r6, #1
 80129c8:	68a3      	ldr	r3, [r4, #8]
 80129ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80129ce:	3b01      	subs	r3, #1
 80129d0:	60a3      	str	r3, [r4, #8]
 80129d2:	b9e9      	cbnz	r1, 8012a10 <_puts_r+0x78>
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	da2e      	bge.n	8012a36 <_puts_r+0x9e>
 80129d8:	4622      	mov	r2, r4
 80129da:	210a      	movs	r1, #10
 80129dc:	4628      	mov	r0, r5
 80129de:	f001 fb95 	bl	801410c <__swbuf_r>
 80129e2:	3001      	adds	r0, #1
 80129e4:	d011      	beq.n	8012a0a <_puts_r+0x72>
 80129e6:	200a      	movs	r0, #10
 80129e8:	e011      	b.n	8012a0e <_puts_r+0x76>
 80129ea:	4b17      	ldr	r3, [pc, #92]	; (8012a48 <_puts_r+0xb0>)
 80129ec:	429c      	cmp	r4, r3
 80129ee:	d101      	bne.n	80129f4 <_puts_r+0x5c>
 80129f0:	68ac      	ldr	r4, [r5, #8]
 80129f2:	e7e3      	b.n	80129bc <_puts_r+0x24>
 80129f4:	4b15      	ldr	r3, [pc, #84]	; (8012a4c <_puts_r+0xb4>)
 80129f6:	429c      	cmp	r4, r3
 80129f8:	bf08      	it	eq
 80129fa:	68ec      	ldreq	r4, [r5, #12]
 80129fc:	e7de      	b.n	80129bc <_puts_r+0x24>
 80129fe:	4621      	mov	r1, r4
 8012a00:	4628      	mov	r0, r5
 8012a02:	f001 fbe7 	bl	80141d4 <__swsetup_r>
 8012a06:	2800      	cmp	r0, #0
 8012a08:	d0dd      	beq.n	80129c6 <_puts_r+0x2e>
 8012a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8012a0e:	bd70      	pop	{r4, r5, r6, pc}
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	da04      	bge.n	8012a1e <_puts_r+0x86>
 8012a14:	69a2      	ldr	r2, [r4, #24]
 8012a16:	429a      	cmp	r2, r3
 8012a18:	dc06      	bgt.n	8012a28 <_puts_r+0x90>
 8012a1a:	290a      	cmp	r1, #10
 8012a1c:	d004      	beq.n	8012a28 <_puts_r+0x90>
 8012a1e:	6823      	ldr	r3, [r4, #0]
 8012a20:	1c5a      	adds	r2, r3, #1
 8012a22:	6022      	str	r2, [r4, #0]
 8012a24:	7019      	strb	r1, [r3, #0]
 8012a26:	e7cf      	b.n	80129c8 <_puts_r+0x30>
 8012a28:	4622      	mov	r2, r4
 8012a2a:	4628      	mov	r0, r5
 8012a2c:	f001 fb6e 	bl	801410c <__swbuf_r>
 8012a30:	3001      	adds	r0, #1
 8012a32:	d1c9      	bne.n	80129c8 <_puts_r+0x30>
 8012a34:	e7e9      	b.n	8012a0a <_puts_r+0x72>
 8012a36:	6823      	ldr	r3, [r4, #0]
 8012a38:	200a      	movs	r0, #10
 8012a3a:	1c5a      	adds	r2, r3, #1
 8012a3c:	6022      	str	r2, [r4, #0]
 8012a3e:	7018      	strb	r0, [r3, #0]
 8012a40:	e7e5      	b.n	8012a0e <_puts_r+0x76>
 8012a42:	bf00      	nop
 8012a44:	0801680c 	.word	0x0801680c
 8012a48:	0801682c 	.word	0x0801682c
 8012a4c:	080167ec 	.word	0x080167ec

08012a50 <puts>:
 8012a50:	4b02      	ldr	r3, [pc, #8]	; (8012a5c <puts+0xc>)
 8012a52:	4601      	mov	r1, r0
 8012a54:	6818      	ldr	r0, [r3, #0]
 8012a56:	f7ff bf9f 	b.w	8012998 <_puts_r>
 8012a5a:	bf00      	nop
 8012a5c:	20000038 	.word	0x20000038

08012a60 <swapfunc>:
 8012a60:	2b02      	cmp	r3, #2
 8012a62:	b510      	push	{r4, lr}
 8012a64:	d00a      	beq.n	8012a7c <swapfunc+0x1c>
 8012a66:	0892      	lsrs	r2, r2, #2
 8012a68:	3a01      	subs	r2, #1
 8012a6a:	6803      	ldr	r3, [r0, #0]
 8012a6c:	680c      	ldr	r4, [r1, #0]
 8012a6e:	f840 4b04 	str.w	r4, [r0], #4
 8012a72:	2a00      	cmp	r2, #0
 8012a74:	f841 3b04 	str.w	r3, [r1], #4
 8012a78:	dcf6      	bgt.n	8012a68 <swapfunc+0x8>
 8012a7a:	bd10      	pop	{r4, pc}
 8012a7c:	4402      	add	r2, r0
 8012a7e:	780c      	ldrb	r4, [r1, #0]
 8012a80:	7803      	ldrb	r3, [r0, #0]
 8012a82:	f800 4b01 	strb.w	r4, [r0], #1
 8012a86:	f801 3b01 	strb.w	r3, [r1], #1
 8012a8a:	1a13      	subs	r3, r2, r0
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	dcf6      	bgt.n	8012a7e <swapfunc+0x1e>
 8012a90:	e7f3      	b.n	8012a7a <swapfunc+0x1a>

08012a92 <med3.isra.1>:
 8012a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a94:	460c      	mov	r4, r1
 8012a96:	4615      	mov	r5, r2
 8012a98:	4607      	mov	r7, r0
 8012a9a:	461e      	mov	r6, r3
 8012a9c:	4798      	blx	r3
 8012a9e:	2800      	cmp	r0, #0
 8012aa0:	4629      	mov	r1, r5
 8012aa2:	4620      	mov	r0, r4
 8012aa4:	da0a      	bge.n	8012abc <med3.isra.1+0x2a>
 8012aa6:	47b0      	blx	r6
 8012aa8:	2800      	cmp	r0, #0
 8012aaa:	db05      	blt.n	8012ab8 <med3.isra.1+0x26>
 8012aac:	4629      	mov	r1, r5
 8012aae:	4638      	mov	r0, r7
 8012ab0:	47b0      	blx	r6
 8012ab2:	2800      	cmp	r0, #0
 8012ab4:	db0a      	blt.n	8012acc <med3.isra.1+0x3a>
 8012ab6:	463c      	mov	r4, r7
 8012ab8:	4620      	mov	r0, r4
 8012aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012abc:	47b0      	blx	r6
 8012abe:	2800      	cmp	r0, #0
 8012ac0:	dcfa      	bgt.n	8012ab8 <med3.isra.1+0x26>
 8012ac2:	4629      	mov	r1, r5
 8012ac4:	4638      	mov	r0, r7
 8012ac6:	47b0      	blx	r6
 8012ac8:	2800      	cmp	r0, #0
 8012aca:	dbf4      	blt.n	8012ab6 <med3.isra.1+0x24>
 8012acc:	462c      	mov	r4, r5
 8012ace:	e7f3      	b.n	8012ab8 <med3.isra.1+0x26>

08012ad0 <qsort>:
 8012ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ad4:	b085      	sub	sp, #20
 8012ad6:	4606      	mov	r6, r0
 8012ad8:	468a      	mov	sl, r1
 8012ada:	4614      	mov	r4, r2
 8012adc:	9300      	str	r3, [sp, #0]
 8012ade:	07b2      	lsls	r2, r6, #30
 8012ae0:	d110      	bne.n	8012b04 <qsort+0x34>
 8012ae2:	07a3      	lsls	r3, r4, #30
 8012ae4:	d10e      	bne.n	8012b04 <qsort+0x34>
 8012ae6:	1f27      	subs	r7, r4, #4
 8012ae8:	bf18      	it	ne
 8012aea:	2701      	movne	r7, #1
 8012aec:	f1ba 0f06 	cmp.w	sl, #6
 8012af0:	eb06 0b04 	add.w	fp, r6, r4
 8012af4:	d828      	bhi.n	8012b48 <qsort+0x78>
 8012af6:	fb04 6a0a 	mla	sl, r4, sl, r6
 8012afa:	45da      	cmp	sl, fp
 8012afc:	d80b      	bhi.n	8012b16 <qsort+0x46>
 8012afe:	b005      	add	sp, #20
 8012b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b04:	2702      	movs	r7, #2
 8012b06:	e7f1      	b.n	8012aec <qsort+0x1c>
 8012b08:	463b      	mov	r3, r7
 8012b0a:	4622      	mov	r2, r4
 8012b0c:	4649      	mov	r1, r9
 8012b0e:	4640      	mov	r0, r8
 8012b10:	f7ff ffa6 	bl	8012a60 <swapfunc>
 8012b14:	e013      	b.n	8012b3e <qsort+0x6e>
 8012b16:	46d8      	mov	r8, fp
 8012b18:	e012      	b.n	8012b40 <qsort+0x70>
 8012b1a:	eba8 0904 	sub.w	r9, r8, r4
 8012b1e:	4641      	mov	r1, r8
 8012b20:	4648      	mov	r0, r9
 8012b22:	9b00      	ldr	r3, [sp, #0]
 8012b24:	4798      	blx	r3
 8012b26:	2800      	cmp	r0, #0
 8012b28:	dd0c      	ble.n	8012b44 <qsort+0x74>
 8012b2a:	2f00      	cmp	r7, #0
 8012b2c:	d1ec      	bne.n	8012b08 <qsort+0x38>
 8012b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8012b32:	f8d9 2000 	ldr.w	r2, [r9]
 8012b36:	f8c8 2000 	str.w	r2, [r8]
 8012b3a:	f8c9 3000 	str.w	r3, [r9]
 8012b3e:	46c8      	mov	r8, r9
 8012b40:	4546      	cmp	r6, r8
 8012b42:	d3ea      	bcc.n	8012b1a <qsort+0x4a>
 8012b44:	44a3      	add	fp, r4
 8012b46:	e7d8      	b.n	8012afa <qsort+0x2a>
 8012b48:	ea4f 085a 	mov.w	r8, sl, lsr #1
 8012b4c:	f10a 35ff 	add.w	r5, sl, #4294967295
 8012b50:	f1ba 0f07 	cmp.w	sl, #7
 8012b54:	fb04 6808 	mla	r8, r4, r8, r6
 8012b58:	fb04 6505 	mla	r5, r4, r5, r6
 8012b5c:	d027      	beq.n	8012bae <qsort+0xde>
 8012b5e:	f1ba 0f28 	cmp.w	sl, #40	; 0x28
 8012b62:	d94a      	bls.n	8012bfa <qsort+0x12a>
 8012b64:	ea4f 09da 	mov.w	r9, sl, lsr #3
 8012b68:	fb04 f909 	mul.w	r9, r4, r9
 8012b6c:	eb06 0109 	add.w	r1, r6, r9
 8012b70:	eb01 0209 	add.w	r2, r1, r9
 8012b74:	9b00      	ldr	r3, [sp, #0]
 8012b76:	4630      	mov	r0, r6
 8012b78:	f7ff ff8b 	bl	8012a92 <med3.isra.1>
 8012b7c:	eb08 0209 	add.w	r2, r8, r9
 8012b80:	4641      	mov	r1, r8
 8012b82:	9001      	str	r0, [sp, #4]
 8012b84:	9b00      	ldr	r3, [sp, #0]
 8012b86:	eba8 0009 	sub.w	r0, r8, r9
 8012b8a:	f7ff ff82 	bl	8012a92 <med3.isra.1>
 8012b8e:	4680      	mov	r8, r0
 8012b90:	eba5 0049 	sub.w	r0, r5, r9, lsl #1
 8012b94:	462a      	mov	r2, r5
 8012b96:	9b00      	ldr	r3, [sp, #0]
 8012b98:	eb00 0109 	add.w	r1, r0, r9
 8012b9c:	f7ff ff79 	bl	8012a92 <med3.isra.1>
 8012ba0:	4602      	mov	r2, r0
 8012ba2:	4641      	mov	r1, r8
 8012ba4:	9b00      	ldr	r3, [sp, #0]
 8012ba6:	9801      	ldr	r0, [sp, #4]
 8012ba8:	f7ff ff73 	bl	8012a92 <med3.isra.1>
 8012bac:	4680      	mov	r8, r0
 8012bae:	bb3f      	cbnz	r7, 8012c00 <qsort+0x130>
 8012bb0:	6833      	ldr	r3, [r6, #0]
 8012bb2:	f8d8 2000 	ldr.w	r2, [r8]
 8012bb6:	6032      	str	r2, [r6, #0]
 8012bb8:	f8c8 3000 	str.w	r3, [r8]
 8012bbc:	46d8      	mov	r8, fp
 8012bbe:	46a9      	mov	r9, r5
 8012bc0:	f8cd b004 	str.w	fp, [sp, #4]
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	45a8      	cmp	r8, r5
 8012bc8:	d857      	bhi.n	8012c7a <qsort+0x1aa>
 8012bca:	9302      	str	r3, [sp, #8]
 8012bcc:	4631      	mov	r1, r6
 8012bce:	9b00      	ldr	r3, [sp, #0]
 8012bd0:	4640      	mov	r0, r8
 8012bd2:	4798      	blx	r3
 8012bd4:	2800      	cmp	r0, #0
 8012bd6:	9b02      	ldr	r3, [sp, #8]
 8012bd8:	dc2e      	bgt.n	8012c38 <qsort+0x168>
 8012bda:	d10c      	bne.n	8012bf6 <qsort+0x126>
 8012bdc:	b9bf      	cbnz	r7, 8012c0e <qsort+0x13e>
 8012bde:	9b01      	ldr	r3, [sp, #4]
 8012be0:	9901      	ldr	r1, [sp, #4]
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	f8d8 2000 	ldr.w	r2, [r8]
 8012be8:	600a      	str	r2, [r1, #0]
 8012bea:	f8c8 3000 	str.w	r3, [r8]
 8012bee:	9b01      	ldr	r3, [sp, #4]
 8012bf0:	4423      	add	r3, r4
 8012bf2:	9301      	str	r3, [sp, #4]
 8012bf4:	2301      	movs	r3, #1
 8012bf6:	44a0      	add	r8, r4
 8012bf8:	e7e5      	b.n	8012bc6 <qsort+0xf6>
 8012bfa:	462a      	mov	r2, r5
 8012bfc:	9601      	str	r6, [sp, #4]
 8012bfe:	e7d0      	b.n	8012ba2 <qsort+0xd2>
 8012c00:	463b      	mov	r3, r7
 8012c02:	4622      	mov	r2, r4
 8012c04:	4641      	mov	r1, r8
 8012c06:	4630      	mov	r0, r6
 8012c08:	f7ff ff2a 	bl	8012a60 <swapfunc>
 8012c0c:	e7d6      	b.n	8012bbc <qsort+0xec>
 8012c0e:	463b      	mov	r3, r7
 8012c10:	4622      	mov	r2, r4
 8012c12:	4641      	mov	r1, r8
 8012c14:	9801      	ldr	r0, [sp, #4]
 8012c16:	f7ff ff23 	bl	8012a60 <swapfunc>
 8012c1a:	e7e8      	b.n	8012bee <qsort+0x11e>
 8012c1c:	d109      	bne.n	8012c32 <qsort+0x162>
 8012c1e:	b9f7      	cbnz	r7, 8012c5e <qsort+0x18e>
 8012c20:	682b      	ldr	r3, [r5, #0]
 8012c22:	f8d9 2000 	ldr.w	r2, [r9]
 8012c26:	602a      	str	r2, [r5, #0]
 8012c28:	f8c9 3000 	str.w	r3, [r9]
 8012c2c:	eba9 0904 	sub.w	r9, r9, r4
 8012c30:	2301      	movs	r3, #1
 8012c32:	9d02      	ldr	r5, [sp, #8]
 8012c34:	45a8      	cmp	r8, r5
 8012c36:	d820      	bhi.n	8012c7a <qsort+0x1aa>
 8012c38:	9303      	str	r3, [sp, #12]
 8012c3a:	4631      	mov	r1, r6
 8012c3c:	9b00      	ldr	r3, [sp, #0]
 8012c3e:	4628      	mov	r0, r5
 8012c40:	4798      	blx	r3
 8012c42:	1b2b      	subs	r3, r5, r4
 8012c44:	2800      	cmp	r0, #0
 8012c46:	9302      	str	r3, [sp, #8]
 8012c48:	9b03      	ldr	r3, [sp, #12]
 8012c4a:	dae7      	bge.n	8012c1c <qsort+0x14c>
 8012c4c:	b977      	cbnz	r7, 8012c6c <qsort+0x19c>
 8012c4e:	f8d8 3000 	ldr.w	r3, [r8]
 8012c52:	682a      	ldr	r2, [r5, #0]
 8012c54:	f8c8 2000 	str.w	r2, [r8]
 8012c58:	602b      	str	r3, [r5, #0]
 8012c5a:	9d02      	ldr	r5, [sp, #8]
 8012c5c:	e7ca      	b.n	8012bf4 <qsort+0x124>
 8012c5e:	463b      	mov	r3, r7
 8012c60:	4622      	mov	r2, r4
 8012c62:	4649      	mov	r1, r9
 8012c64:	4628      	mov	r0, r5
 8012c66:	f7ff fefb 	bl	8012a60 <swapfunc>
 8012c6a:	e7df      	b.n	8012c2c <qsort+0x15c>
 8012c6c:	463b      	mov	r3, r7
 8012c6e:	4622      	mov	r2, r4
 8012c70:	4629      	mov	r1, r5
 8012c72:	4640      	mov	r0, r8
 8012c74:	f7ff fef4 	bl	8012a60 <swapfunc>
 8012c78:	e7ef      	b.n	8012c5a <qsort+0x18a>
 8012c7a:	fb04 6a0a 	mla	sl, r4, sl, r6
 8012c7e:	bb03      	cbnz	r3, 8012cc2 <qsort+0x1f2>
 8012c80:	45d3      	cmp	fp, sl
 8012c82:	f4bf af3c 	bcs.w	8012afe <qsort+0x2e>
 8012c86:	465d      	mov	r5, fp
 8012c88:	e017      	b.n	8012cba <qsort+0x1ea>
 8012c8a:	463b      	mov	r3, r7
 8012c8c:	4622      	mov	r2, r4
 8012c8e:	4641      	mov	r1, r8
 8012c90:	4628      	mov	r0, r5
 8012c92:	f7ff fee5 	bl	8012a60 <swapfunc>
 8012c96:	e00f      	b.n	8012cb8 <qsort+0x1e8>
 8012c98:	eba5 0804 	sub.w	r8, r5, r4
 8012c9c:	4629      	mov	r1, r5
 8012c9e:	4640      	mov	r0, r8
 8012ca0:	9b00      	ldr	r3, [sp, #0]
 8012ca2:	4798      	blx	r3
 8012ca4:	2800      	cmp	r0, #0
 8012ca6:	dd0a      	ble.n	8012cbe <qsort+0x1ee>
 8012ca8:	2f00      	cmp	r7, #0
 8012caa:	d1ee      	bne.n	8012c8a <qsort+0x1ba>
 8012cac:	682b      	ldr	r3, [r5, #0]
 8012cae:	f8d8 2000 	ldr.w	r2, [r8]
 8012cb2:	602a      	str	r2, [r5, #0]
 8012cb4:	f8c8 3000 	str.w	r3, [r8]
 8012cb8:	4645      	mov	r5, r8
 8012cba:	42ae      	cmp	r6, r5
 8012cbc:	d3ec      	bcc.n	8012c98 <qsort+0x1c8>
 8012cbe:	44a3      	add	fp, r4
 8012cc0:	e7de      	b.n	8012c80 <qsort+0x1b0>
 8012cc2:	9b01      	ldr	r3, [sp, #4]
 8012cc4:	eba8 0b03 	sub.w	fp, r8, r3
 8012cc8:	1b9a      	subs	r2, r3, r6
 8012cca:	455a      	cmp	r2, fp
 8012ccc:	bfa8      	it	ge
 8012cce:	465a      	movge	r2, fp
 8012cd0:	b12a      	cbz	r2, 8012cde <qsort+0x20e>
 8012cd2:	463b      	mov	r3, r7
 8012cd4:	eba8 0102 	sub.w	r1, r8, r2
 8012cd8:	4630      	mov	r0, r6
 8012cda:	f7ff fec1 	bl	8012a60 <swapfunc>
 8012cde:	ebaa 0209 	sub.w	r2, sl, r9
 8012ce2:	eba9 0505 	sub.w	r5, r9, r5
 8012ce6:	1b12      	subs	r2, r2, r4
 8012ce8:	42aa      	cmp	r2, r5
 8012cea:	bf28      	it	cs
 8012cec:	462a      	movcs	r2, r5
 8012cee:	b12a      	cbz	r2, 8012cfc <qsort+0x22c>
 8012cf0:	463b      	mov	r3, r7
 8012cf2:	ebaa 0102 	sub.w	r1, sl, r2
 8012cf6:	4640      	mov	r0, r8
 8012cf8:	f7ff feb2 	bl	8012a60 <swapfunc>
 8012cfc:	455c      	cmp	r4, fp
 8012cfe:	d206      	bcs.n	8012d0e <qsort+0x23e>
 8012d00:	fbbb f1f4 	udiv	r1, fp, r4
 8012d04:	9b00      	ldr	r3, [sp, #0]
 8012d06:	4622      	mov	r2, r4
 8012d08:	4630      	mov	r0, r6
 8012d0a:	f7ff fee1 	bl	8012ad0 <qsort>
 8012d0e:	42a5      	cmp	r5, r4
 8012d10:	f67f aef5 	bls.w	8012afe <qsort+0x2e>
 8012d14:	ebaa 0605 	sub.w	r6, sl, r5
 8012d18:	fbb5 faf4 	udiv	sl, r5, r4
 8012d1c:	e6df      	b.n	8012ade <qsort+0xe>

08012d1e <lflush>:
 8012d1e:	8983      	ldrh	r3, [r0, #12]
 8012d20:	f003 0309 	and.w	r3, r3, #9
 8012d24:	2b09      	cmp	r3, #9
 8012d26:	d101      	bne.n	8012d2c <lflush+0xe>
 8012d28:	f7fe b980 	b.w	801102c <fflush>
 8012d2c:	2000      	movs	r0, #0
 8012d2e:	4770      	bx	lr

08012d30 <__srefill_r>:
 8012d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d32:	460c      	mov	r4, r1
 8012d34:	4605      	mov	r5, r0
 8012d36:	b118      	cbz	r0, 8012d40 <__srefill_r+0x10>
 8012d38:	6983      	ldr	r3, [r0, #24]
 8012d3a:	b90b      	cbnz	r3, 8012d40 <__srefill_r+0x10>
 8012d3c:	f7fe f9c8 	bl	80110d0 <__sinit>
 8012d40:	4b3c      	ldr	r3, [pc, #240]	; (8012e34 <__srefill_r+0x104>)
 8012d42:	429c      	cmp	r4, r3
 8012d44:	d10a      	bne.n	8012d5c <__srefill_r+0x2c>
 8012d46:	686c      	ldr	r4, [r5, #4]
 8012d48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	6063      	str	r3, [r4, #4]
 8012d50:	b293      	uxth	r3, r2
 8012d52:	069e      	lsls	r6, r3, #26
 8012d54:	d50c      	bpl.n	8012d70 <__srefill_r+0x40>
 8012d56:	f04f 30ff 	mov.w	r0, #4294967295
 8012d5a:	e067      	b.n	8012e2c <__srefill_r+0xfc>
 8012d5c:	4b36      	ldr	r3, [pc, #216]	; (8012e38 <__srefill_r+0x108>)
 8012d5e:	429c      	cmp	r4, r3
 8012d60:	d101      	bne.n	8012d66 <__srefill_r+0x36>
 8012d62:	68ac      	ldr	r4, [r5, #8]
 8012d64:	e7f0      	b.n	8012d48 <__srefill_r+0x18>
 8012d66:	4b35      	ldr	r3, [pc, #212]	; (8012e3c <__srefill_r+0x10c>)
 8012d68:	429c      	cmp	r4, r3
 8012d6a:	bf08      	it	eq
 8012d6c:	68ec      	ldreq	r4, [r5, #12]
 8012d6e:	e7eb      	b.n	8012d48 <__srefill_r+0x18>
 8012d70:	0758      	lsls	r0, r3, #29
 8012d72:	d449      	bmi.n	8012e08 <__srefill_r+0xd8>
 8012d74:	06d9      	lsls	r1, r3, #27
 8012d76:	d405      	bmi.n	8012d84 <__srefill_r+0x54>
 8012d78:	2309      	movs	r3, #9
 8012d7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012d7e:	602b      	str	r3, [r5, #0]
 8012d80:	81a2      	strh	r2, [r4, #12]
 8012d82:	e7e8      	b.n	8012d56 <__srefill_r+0x26>
 8012d84:	071a      	lsls	r2, r3, #28
 8012d86:	d50b      	bpl.n	8012da0 <__srefill_r+0x70>
 8012d88:	4621      	mov	r1, r4
 8012d8a:	4628      	mov	r0, r5
 8012d8c:	f7fe f924 	bl	8010fd8 <_fflush_r>
 8012d90:	2800      	cmp	r0, #0
 8012d92:	d1e0      	bne.n	8012d56 <__srefill_r+0x26>
 8012d94:	89a3      	ldrh	r3, [r4, #12]
 8012d96:	60a0      	str	r0, [r4, #8]
 8012d98:	f023 0308 	bic.w	r3, r3, #8
 8012d9c:	81a3      	strh	r3, [r4, #12]
 8012d9e:	61a0      	str	r0, [r4, #24]
 8012da0:	89a3      	ldrh	r3, [r4, #12]
 8012da2:	f043 0304 	orr.w	r3, r3, #4
 8012da6:	81a3      	strh	r3, [r4, #12]
 8012da8:	6923      	ldr	r3, [r4, #16]
 8012daa:	b91b      	cbnz	r3, 8012db4 <__srefill_r+0x84>
 8012dac:	4621      	mov	r1, r4
 8012dae:	4628      	mov	r0, r5
 8012db0:	f7fe fa7c 	bl	80112ac <__smakebuf_r>
 8012db4:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8012db8:	b2be      	uxth	r6, r7
 8012dba:	07b3      	lsls	r3, r6, #30
 8012dbc:	d00f      	beq.n	8012dde <__srefill_r+0xae>
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	81a3      	strh	r3, [r4, #12]
 8012dc2:	4b1f      	ldr	r3, [pc, #124]	; (8012e40 <__srefill_r+0x110>)
 8012dc4:	491f      	ldr	r1, [pc, #124]	; (8012e44 <__srefill_r+0x114>)
 8012dc6:	6818      	ldr	r0, [r3, #0]
 8012dc8:	f006 0609 	and.w	r6, r6, #9
 8012dcc:	f7fe f9ec 	bl	80111a8 <_fwalk>
 8012dd0:	2e09      	cmp	r6, #9
 8012dd2:	81a7      	strh	r7, [r4, #12]
 8012dd4:	d103      	bne.n	8012dde <__srefill_r+0xae>
 8012dd6:	4621      	mov	r1, r4
 8012dd8:	4628      	mov	r0, r5
 8012dda:	f7fe f877 	bl	8010ecc <__sflush_r>
 8012dde:	6922      	ldr	r2, [r4, #16]
 8012de0:	6022      	str	r2, [r4, #0]
 8012de2:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012de4:	6963      	ldr	r3, [r4, #20]
 8012de6:	6a21      	ldr	r1, [r4, #32]
 8012de8:	4628      	mov	r0, r5
 8012dea:	47b0      	blx	r6
 8012dec:	2800      	cmp	r0, #0
 8012dee:	6060      	str	r0, [r4, #4]
 8012df0:	dc1d      	bgt.n	8012e2e <__srefill_r+0xfe>
 8012df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012df6:	bf17      	itett	ne
 8012df8:	2200      	movne	r2, #0
 8012dfa:	f043 0320 	orreq.w	r3, r3, #32
 8012dfe:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8012e02:	6062      	strne	r2, [r4, #4]
 8012e04:	81a3      	strh	r3, [r4, #12]
 8012e06:	e7a6      	b.n	8012d56 <__srefill_r+0x26>
 8012e08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012e0a:	2900      	cmp	r1, #0
 8012e0c:	d0cc      	beq.n	8012da8 <__srefill_r+0x78>
 8012e0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012e12:	4299      	cmp	r1, r3
 8012e14:	d002      	beq.n	8012e1c <__srefill_r+0xec>
 8012e16:	4628      	mov	r0, r5
 8012e18:	f7fe fa9c 	bl	8011354 <_free_r>
 8012e1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012e1e:	6063      	str	r3, [r4, #4]
 8012e20:	2000      	movs	r0, #0
 8012e22:	6360      	str	r0, [r4, #52]	; 0x34
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d0bf      	beq.n	8012da8 <__srefill_r+0x78>
 8012e28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8012e2a:	6023      	str	r3, [r4, #0]
 8012e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e2e:	2000      	movs	r0, #0
 8012e30:	e7fc      	b.n	8012e2c <__srefill_r+0xfc>
 8012e32:	bf00      	nop
 8012e34:	0801680c 	.word	0x0801680c
 8012e38:	0801682c 	.word	0x0801682c
 8012e3c:	080167ec 	.word	0x080167ec
 8012e40:	0801684c 	.word	0x0801684c
 8012e44:	08012d1f 	.word	0x08012d1f

08012e48 <_sbrk_r>:
 8012e48:	b538      	push	{r3, r4, r5, lr}
 8012e4a:	4c06      	ldr	r4, [pc, #24]	; (8012e64 <_sbrk_r+0x1c>)
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	4605      	mov	r5, r0
 8012e50:	4608      	mov	r0, r1
 8012e52:	6023      	str	r3, [r4, #0]
 8012e54:	f7fa f9d4 	bl	800d200 <_sbrk>
 8012e58:	1c43      	adds	r3, r0, #1
 8012e5a:	d102      	bne.n	8012e62 <_sbrk_r+0x1a>
 8012e5c:	6823      	ldr	r3, [r4, #0]
 8012e5e:	b103      	cbz	r3, 8012e62 <_sbrk_r+0x1a>
 8012e60:	602b      	str	r3, [r5, #0]
 8012e62:	bd38      	pop	{r3, r4, r5, pc}
 8012e64:	2000a74c 	.word	0x2000a74c

08012e68 <iscanf>:
 8012e68:	b40f      	push	{r0, r1, r2, r3}
 8012e6a:	4b0a      	ldr	r3, [pc, #40]	; (8012e94 <iscanf+0x2c>)
 8012e6c:	b513      	push	{r0, r1, r4, lr}
 8012e6e:	681c      	ldr	r4, [r3, #0]
 8012e70:	b124      	cbz	r4, 8012e7c <iscanf+0x14>
 8012e72:	69a3      	ldr	r3, [r4, #24]
 8012e74:	b913      	cbnz	r3, 8012e7c <iscanf+0x14>
 8012e76:	4620      	mov	r0, r4
 8012e78:	f7fe f92a 	bl	80110d0 <__sinit>
 8012e7c:	ab05      	add	r3, sp, #20
 8012e7e:	9a04      	ldr	r2, [sp, #16]
 8012e80:	6861      	ldr	r1, [r4, #4]
 8012e82:	9301      	str	r3, [sp, #4]
 8012e84:	4620      	mov	r0, r4
 8012e86:	f7ff f9f9 	bl	801227c <_vfiscanf_r>
 8012e8a:	b002      	add	sp, #8
 8012e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012e90:	b004      	add	sp, #16
 8012e92:	4770      	bx	lr
 8012e94:	20000038 	.word	0x20000038

08012e98 <__sccl>:
 8012e98:	b570      	push	{r4, r5, r6, lr}
 8012e9a:	780b      	ldrb	r3, [r1, #0]
 8012e9c:	2b5e      	cmp	r3, #94	; 0x5e
 8012e9e:	bf13      	iteet	ne
 8012ea0:	1c4a      	addne	r2, r1, #1
 8012ea2:	1c8a      	addeq	r2, r1, #2
 8012ea4:	784b      	ldrbeq	r3, [r1, #1]
 8012ea6:	2100      	movne	r1, #0
 8012ea8:	bf08      	it	eq
 8012eaa:	2101      	moveq	r1, #1
 8012eac:	1e44      	subs	r4, r0, #1
 8012eae:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8012eb2:	f804 1f01 	strb.w	r1, [r4, #1]!
 8012eb6:	42ac      	cmp	r4, r5
 8012eb8:	d1fb      	bne.n	8012eb2 <__sccl+0x1a>
 8012eba:	b913      	cbnz	r3, 8012ec2 <__sccl+0x2a>
 8012ebc:	3a01      	subs	r2, #1
 8012ebe:	4610      	mov	r0, r2
 8012ec0:	bd70      	pop	{r4, r5, r6, pc}
 8012ec2:	f081 0401 	eor.w	r4, r1, #1
 8012ec6:	54c4      	strb	r4, [r0, r3]
 8012ec8:	1c51      	adds	r1, r2, #1
 8012eca:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8012ece:	2d2d      	cmp	r5, #45	; 0x2d
 8012ed0:	f101 36ff 	add.w	r6, r1, #4294967295
 8012ed4:	460a      	mov	r2, r1
 8012ed6:	d006      	beq.n	8012ee6 <__sccl+0x4e>
 8012ed8:	2d5d      	cmp	r5, #93	; 0x5d
 8012eda:	d0f0      	beq.n	8012ebe <__sccl+0x26>
 8012edc:	b90d      	cbnz	r5, 8012ee2 <__sccl+0x4a>
 8012ede:	4632      	mov	r2, r6
 8012ee0:	e7ed      	b.n	8012ebe <__sccl+0x26>
 8012ee2:	462b      	mov	r3, r5
 8012ee4:	e7ef      	b.n	8012ec6 <__sccl+0x2e>
 8012ee6:	780e      	ldrb	r6, [r1, #0]
 8012ee8:	2e5d      	cmp	r6, #93	; 0x5d
 8012eea:	d0fa      	beq.n	8012ee2 <__sccl+0x4a>
 8012eec:	42b3      	cmp	r3, r6
 8012eee:	dcf8      	bgt.n	8012ee2 <__sccl+0x4a>
 8012ef0:	3301      	adds	r3, #1
 8012ef2:	429e      	cmp	r6, r3
 8012ef4:	54c4      	strb	r4, [r0, r3]
 8012ef6:	dcfb      	bgt.n	8012ef0 <__sccl+0x58>
 8012ef8:	3102      	adds	r1, #2
 8012efa:	e7e6      	b.n	8012eca <__sccl+0x32>

08012efc <setbuf>:
 8012efc:	2900      	cmp	r1, #0
 8012efe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012f02:	bf0c      	ite	eq
 8012f04:	2202      	moveq	r2, #2
 8012f06:	2200      	movne	r2, #0
 8012f08:	f000 b800 	b.w	8012f0c <setvbuf>

08012f0c <setvbuf>:
 8012f0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012f10:	461d      	mov	r5, r3
 8012f12:	4b51      	ldr	r3, [pc, #324]	; (8013058 <setvbuf+0x14c>)
 8012f14:	681e      	ldr	r6, [r3, #0]
 8012f16:	4604      	mov	r4, r0
 8012f18:	460f      	mov	r7, r1
 8012f1a:	4690      	mov	r8, r2
 8012f1c:	b126      	cbz	r6, 8012f28 <setvbuf+0x1c>
 8012f1e:	69b3      	ldr	r3, [r6, #24]
 8012f20:	b913      	cbnz	r3, 8012f28 <setvbuf+0x1c>
 8012f22:	4630      	mov	r0, r6
 8012f24:	f7fe f8d4 	bl	80110d0 <__sinit>
 8012f28:	4b4c      	ldr	r3, [pc, #304]	; (801305c <setvbuf+0x150>)
 8012f2a:	429c      	cmp	r4, r3
 8012f2c:	d152      	bne.n	8012fd4 <setvbuf+0xc8>
 8012f2e:	6874      	ldr	r4, [r6, #4]
 8012f30:	f1b8 0f02 	cmp.w	r8, #2
 8012f34:	d006      	beq.n	8012f44 <setvbuf+0x38>
 8012f36:	f1b8 0f01 	cmp.w	r8, #1
 8012f3a:	f200 8089 	bhi.w	8013050 <setvbuf+0x144>
 8012f3e:	2d00      	cmp	r5, #0
 8012f40:	f2c0 8086 	blt.w	8013050 <setvbuf+0x144>
 8012f44:	4621      	mov	r1, r4
 8012f46:	4630      	mov	r0, r6
 8012f48:	f7fe f846 	bl	8010fd8 <_fflush_r>
 8012f4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012f4e:	b141      	cbz	r1, 8012f62 <setvbuf+0x56>
 8012f50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012f54:	4299      	cmp	r1, r3
 8012f56:	d002      	beq.n	8012f5e <setvbuf+0x52>
 8012f58:	4630      	mov	r0, r6
 8012f5a:	f7fe f9fb 	bl	8011354 <_free_r>
 8012f5e:	2300      	movs	r3, #0
 8012f60:	6363      	str	r3, [r4, #52]	; 0x34
 8012f62:	2300      	movs	r3, #0
 8012f64:	61a3      	str	r3, [r4, #24]
 8012f66:	6063      	str	r3, [r4, #4]
 8012f68:	89a3      	ldrh	r3, [r4, #12]
 8012f6a:	061b      	lsls	r3, r3, #24
 8012f6c:	d503      	bpl.n	8012f76 <setvbuf+0x6a>
 8012f6e:	6921      	ldr	r1, [r4, #16]
 8012f70:	4630      	mov	r0, r6
 8012f72:	f7fe f9ef 	bl	8011354 <_free_r>
 8012f76:	89a3      	ldrh	r3, [r4, #12]
 8012f78:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8012f7c:	f023 0303 	bic.w	r3, r3, #3
 8012f80:	f1b8 0f02 	cmp.w	r8, #2
 8012f84:	81a3      	strh	r3, [r4, #12]
 8012f86:	d05d      	beq.n	8013044 <setvbuf+0x138>
 8012f88:	ab01      	add	r3, sp, #4
 8012f8a:	466a      	mov	r2, sp
 8012f8c:	4621      	mov	r1, r4
 8012f8e:	4630      	mov	r0, r6
 8012f90:	f7fe f968 	bl	8011264 <__swhatbuf_r>
 8012f94:	89a3      	ldrh	r3, [r4, #12]
 8012f96:	4318      	orrs	r0, r3
 8012f98:	81a0      	strh	r0, [r4, #12]
 8012f9a:	bb2d      	cbnz	r5, 8012fe8 <setvbuf+0xdc>
 8012f9c:	9d00      	ldr	r5, [sp, #0]
 8012f9e:	4628      	mov	r0, r5
 8012fa0:	f002 fb56 	bl	8015650 <malloc>
 8012fa4:	4607      	mov	r7, r0
 8012fa6:	2800      	cmp	r0, #0
 8012fa8:	d14e      	bne.n	8013048 <setvbuf+0x13c>
 8012faa:	f8dd 9000 	ldr.w	r9, [sp]
 8012fae:	45a9      	cmp	r9, r5
 8012fb0:	d13c      	bne.n	801302c <setvbuf+0x120>
 8012fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8012fb6:	89a3      	ldrh	r3, [r4, #12]
 8012fb8:	f043 0302 	orr.w	r3, r3, #2
 8012fbc:	81a3      	strh	r3, [r4, #12]
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	60a3      	str	r3, [r4, #8]
 8012fc2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012fc6:	6023      	str	r3, [r4, #0]
 8012fc8:	6123      	str	r3, [r4, #16]
 8012fca:	2301      	movs	r3, #1
 8012fcc:	6163      	str	r3, [r4, #20]
 8012fce:	b003      	add	sp, #12
 8012fd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012fd4:	4b22      	ldr	r3, [pc, #136]	; (8013060 <setvbuf+0x154>)
 8012fd6:	429c      	cmp	r4, r3
 8012fd8:	d101      	bne.n	8012fde <setvbuf+0xd2>
 8012fda:	68b4      	ldr	r4, [r6, #8]
 8012fdc:	e7a8      	b.n	8012f30 <setvbuf+0x24>
 8012fde:	4b21      	ldr	r3, [pc, #132]	; (8013064 <setvbuf+0x158>)
 8012fe0:	429c      	cmp	r4, r3
 8012fe2:	bf08      	it	eq
 8012fe4:	68f4      	ldreq	r4, [r6, #12]
 8012fe6:	e7a3      	b.n	8012f30 <setvbuf+0x24>
 8012fe8:	2f00      	cmp	r7, #0
 8012fea:	d0d8      	beq.n	8012f9e <setvbuf+0x92>
 8012fec:	69b3      	ldr	r3, [r6, #24]
 8012fee:	b913      	cbnz	r3, 8012ff6 <setvbuf+0xea>
 8012ff0:	4630      	mov	r0, r6
 8012ff2:	f7fe f86d 	bl	80110d0 <__sinit>
 8012ff6:	f1b8 0f01 	cmp.w	r8, #1
 8012ffa:	bf08      	it	eq
 8012ffc:	89a3      	ldrheq	r3, [r4, #12]
 8012ffe:	6027      	str	r7, [r4, #0]
 8013000:	bf04      	itt	eq
 8013002:	f043 0301 	orreq.w	r3, r3, #1
 8013006:	81a3      	strheq	r3, [r4, #12]
 8013008:	89a3      	ldrh	r3, [r4, #12]
 801300a:	f013 0008 	ands.w	r0, r3, #8
 801300e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8013012:	d01b      	beq.n	801304c <setvbuf+0x140>
 8013014:	f013 0001 	ands.w	r0, r3, #1
 8013018:	bf18      	it	ne
 801301a:	426d      	negne	r5, r5
 801301c:	f04f 0300 	mov.w	r3, #0
 8013020:	bf1d      	ittte	ne
 8013022:	60a3      	strne	r3, [r4, #8]
 8013024:	61a5      	strne	r5, [r4, #24]
 8013026:	4618      	movne	r0, r3
 8013028:	60a5      	streq	r5, [r4, #8]
 801302a:	e7d0      	b.n	8012fce <setvbuf+0xc2>
 801302c:	4648      	mov	r0, r9
 801302e:	f002 fb0f 	bl	8015650 <malloc>
 8013032:	4607      	mov	r7, r0
 8013034:	2800      	cmp	r0, #0
 8013036:	d0bc      	beq.n	8012fb2 <setvbuf+0xa6>
 8013038:	89a3      	ldrh	r3, [r4, #12]
 801303a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801303e:	81a3      	strh	r3, [r4, #12]
 8013040:	464d      	mov	r5, r9
 8013042:	e7d3      	b.n	8012fec <setvbuf+0xe0>
 8013044:	2000      	movs	r0, #0
 8013046:	e7b6      	b.n	8012fb6 <setvbuf+0xaa>
 8013048:	46a9      	mov	r9, r5
 801304a:	e7f5      	b.n	8013038 <setvbuf+0x12c>
 801304c:	60a0      	str	r0, [r4, #8]
 801304e:	e7be      	b.n	8012fce <setvbuf+0xc2>
 8013050:	f04f 30ff 	mov.w	r0, #4294967295
 8013054:	e7bb      	b.n	8012fce <setvbuf+0xc2>
 8013056:	bf00      	nop
 8013058:	20000038 	.word	0x20000038
 801305c:	0801680c 	.word	0x0801680c
 8013060:	0801682c 	.word	0x0801682c
 8013064:	080167ec 	.word	0x080167ec

08013068 <nanf>:
 8013068:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013070 <nanf+0x8>
 801306c:	4770      	bx	lr
 801306e:	bf00      	nop
 8013070:	7fc00000 	.word	0x7fc00000

08013074 <siprintf>:
 8013074:	b40e      	push	{r1, r2, r3}
 8013076:	b500      	push	{lr}
 8013078:	b09c      	sub	sp, #112	; 0x70
 801307a:	ab1d      	add	r3, sp, #116	; 0x74
 801307c:	9002      	str	r0, [sp, #8]
 801307e:	9006      	str	r0, [sp, #24]
 8013080:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013084:	4809      	ldr	r0, [pc, #36]	; (80130ac <siprintf+0x38>)
 8013086:	9107      	str	r1, [sp, #28]
 8013088:	9104      	str	r1, [sp, #16]
 801308a:	4909      	ldr	r1, [pc, #36]	; (80130b0 <siprintf+0x3c>)
 801308c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013090:	9105      	str	r1, [sp, #20]
 8013092:	6800      	ldr	r0, [r0, #0]
 8013094:	9301      	str	r3, [sp, #4]
 8013096:	a902      	add	r1, sp, #8
 8013098:	f002 ff9c 	bl	8015fd4 <_svfiprintf_r>
 801309c:	9b02      	ldr	r3, [sp, #8]
 801309e:	2200      	movs	r2, #0
 80130a0:	701a      	strb	r2, [r3, #0]
 80130a2:	b01c      	add	sp, #112	; 0x70
 80130a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80130a8:	b003      	add	sp, #12
 80130aa:	4770      	bx	lr
 80130ac:	20000038 	.word	0x20000038
 80130b0:	ffff0208 	.word	0xffff0208

080130b4 <__sread>:
 80130b4:	b510      	push	{r4, lr}
 80130b6:	460c      	mov	r4, r1
 80130b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130bc:	f003 f8b8 	bl	8016230 <_read_r>
 80130c0:	2800      	cmp	r0, #0
 80130c2:	bfab      	itete	ge
 80130c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80130c6:	89a3      	ldrhlt	r3, [r4, #12]
 80130c8:	181b      	addge	r3, r3, r0
 80130ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80130ce:	bfac      	ite	ge
 80130d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80130d2:	81a3      	strhlt	r3, [r4, #12]
 80130d4:	bd10      	pop	{r4, pc}

080130d6 <__swrite>:
 80130d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130da:	461f      	mov	r7, r3
 80130dc:	898b      	ldrh	r3, [r1, #12]
 80130de:	05db      	lsls	r3, r3, #23
 80130e0:	4605      	mov	r5, r0
 80130e2:	460c      	mov	r4, r1
 80130e4:	4616      	mov	r6, r2
 80130e6:	d505      	bpl.n	80130f4 <__swrite+0x1e>
 80130e8:	2302      	movs	r3, #2
 80130ea:	2200      	movs	r2, #0
 80130ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130f0:	f002 fa9c 	bl	801562c <_lseek_r>
 80130f4:	89a3      	ldrh	r3, [r4, #12]
 80130f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80130fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80130fe:	81a3      	strh	r3, [r4, #12]
 8013100:	4632      	mov	r2, r6
 8013102:	463b      	mov	r3, r7
 8013104:	4628      	mov	r0, r5
 8013106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801310a:	f001 b851 	b.w	80141b0 <_write_r>

0801310e <__sseek>:
 801310e:	b510      	push	{r4, lr}
 8013110:	460c      	mov	r4, r1
 8013112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013116:	f002 fa89 	bl	801562c <_lseek_r>
 801311a:	1c43      	adds	r3, r0, #1
 801311c:	89a3      	ldrh	r3, [r4, #12]
 801311e:	bf15      	itete	ne
 8013120:	6560      	strne	r0, [r4, #84]	; 0x54
 8013122:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013126:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801312a:	81a3      	strheq	r3, [r4, #12]
 801312c:	bf18      	it	ne
 801312e:	81a3      	strhne	r3, [r4, #12]
 8013130:	bd10      	pop	{r4, pc}

08013132 <__sclose>:
 8013132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013136:	f001 b8bb 	b.w	80142b0 <_close_r>

0801313a <sulp>:
 801313a:	b570      	push	{r4, r5, r6, lr}
 801313c:	4604      	mov	r4, r0
 801313e:	460d      	mov	r5, r1
 8013140:	ec45 4b10 	vmov	d0, r4, r5
 8013144:	4616      	mov	r6, r2
 8013146:	f002 fd83 	bl	8015c50 <__ulp>
 801314a:	ec51 0b10 	vmov	r0, r1, d0
 801314e:	b17e      	cbz	r6, 8013170 <sulp+0x36>
 8013150:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013154:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013158:	2b00      	cmp	r3, #0
 801315a:	dd09      	ble.n	8013170 <sulp+0x36>
 801315c:	051b      	lsls	r3, r3, #20
 801315e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013162:	2400      	movs	r4, #0
 8013164:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8013168:	4622      	mov	r2, r4
 801316a:	462b      	mov	r3, r5
 801316c:	f7f5 f97c 	bl	8008468 <__aeabi_dmul>
 8013170:	bd70      	pop	{r4, r5, r6, pc}
 8013172:	0000      	movs	r0, r0
 8013174:	0000      	movs	r0, r0
	...

08013178 <_strtod_l>:
 8013178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801317c:	461f      	mov	r7, r3
 801317e:	b0a1      	sub	sp, #132	; 0x84
 8013180:	2300      	movs	r3, #0
 8013182:	4681      	mov	r9, r0
 8013184:	4638      	mov	r0, r7
 8013186:	460e      	mov	r6, r1
 8013188:	9217      	str	r2, [sp, #92]	; 0x5c
 801318a:	931c      	str	r3, [sp, #112]	; 0x70
 801318c:	f002 fa3e 	bl	801560c <__localeconv_l>
 8013190:	4680      	mov	r8, r0
 8013192:	6800      	ldr	r0, [r0, #0]
 8013194:	f7f4 ff54 	bl	8008040 <strlen>
 8013198:	f04f 0a00 	mov.w	sl, #0
 801319c:	4604      	mov	r4, r0
 801319e:	f04f 0b00 	mov.w	fp, #0
 80131a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80131a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80131a6:	781a      	ldrb	r2, [r3, #0]
 80131a8:	2a0d      	cmp	r2, #13
 80131aa:	d832      	bhi.n	8013212 <_strtod_l+0x9a>
 80131ac:	2a09      	cmp	r2, #9
 80131ae:	d236      	bcs.n	801321e <_strtod_l+0xa6>
 80131b0:	2a00      	cmp	r2, #0
 80131b2:	d03e      	beq.n	8013232 <_strtod_l+0xba>
 80131b4:	2300      	movs	r3, #0
 80131b6:	930d      	str	r3, [sp, #52]	; 0x34
 80131b8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80131ba:	782b      	ldrb	r3, [r5, #0]
 80131bc:	2b30      	cmp	r3, #48	; 0x30
 80131be:	f040 80ac 	bne.w	801331a <_strtod_l+0x1a2>
 80131c2:	786b      	ldrb	r3, [r5, #1]
 80131c4:	2b58      	cmp	r3, #88	; 0x58
 80131c6:	d001      	beq.n	80131cc <_strtod_l+0x54>
 80131c8:	2b78      	cmp	r3, #120	; 0x78
 80131ca:	d167      	bne.n	801329c <_strtod_l+0x124>
 80131cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80131ce:	9301      	str	r3, [sp, #4]
 80131d0:	ab1c      	add	r3, sp, #112	; 0x70
 80131d2:	9300      	str	r3, [sp, #0]
 80131d4:	9702      	str	r7, [sp, #8]
 80131d6:	ab1d      	add	r3, sp, #116	; 0x74
 80131d8:	4a88      	ldr	r2, [pc, #544]	; (80133fc <_strtod_l+0x284>)
 80131da:	a91b      	add	r1, sp, #108	; 0x6c
 80131dc:	4648      	mov	r0, r9
 80131de:	f001 ff1c 	bl	801501a <__gethex>
 80131e2:	f010 0407 	ands.w	r4, r0, #7
 80131e6:	4606      	mov	r6, r0
 80131e8:	d005      	beq.n	80131f6 <_strtod_l+0x7e>
 80131ea:	2c06      	cmp	r4, #6
 80131ec:	d12b      	bne.n	8013246 <_strtod_l+0xce>
 80131ee:	3501      	adds	r5, #1
 80131f0:	2300      	movs	r3, #0
 80131f2:	951b      	str	r5, [sp, #108]	; 0x6c
 80131f4:	930d      	str	r3, [sp, #52]	; 0x34
 80131f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	f040 859a 	bne.w	8013d32 <_strtod_l+0xbba>
 80131fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013200:	b1e3      	cbz	r3, 801323c <_strtod_l+0xc4>
 8013202:	4652      	mov	r2, sl
 8013204:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013208:	ec43 2b10 	vmov	d0, r2, r3
 801320c:	b021      	add	sp, #132	; 0x84
 801320e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013212:	2a2b      	cmp	r2, #43	; 0x2b
 8013214:	d015      	beq.n	8013242 <_strtod_l+0xca>
 8013216:	2a2d      	cmp	r2, #45	; 0x2d
 8013218:	d004      	beq.n	8013224 <_strtod_l+0xac>
 801321a:	2a20      	cmp	r2, #32
 801321c:	d1ca      	bne.n	80131b4 <_strtod_l+0x3c>
 801321e:	3301      	adds	r3, #1
 8013220:	931b      	str	r3, [sp, #108]	; 0x6c
 8013222:	e7bf      	b.n	80131a4 <_strtod_l+0x2c>
 8013224:	2201      	movs	r2, #1
 8013226:	920d      	str	r2, [sp, #52]	; 0x34
 8013228:	1c5a      	adds	r2, r3, #1
 801322a:	921b      	str	r2, [sp, #108]	; 0x6c
 801322c:	785b      	ldrb	r3, [r3, #1]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d1c2      	bne.n	80131b8 <_strtod_l+0x40>
 8013232:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013234:	961b      	str	r6, [sp, #108]	; 0x6c
 8013236:	2b00      	cmp	r3, #0
 8013238:	f040 8579 	bne.w	8013d2e <_strtod_l+0xbb6>
 801323c:	4652      	mov	r2, sl
 801323e:	465b      	mov	r3, fp
 8013240:	e7e2      	b.n	8013208 <_strtod_l+0x90>
 8013242:	2200      	movs	r2, #0
 8013244:	e7ef      	b.n	8013226 <_strtod_l+0xae>
 8013246:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013248:	b13a      	cbz	r2, 801325a <_strtod_l+0xe2>
 801324a:	2135      	movs	r1, #53	; 0x35
 801324c:	a81e      	add	r0, sp, #120	; 0x78
 801324e:	f002 fdf7 	bl	8015e40 <__copybits>
 8013252:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013254:	4648      	mov	r0, r9
 8013256:	f002 fa64 	bl	8015722 <_Bfree>
 801325a:	3c01      	subs	r4, #1
 801325c:	2c04      	cmp	r4, #4
 801325e:	d806      	bhi.n	801326e <_strtod_l+0xf6>
 8013260:	e8df f004 	tbb	[pc, r4]
 8013264:	1714030a 	.word	0x1714030a
 8013268:	0a          	.byte	0x0a
 8013269:	00          	.byte	0x00
 801326a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801326e:	0730      	lsls	r0, r6, #28
 8013270:	d5c1      	bpl.n	80131f6 <_strtod_l+0x7e>
 8013272:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013276:	e7be      	b.n	80131f6 <_strtod_l+0x7e>
 8013278:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801327c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801327e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8013282:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013286:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801328a:	e7f0      	b.n	801326e <_strtod_l+0xf6>
 801328c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013400 <_strtod_l+0x288>
 8013290:	e7ed      	b.n	801326e <_strtod_l+0xf6>
 8013292:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8013296:	f04f 3aff 	mov.w	sl, #4294967295
 801329a:	e7e8      	b.n	801326e <_strtod_l+0xf6>
 801329c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801329e:	1c5a      	adds	r2, r3, #1
 80132a0:	921b      	str	r2, [sp, #108]	; 0x6c
 80132a2:	785b      	ldrb	r3, [r3, #1]
 80132a4:	2b30      	cmp	r3, #48	; 0x30
 80132a6:	d0f9      	beq.n	801329c <_strtod_l+0x124>
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	d0a4      	beq.n	80131f6 <_strtod_l+0x7e>
 80132ac:	2301      	movs	r3, #1
 80132ae:	2500      	movs	r5, #0
 80132b0:	9306      	str	r3, [sp, #24]
 80132b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80132b4:	9308      	str	r3, [sp, #32]
 80132b6:	9507      	str	r5, [sp, #28]
 80132b8:	9505      	str	r5, [sp, #20]
 80132ba:	220a      	movs	r2, #10
 80132bc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80132be:	7807      	ldrb	r7, [r0, #0]
 80132c0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80132c4:	b2d9      	uxtb	r1, r3
 80132c6:	2909      	cmp	r1, #9
 80132c8:	d929      	bls.n	801331e <_strtod_l+0x1a6>
 80132ca:	4622      	mov	r2, r4
 80132cc:	f8d8 1000 	ldr.w	r1, [r8]
 80132d0:	f002 ffc0 	bl	8016254 <strncmp>
 80132d4:	2800      	cmp	r0, #0
 80132d6:	d031      	beq.n	801333c <_strtod_l+0x1c4>
 80132d8:	2000      	movs	r0, #0
 80132da:	9c05      	ldr	r4, [sp, #20]
 80132dc:	9004      	str	r0, [sp, #16]
 80132de:	463b      	mov	r3, r7
 80132e0:	4602      	mov	r2, r0
 80132e2:	2b65      	cmp	r3, #101	; 0x65
 80132e4:	d001      	beq.n	80132ea <_strtod_l+0x172>
 80132e6:	2b45      	cmp	r3, #69	; 0x45
 80132e8:	d114      	bne.n	8013314 <_strtod_l+0x19c>
 80132ea:	b924      	cbnz	r4, 80132f6 <_strtod_l+0x17e>
 80132ec:	b910      	cbnz	r0, 80132f4 <_strtod_l+0x17c>
 80132ee:	9b06      	ldr	r3, [sp, #24]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d09e      	beq.n	8013232 <_strtod_l+0xba>
 80132f4:	2400      	movs	r4, #0
 80132f6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80132f8:	1c73      	adds	r3, r6, #1
 80132fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80132fc:	7873      	ldrb	r3, [r6, #1]
 80132fe:	2b2b      	cmp	r3, #43	; 0x2b
 8013300:	d078      	beq.n	80133f4 <_strtod_l+0x27c>
 8013302:	2b2d      	cmp	r3, #45	; 0x2d
 8013304:	d070      	beq.n	80133e8 <_strtod_l+0x270>
 8013306:	f04f 0c00 	mov.w	ip, #0
 801330a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801330e:	2f09      	cmp	r7, #9
 8013310:	d97c      	bls.n	801340c <_strtod_l+0x294>
 8013312:	961b      	str	r6, [sp, #108]	; 0x6c
 8013314:	f04f 0e00 	mov.w	lr, #0
 8013318:	e09a      	b.n	8013450 <_strtod_l+0x2d8>
 801331a:	2300      	movs	r3, #0
 801331c:	e7c7      	b.n	80132ae <_strtod_l+0x136>
 801331e:	9905      	ldr	r1, [sp, #20]
 8013320:	2908      	cmp	r1, #8
 8013322:	bfdd      	ittte	le
 8013324:	9907      	ldrle	r1, [sp, #28]
 8013326:	fb02 3301 	mlale	r3, r2, r1, r3
 801332a:	9307      	strle	r3, [sp, #28]
 801332c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013330:	9b05      	ldr	r3, [sp, #20]
 8013332:	3001      	adds	r0, #1
 8013334:	3301      	adds	r3, #1
 8013336:	9305      	str	r3, [sp, #20]
 8013338:	901b      	str	r0, [sp, #108]	; 0x6c
 801333a:	e7bf      	b.n	80132bc <_strtod_l+0x144>
 801333c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801333e:	191a      	adds	r2, r3, r4
 8013340:	921b      	str	r2, [sp, #108]	; 0x6c
 8013342:	9a05      	ldr	r2, [sp, #20]
 8013344:	5d1b      	ldrb	r3, [r3, r4]
 8013346:	2a00      	cmp	r2, #0
 8013348:	d037      	beq.n	80133ba <_strtod_l+0x242>
 801334a:	9c05      	ldr	r4, [sp, #20]
 801334c:	4602      	mov	r2, r0
 801334e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013352:	2909      	cmp	r1, #9
 8013354:	d913      	bls.n	801337e <_strtod_l+0x206>
 8013356:	2101      	movs	r1, #1
 8013358:	9104      	str	r1, [sp, #16]
 801335a:	e7c2      	b.n	80132e2 <_strtod_l+0x16a>
 801335c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801335e:	1c5a      	adds	r2, r3, #1
 8013360:	921b      	str	r2, [sp, #108]	; 0x6c
 8013362:	785b      	ldrb	r3, [r3, #1]
 8013364:	3001      	adds	r0, #1
 8013366:	2b30      	cmp	r3, #48	; 0x30
 8013368:	d0f8      	beq.n	801335c <_strtod_l+0x1e4>
 801336a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801336e:	2a08      	cmp	r2, #8
 8013370:	f200 84e4 	bhi.w	8013d3c <_strtod_l+0xbc4>
 8013374:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013376:	9208      	str	r2, [sp, #32]
 8013378:	4602      	mov	r2, r0
 801337a:	2000      	movs	r0, #0
 801337c:	4604      	mov	r4, r0
 801337e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8013382:	f100 0101 	add.w	r1, r0, #1
 8013386:	d012      	beq.n	80133ae <_strtod_l+0x236>
 8013388:	440a      	add	r2, r1
 801338a:	eb00 0c04 	add.w	ip, r0, r4
 801338e:	4621      	mov	r1, r4
 8013390:	270a      	movs	r7, #10
 8013392:	458c      	cmp	ip, r1
 8013394:	d113      	bne.n	80133be <_strtod_l+0x246>
 8013396:	1821      	adds	r1, r4, r0
 8013398:	2908      	cmp	r1, #8
 801339a:	f104 0401 	add.w	r4, r4, #1
 801339e:	4404      	add	r4, r0
 80133a0:	dc19      	bgt.n	80133d6 <_strtod_l+0x25e>
 80133a2:	9b07      	ldr	r3, [sp, #28]
 80133a4:	210a      	movs	r1, #10
 80133a6:	fb01 e303 	mla	r3, r1, r3, lr
 80133aa:	9307      	str	r3, [sp, #28]
 80133ac:	2100      	movs	r1, #0
 80133ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80133b0:	1c58      	adds	r0, r3, #1
 80133b2:	901b      	str	r0, [sp, #108]	; 0x6c
 80133b4:	785b      	ldrb	r3, [r3, #1]
 80133b6:	4608      	mov	r0, r1
 80133b8:	e7c9      	b.n	801334e <_strtod_l+0x1d6>
 80133ba:	9805      	ldr	r0, [sp, #20]
 80133bc:	e7d3      	b.n	8013366 <_strtod_l+0x1ee>
 80133be:	2908      	cmp	r1, #8
 80133c0:	f101 0101 	add.w	r1, r1, #1
 80133c4:	dc03      	bgt.n	80133ce <_strtod_l+0x256>
 80133c6:	9b07      	ldr	r3, [sp, #28]
 80133c8:	437b      	muls	r3, r7
 80133ca:	9307      	str	r3, [sp, #28]
 80133cc:	e7e1      	b.n	8013392 <_strtod_l+0x21a>
 80133ce:	2910      	cmp	r1, #16
 80133d0:	bfd8      	it	le
 80133d2:	437d      	mulle	r5, r7
 80133d4:	e7dd      	b.n	8013392 <_strtod_l+0x21a>
 80133d6:	2c10      	cmp	r4, #16
 80133d8:	bfdc      	itt	le
 80133da:	210a      	movle	r1, #10
 80133dc:	fb01 e505 	mlale	r5, r1, r5, lr
 80133e0:	e7e4      	b.n	80133ac <_strtod_l+0x234>
 80133e2:	2301      	movs	r3, #1
 80133e4:	9304      	str	r3, [sp, #16]
 80133e6:	e781      	b.n	80132ec <_strtod_l+0x174>
 80133e8:	f04f 0c01 	mov.w	ip, #1
 80133ec:	1cb3      	adds	r3, r6, #2
 80133ee:	931b      	str	r3, [sp, #108]	; 0x6c
 80133f0:	78b3      	ldrb	r3, [r6, #2]
 80133f2:	e78a      	b.n	801330a <_strtod_l+0x192>
 80133f4:	f04f 0c00 	mov.w	ip, #0
 80133f8:	e7f8      	b.n	80133ec <_strtod_l+0x274>
 80133fa:	bf00      	nop
 80133fc:	080168b4 	.word	0x080168b4
 8013400:	7ff00000 	.word	0x7ff00000
 8013404:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013406:	1c5f      	adds	r7, r3, #1
 8013408:	971b      	str	r7, [sp, #108]	; 0x6c
 801340a:	785b      	ldrb	r3, [r3, #1]
 801340c:	2b30      	cmp	r3, #48	; 0x30
 801340e:	d0f9      	beq.n	8013404 <_strtod_l+0x28c>
 8013410:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013414:	2f08      	cmp	r7, #8
 8013416:	f63f af7d 	bhi.w	8013314 <_strtod_l+0x19c>
 801341a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801341e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013420:	930a      	str	r3, [sp, #40]	; 0x28
 8013422:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013424:	1c5f      	adds	r7, r3, #1
 8013426:	971b      	str	r7, [sp, #108]	; 0x6c
 8013428:	785b      	ldrb	r3, [r3, #1]
 801342a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 801342e:	f1b8 0f09 	cmp.w	r8, #9
 8013432:	d937      	bls.n	80134a4 <_strtod_l+0x32c>
 8013434:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013436:	1a7f      	subs	r7, r7, r1
 8013438:	2f08      	cmp	r7, #8
 801343a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801343e:	dc37      	bgt.n	80134b0 <_strtod_l+0x338>
 8013440:	45be      	cmp	lr, r7
 8013442:	bfa8      	it	ge
 8013444:	46be      	movge	lr, r7
 8013446:	f1bc 0f00 	cmp.w	ip, #0
 801344a:	d001      	beq.n	8013450 <_strtod_l+0x2d8>
 801344c:	f1ce 0e00 	rsb	lr, lr, #0
 8013450:	2c00      	cmp	r4, #0
 8013452:	d151      	bne.n	80134f8 <_strtod_l+0x380>
 8013454:	2800      	cmp	r0, #0
 8013456:	f47f aece 	bne.w	80131f6 <_strtod_l+0x7e>
 801345a:	9a06      	ldr	r2, [sp, #24]
 801345c:	2a00      	cmp	r2, #0
 801345e:	f47f aeca 	bne.w	80131f6 <_strtod_l+0x7e>
 8013462:	9a04      	ldr	r2, [sp, #16]
 8013464:	2a00      	cmp	r2, #0
 8013466:	f47f aee4 	bne.w	8013232 <_strtod_l+0xba>
 801346a:	2b4e      	cmp	r3, #78	; 0x4e
 801346c:	d027      	beq.n	80134be <_strtod_l+0x346>
 801346e:	dc21      	bgt.n	80134b4 <_strtod_l+0x33c>
 8013470:	2b49      	cmp	r3, #73	; 0x49
 8013472:	f47f aede 	bne.w	8013232 <_strtod_l+0xba>
 8013476:	49a0      	ldr	r1, [pc, #640]	; (80136f8 <_strtod_l+0x580>)
 8013478:	a81b      	add	r0, sp, #108	; 0x6c
 801347a:	f002 f801 	bl	8015480 <__match>
 801347e:	2800      	cmp	r0, #0
 8013480:	f43f aed7 	beq.w	8013232 <_strtod_l+0xba>
 8013484:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013486:	499d      	ldr	r1, [pc, #628]	; (80136fc <_strtod_l+0x584>)
 8013488:	3b01      	subs	r3, #1
 801348a:	a81b      	add	r0, sp, #108	; 0x6c
 801348c:	931b      	str	r3, [sp, #108]	; 0x6c
 801348e:	f001 fff7 	bl	8015480 <__match>
 8013492:	b910      	cbnz	r0, 801349a <_strtod_l+0x322>
 8013494:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013496:	3301      	adds	r3, #1
 8013498:	931b      	str	r3, [sp, #108]	; 0x6c
 801349a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013710 <_strtod_l+0x598>
 801349e:	f04f 0a00 	mov.w	sl, #0
 80134a2:	e6a8      	b.n	80131f6 <_strtod_l+0x7e>
 80134a4:	210a      	movs	r1, #10
 80134a6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80134aa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80134ae:	e7b8      	b.n	8013422 <_strtod_l+0x2aa>
 80134b0:	46be      	mov	lr, r7
 80134b2:	e7c8      	b.n	8013446 <_strtod_l+0x2ce>
 80134b4:	2b69      	cmp	r3, #105	; 0x69
 80134b6:	d0de      	beq.n	8013476 <_strtod_l+0x2fe>
 80134b8:	2b6e      	cmp	r3, #110	; 0x6e
 80134ba:	f47f aeba 	bne.w	8013232 <_strtod_l+0xba>
 80134be:	4990      	ldr	r1, [pc, #576]	; (8013700 <_strtod_l+0x588>)
 80134c0:	a81b      	add	r0, sp, #108	; 0x6c
 80134c2:	f001 ffdd 	bl	8015480 <__match>
 80134c6:	2800      	cmp	r0, #0
 80134c8:	f43f aeb3 	beq.w	8013232 <_strtod_l+0xba>
 80134cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80134ce:	781b      	ldrb	r3, [r3, #0]
 80134d0:	2b28      	cmp	r3, #40	; 0x28
 80134d2:	d10e      	bne.n	80134f2 <_strtod_l+0x37a>
 80134d4:	aa1e      	add	r2, sp, #120	; 0x78
 80134d6:	498b      	ldr	r1, [pc, #556]	; (8013704 <_strtod_l+0x58c>)
 80134d8:	a81b      	add	r0, sp, #108	; 0x6c
 80134da:	f001 ffe5 	bl	80154a8 <__hexnan>
 80134de:	2805      	cmp	r0, #5
 80134e0:	d107      	bne.n	80134f2 <_strtod_l+0x37a>
 80134e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80134e4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80134e8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80134ec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80134f0:	e681      	b.n	80131f6 <_strtod_l+0x7e>
 80134f2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013718 <_strtod_l+0x5a0>
 80134f6:	e7d2      	b.n	801349e <_strtod_l+0x326>
 80134f8:	ebae 0302 	sub.w	r3, lr, r2
 80134fc:	9306      	str	r3, [sp, #24]
 80134fe:	9b05      	ldr	r3, [sp, #20]
 8013500:	9807      	ldr	r0, [sp, #28]
 8013502:	2b00      	cmp	r3, #0
 8013504:	bf08      	it	eq
 8013506:	4623      	moveq	r3, r4
 8013508:	2c10      	cmp	r4, #16
 801350a:	9305      	str	r3, [sp, #20]
 801350c:	46a0      	mov	r8, r4
 801350e:	bfa8      	it	ge
 8013510:	f04f 0810 	movge.w	r8, #16
 8013514:	f7f4 ff2e 	bl	8008374 <__aeabi_ui2d>
 8013518:	2c09      	cmp	r4, #9
 801351a:	4682      	mov	sl, r0
 801351c:	468b      	mov	fp, r1
 801351e:	dc13      	bgt.n	8013548 <_strtod_l+0x3d0>
 8013520:	9b06      	ldr	r3, [sp, #24]
 8013522:	2b00      	cmp	r3, #0
 8013524:	f43f ae67 	beq.w	80131f6 <_strtod_l+0x7e>
 8013528:	9b06      	ldr	r3, [sp, #24]
 801352a:	dd7a      	ble.n	8013622 <_strtod_l+0x4aa>
 801352c:	2b16      	cmp	r3, #22
 801352e:	dc61      	bgt.n	80135f4 <_strtod_l+0x47c>
 8013530:	4a75      	ldr	r2, [pc, #468]	; (8013708 <_strtod_l+0x590>)
 8013532:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013536:	e9de 0100 	ldrd	r0, r1, [lr]
 801353a:	4652      	mov	r2, sl
 801353c:	465b      	mov	r3, fp
 801353e:	f7f4 ff93 	bl	8008468 <__aeabi_dmul>
 8013542:	4682      	mov	sl, r0
 8013544:	468b      	mov	fp, r1
 8013546:	e656      	b.n	80131f6 <_strtod_l+0x7e>
 8013548:	4b6f      	ldr	r3, [pc, #444]	; (8013708 <_strtod_l+0x590>)
 801354a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801354e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013552:	f7f4 ff89 	bl	8008468 <__aeabi_dmul>
 8013556:	4606      	mov	r6, r0
 8013558:	4628      	mov	r0, r5
 801355a:	460f      	mov	r7, r1
 801355c:	f7f4 ff0a 	bl	8008374 <__aeabi_ui2d>
 8013560:	4602      	mov	r2, r0
 8013562:	460b      	mov	r3, r1
 8013564:	4630      	mov	r0, r6
 8013566:	4639      	mov	r1, r7
 8013568:	f7f4 fdc8 	bl	80080fc <__adddf3>
 801356c:	2c0f      	cmp	r4, #15
 801356e:	4682      	mov	sl, r0
 8013570:	468b      	mov	fp, r1
 8013572:	ddd5      	ble.n	8013520 <_strtod_l+0x3a8>
 8013574:	9b06      	ldr	r3, [sp, #24]
 8013576:	eba4 0808 	sub.w	r8, r4, r8
 801357a:	4498      	add	r8, r3
 801357c:	f1b8 0f00 	cmp.w	r8, #0
 8013580:	f340 8096 	ble.w	80136b0 <_strtod_l+0x538>
 8013584:	f018 030f 	ands.w	r3, r8, #15
 8013588:	d00a      	beq.n	80135a0 <_strtod_l+0x428>
 801358a:	495f      	ldr	r1, [pc, #380]	; (8013708 <_strtod_l+0x590>)
 801358c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013590:	4652      	mov	r2, sl
 8013592:	465b      	mov	r3, fp
 8013594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013598:	f7f4 ff66 	bl	8008468 <__aeabi_dmul>
 801359c:	4682      	mov	sl, r0
 801359e:	468b      	mov	fp, r1
 80135a0:	f038 080f 	bics.w	r8, r8, #15
 80135a4:	d073      	beq.n	801368e <_strtod_l+0x516>
 80135a6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80135aa:	dd47      	ble.n	801363c <_strtod_l+0x4c4>
 80135ac:	2400      	movs	r4, #0
 80135ae:	46a0      	mov	r8, r4
 80135b0:	9407      	str	r4, [sp, #28]
 80135b2:	9405      	str	r4, [sp, #20]
 80135b4:	2322      	movs	r3, #34	; 0x22
 80135b6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013710 <_strtod_l+0x598>
 80135ba:	f8c9 3000 	str.w	r3, [r9]
 80135be:	f04f 0a00 	mov.w	sl, #0
 80135c2:	9b07      	ldr	r3, [sp, #28]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	f43f ae16 	beq.w	80131f6 <_strtod_l+0x7e>
 80135ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80135cc:	4648      	mov	r0, r9
 80135ce:	f002 f8a8 	bl	8015722 <_Bfree>
 80135d2:	9905      	ldr	r1, [sp, #20]
 80135d4:	4648      	mov	r0, r9
 80135d6:	f002 f8a4 	bl	8015722 <_Bfree>
 80135da:	4641      	mov	r1, r8
 80135dc:	4648      	mov	r0, r9
 80135de:	f002 f8a0 	bl	8015722 <_Bfree>
 80135e2:	9907      	ldr	r1, [sp, #28]
 80135e4:	4648      	mov	r0, r9
 80135e6:	f002 f89c 	bl	8015722 <_Bfree>
 80135ea:	4621      	mov	r1, r4
 80135ec:	4648      	mov	r0, r9
 80135ee:	f002 f898 	bl	8015722 <_Bfree>
 80135f2:	e600      	b.n	80131f6 <_strtod_l+0x7e>
 80135f4:	9a06      	ldr	r2, [sp, #24]
 80135f6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80135fa:	4293      	cmp	r3, r2
 80135fc:	dbba      	blt.n	8013574 <_strtod_l+0x3fc>
 80135fe:	4d42      	ldr	r5, [pc, #264]	; (8013708 <_strtod_l+0x590>)
 8013600:	f1c4 040f 	rsb	r4, r4, #15
 8013604:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013608:	4652      	mov	r2, sl
 801360a:	465b      	mov	r3, fp
 801360c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013610:	f7f4 ff2a 	bl	8008468 <__aeabi_dmul>
 8013614:	9b06      	ldr	r3, [sp, #24]
 8013616:	1b1c      	subs	r4, r3, r4
 8013618:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801361c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013620:	e78d      	b.n	801353e <_strtod_l+0x3c6>
 8013622:	f113 0f16 	cmn.w	r3, #22
 8013626:	dba5      	blt.n	8013574 <_strtod_l+0x3fc>
 8013628:	4a37      	ldr	r2, [pc, #220]	; (8013708 <_strtod_l+0x590>)
 801362a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801362e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013632:	4650      	mov	r0, sl
 8013634:	4659      	mov	r1, fp
 8013636:	f7f5 f841 	bl	80086bc <__aeabi_ddiv>
 801363a:	e782      	b.n	8013542 <_strtod_l+0x3ca>
 801363c:	2300      	movs	r3, #0
 801363e:	4e33      	ldr	r6, [pc, #204]	; (801370c <_strtod_l+0x594>)
 8013640:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013644:	4650      	mov	r0, sl
 8013646:	4659      	mov	r1, fp
 8013648:	461d      	mov	r5, r3
 801364a:	f1b8 0f01 	cmp.w	r8, #1
 801364e:	dc21      	bgt.n	8013694 <_strtod_l+0x51c>
 8013650:	b10b      	cbz	r3, 8013656 <_strtod_l+0x4de>
 8013652:	4682      	mov	sl, r0
 8013654:	468b      	mov	fp, r1
 8013656:	4b2d      	ldr	r3, [pc, #180]	; (801370c <_strtod_l+0x594>)
 8013658:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801365c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013660:	4652      	mov	r2, sl
 8013662:	465b      	mov	r3, fp
 8013664:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013668:	f7f4 fefe 	bl	8008468 <__aeabi_dmul>
 801366c:	4b28      	ldr	r3, [pc, #160]	; (8013710 <_strtod_l+0x598>)
 801366e:	460a      	mov	r2, r1
 8013670:	400b      	ands	r3, r1
 8013672:	4928      	ldr	r1, [pc, #160]	; (8013714 <_strtod_l+0x59c>)
 8013674:	428b      	cmp	r3, r1
 8013676:	4682      	mov	sl, r0
 8013678:	d898      	bhi.n	80135ac <_strtod_l+0x434>
 801367a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801367e:	428b      	cmp	r3, r1
 8013680:	bf86      	itte	hi
 8013682:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801371c <_strtod_l+0x5a4>
 8013686:	f04f 3aff 	movhi.w	sl, #4294967295
 801368a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801368e:	2300      	movs	r3, #0
 8013690:	9304      	str	r3, [sp, #16]
 8013692:	e077      	b.n	8013784 <_strtod_l+0x60c>
 8013694:	f018 0f01 	tst.w	r8, #1
 8013698:	d006      	beq.n	80136a8 <_strtod_l+0x530>
 801369a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136a2:	f7f4 fee1 	bl	8008468 <__aeabi_dmul>
 80136a6:	2301      	movs	r3, #1
 80136a8:	3501      	adds	r5, #1
 80136aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80136ae:	e7cc      	b.n	801364a <_strtod_l+0x4d2>
 80136b0:	d0ed      	beq.n	801368e <_strtod_l+0x516>
 80136b2:	f1c8 0800 	rsb	r8, r8, #0
 80136b6:	f018 020f 	ands.w	r2, r8, #15
 80136ba:	d00a      	beq.n	80136d2 <_strtod_l+0x55a>
 80136bc:	4b12      	ldr	r3, [pc, #72]	; (8013708 <_strtod_l+0x590>)
 80136be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80136c2:	4650      	mov	r0, sl
 80136c4:	4659      	mov	r1, fp
 80136c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ca:	f7f4 fff7 	bl	80086bc <__aeabi_ddiv>
 80136ce:	4682      	mov	sl, r0
 80136d0:	468b      	mov	fp, r1
 80136d2:	ea5f 1828 	movs.w	r8, r8, asr #4
 80136d6:	d0da      	beq.n	801368e <_strtod_l+0x516>
 80136d8:	f1b8 0f1f 	cmp.w	r8, #31
 80136dc:	dd20      	ble.n	8013720 <_strtod_l+0x5a8>
 80136de:	2400      	movs	r4, #0
 80136e0:	46a0      	mov	r8, r4
 80136e2:	9407      	str	r4, [sp, #28]
 80136e4:	9405      	str	r4, [sp, #20]
 80136e6:	2322      	movs	r3, #34	; 0x22
 80136e8:	f04f 0a00 	mov.w	sl, #0
 80136ec:	f04f 0b00 	mov.w	fp, #0
 80136f0:	f8c9 3000 	str.w	r3, [r9]
 80136f4:	e765      	b.n	80135c2 <_strtod_l+0x44a>
 80136f6:	bf00      	nop
 80136f8:	08016866 	.word	0x08016866
 80136fc:	0801690b 	.word	0x0801690b
 8013700:	0801686e 	.word	0x0801686e
 8013704:	080168c8 	.word	0x080168c8
 8013708:	08016948 	.word	0x08016948
 801370c:	08016920 	.word	0x08016920
 8013710:	7ff00000 	.word	0x7ff00000
 8013714:	7ca00000 	.word	0x7ca00000
 8013718:	fff80000 	.word	0xfff80000
 801371c:	7fefffff 	.word	0x7fefffff
 8013720:	f018 0310 	ands.w	r3, r8, #16
 8013724:	bf18      	it	ne
 8013726:	236a      	movne	r3, #106	; 0x6a
 8013728:	4da0      	ldr	r5, [pc, #640]	; (80139ac <_strtod_l+0x834>)
 801372a:	9304      	str	r3, [sp, #16]
 801372c:	4650      	mov	r0, sl
 801372e:	4659      	mov	r1, fp
 8013730:	2300      	movs	r3, #0
 8013732:	f1b8 0f00 	cmp.w	r8, #0
 8013736:	f300 810a 	bgt.w	801394e <_strtod_l+0x7d6>
 801373a:	b10b      	cbz	r3, 8013740 <_strtod_l+0x5c8>
 801373c:	4682      	mov	sl, r0
 801373e:	468b      	mov	fp, r1
 8013740:	9b04      	ldr	r3, [sp, #16]
 8013742:	b1bb      	cbz	r3, 8013774 <_strtod_l+0x5fc>
 8013744:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013748:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801374c:	2b00      	cmp	r3, #0
 801374e:	4659      	mov	r1, fp
 8013750:	dd10      	ble.n	8013774 <_strtod_l+0x5fc>
 8013752:	2b1f      	cmp	r3, #31
 8013754:	f340 8107 	ble.w	8013966 <_strtod_l+0x7ee>
 8013758:	2b34      	cmp	r3, #52	; 0x34
 801375a:	bfde      	ittt	le
 801375c:	3b20      	suble	r3, #32
 801375e:	f04f 32ff 	movle.w	r2, #4294967295
 8013762:	fa02 f303 	lslle.w	r3, r2, r3
 8013766:	f04f 0a00 	mov.w	sl, #0
 801376a:	bfcc      	ite	gt
 801376c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013770:	ea03 0b01 	andle.w	fp, r3, r1
 8013774:	2200      	movs	r2, #0
 8013776:	2300      	movs	r3, #0
 8013778:	4650      	mov	r0, sl
 801377a:	4659      	mov	r1, fp
 801377c:	f7f5 f8dc 	bl	8008938 <__aeabi_dcmpeq>
 8013780:	2800      	cmp	r0, #0
 8013782:	d1ac      	bne.n	80136de <_strtod_l+0x566>
 8013784:	9b07      	ldr	r3, [sp, #28]
 8013786:	9300      	str	r3, [sp, #0]
 8013788:	9a05      	ldr	r2, [sp, #20]
 801378a:	9908      	ldr	r1, [sp, #32]
 801378c:	4623      	mov	r3, r4
 801378e:	4648      	mov	r0, r9
 8013790:	f002 f819 	bl	80157c6 <__s2b>
 8013794:	9007      	str	r0, [sp, #28]
 8013796:	2800      	cmp	r0, #0
 8013798:	f43f af08 	beq.w	80135ac <_strtod_l+0x434>
 801379c:	9a06      	ldr	r2, [sp, #24]
 801379e:	9b06      	ldr	r3, [sp, #24]
 80137a0:	2a00      	cmp	r2, #0
 80137a2:	f1c3 0300 	rsb	r3, r3, #0
 80137a6:	bfa8      	it	ge
 80137a8:	2300      	movge	r3, #0
 80137aa:	930e      	str	r3, [sp, #56]	; 0x38
 80137ac:	2400      	movs	r4, #0
 80137ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80137b2:	9316      	str	r3, [sp, #88]	; 0x58
 80137b4:	46a0      	mov	r8, r4
 80137b6:	9b07      	ldr	r3, [sp, #28]
 80137b8:	4648      	mov	r0, r9
 80137ba:	6859      	ldr	r1, [r3, #4]
 80137bc:	f001 ff7d 	bl	80156ba <_Balloc>
 80137c0:	9005      	str	r0, [sp, #20]
 80137c2:	2800      	cmp	r0, #0
 80137c4:	f43f aef6 	beq.w	80135b4 <_strtod_l+0x43c>
 80137c8:	9b07      	ldr	r3, [sp, #28]
 80137ca:	691a      	ldr	r2, [r3, #16]
 80137cc:	3202      	adds	r2, #2
 80137ce:	f103 010c 	add.w	r1, r3, #12
 80137d2:	0092      	lsls	r2, r2, #2
 80137d4:	300c      	adds	r0, #12
 80137d6:	f7fd fda9 	bl	801132c <memcpy>
 80137da:	aa1e      	add	r2, sp, #120	; 0x78
 80137dc:	a91d      	add	r1, sp, #116	; 0x74
 80137de:	ec4b ab10 	vmov	d0, sl, fp
 80137e2:	4648      	mov	r0, r9
 80137e4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80137e8:	f002 faa8 	bl	8015d3c <__d2b>
 80137ec:	901c      	str	r0, [sp, #112]	; 0x70
 80137ee:	2800      	cmp	r0, #0
 80137f0:	f43f aee0 	beq.w	80135b4 <_strtod_l+0x43c>
 80137f4:	2101      	movs	r1, #1
 80137f6:	4648      	mov	r0, r9
 80137f8:	f002 f871 	bl	80158de <__i2b>
 80137fc:	4680      	mov	r8, r0
 80137fe:	2800      	cmp	r0, #0
 8013800:	f43f aed8 	beq.w	80135b4 <_strtod_l+0x43c>
 8013804:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013806:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013808:	2e00      	cmp	r6, #0
 801380a:	bfab      	itete	ge
 801380c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801380e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013810:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8013812:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8013814:	bfac      	ite	ge
 8013816:	18f7      	addge	r7, r6, r3
 8013818:	1b9d      	sublt	r5, r3, r6
 801381a:	9b04      	ldr	r3, [sp, #16]
 801381c:	1af6      	subs	r6, r6, r3
 801381e:	4416      	add	r6, r2
 8013820:	4b63      	ldr	r3, [pc, #396]	; (80139b0 <_strtod_l+0x838>)
 8013822:	3e01      	subs	r6, #1
 8013824:	429e      	cmp	r6, r3
 8013826:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801382a:	f280 80af 	bge.w	801398c <_strtod_l+0x814>
 801382e:	1b9b      	subs	r3, r3, r6
 8013830:	2b1f      	cmp	r3, #31
 8013832:	eba2 0203 	sub.w	r2, r2, r3
 8013836:	f04f 0101 	mov.w	r1, #1
 801383a:	f300 809b 	bgt.w	8013974 <_strtod_l+0x7fc>
 801383e:	fa01 f303 	lsl.w	r3, r1, r3
 8013842:	930f      	str	r3, [sp, #60]	; 0x3c
 8013844:	2300      	movs	r3, #0
 8013846:	930a      	str	r3, [sp, #40]	; 0x28
 8013848:	18be      	adds	r6, r7, r2
 801384a:	9b04      	ldr	r3, [sp, #16]
 801384c:	42b7      	cmp	r7, r6
 801384e:	4415      	add	r5, r2
 8013850:	441d      	add	r5, r3
 8013852:	463b      	mov	r3, r7
 8013854:	bfa8      	it	ge
 8013856:	4633      	movge	r3, r6
 8013858:	42ab      	cmp	r3, r5
 801385a:	bfa8      	it	ge
 801385c:	462b      	movge	r3, r5
 801385e:	2b00      	cmp	r3, #0
 8013860:	bfc2      	ittt	gt
 8013862:	1af6      	subgt	r6, r6, r3
 8013864:	1aed      	subgt	r5, r5, r3
 8013866:	1aff      	subgt	r7, r7, r3
 8013868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801386a:	b1bb      	cbz	r3, 801389c <_strtod_l+0x724>
 801386c:	4641      	mov	r1, r8
 801386e:	461a      	mov	r2, r3
 8013870:	4648      	mov	r0, r9
 8013872:	f002 f8d3 	bl	8015a1c <__pow5mult>
 8013876:	4680      	mov	r8, r0
 8013878:	2800      	cmp	r0, #0
 801387a:	f43f ae9b 	beq.w	80135b4 <_strtod_l+0x43c>
 801387e:	4601      	mov	r1, r0
 8013880:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013882:	4648      	mov	r0, r9
 8013884:	f002 f834 	bl	80158f0 <__multiply>
 8013888:	900c      	str	r0, [sp, #48]	; 0x30
 801388a:	2800      	cmp	r0, #0
 801388c:	f43f ae92 	beq.w	80135b4 <_strtod_l+0x43c>
 8013890:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013892:	4648      	mov	r0, r9
 8013894:	f001 ff45 	bl	8015722 <_Bfree>
 8013898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801389a:	931c      	str	r3, [sp, #112]	; 0x70
 801389c:	2e00      	cmp	r6, #0
 801389e:	dc7a      	bgt.n	8013996 <_strtod_l+0x81e>
 80138a0:	9b06      	ldr	r3, [sp, #24]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	dd08      	ble.n	80138b8 <_strtod_l+0x740>
 80138a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80138a8:	9905      	ldr	r1, [sp, #20]
 80138aa:	4648      	mov	r0, r9
 80138ac:	f002 f8b6 	bl	8015a1c <__pow5mult>
 80138b0:	9005      	str	r0, [sp, #20]
 80138b2:	2800      	cmp	r0, #0
 80138b4:	f43f ae7e 	beq.w	80135b4 <_strtod_l+0x43c>
 80138b8:	2d00      	cmp	r5, #0
 80138ba:	dd08      	ble.n	80138ce <_strtod_l+0x756>
 80138bc:	462a      	mov	r2, r5
 80138be:	9905      	ldr	r1, [sp, #20]
 80138c0:	4648      	mov	r0, r9
 80138c2:	f002 f8f9 	bl	8015ab8 <__lshift>
 80138c6:	9005      	str	r0, [sp, #20]
 80138c8:	2800      	cmp	r0, #0
 80138ca:	f43f ae73 	beq.w	80135b4 <_strtod_l+0x43c>
 80138ce:	2f00      	cmp	r7, #0
 80138d0:	dd08      	ble.n	80138e4 <_strtod_l+0x76c>
 80138d2:	4641      	mov	r1, r8
 80138d4:	463a      	mov	r2, r7
 80138d6:	4648      	mov	r0, r9
 80138d8:	f002 f8ee 	bl	8015ab8 <__lshift>
 80138dc:	4680      	mov	r8, r0
 80138de:	2800      	cmp	r0, #0
 80138e0:	f43f ae68 	beq.w	80135b4 <_strtod_l+0x43c>
 80138e4:	9a05      	ldr	r2, [sp, #20]
 80138e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80138e8:	4648      	mov	r0, r9
 80138ea:	f002 f953 	bl	8015b94 <__mdiff>
 80138ee:	4604      	mov	r4, r0
 80138f0:	2800      	cmp	r0, #0
 80138f2:	f43f ae5f 	beq.w	80135b4 <_strtod_l+0x43c>
 80138f6:	68c3      	ldr	r3, [r0, #12]
 80138f8:	930c      	str	r3, [sp, #48]	; 0x30
 80138fa:	2300      	movs	r3, #0
 80138fc:	60c3      	str	r3, [r0, #12]
 80138fe:	4641      	mov	r1, r8
 8013900:	f002 f92e 	bl	8015b60 <__mcmp>
 8013904:	2800      	cmp	r0, #0
 8013906:	da55      	bge.n	80139b4 <_strtod_l+0x83c>
 8013908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801390a:	b9e3      	cbnz	r3, 8013946 <_strtod_l+0x7ce>
 801390c:	f1ba 0f00 	cmp.w	sl, #0
 8013910:	d119      	bne.n	8013946 <_strtod_l+0x7ce>
 8013912:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013916:	b9b3      	cbnz	r3, 8013946 <_strtod_l+0x7ce>
 8013918:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801391c:	0d1b      	lsrs	r3, r3, #20
 801391e:	051b      	lsls	r3, r3, #20
 8013920:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013924:	d90f      	bls.n	8013946 <_strtod_l+0x7ce>
 8013926:	6963      	ldr	r3, [r4, #20]
 8013928:	b913      	cbnz	r3, 8013930 <_strtod_l+0x7b8>
 801392a:	6923      	ldr	r3, [r4, #16]
 801392c:	2b01      	cmp	r3, #1
 801392e:	dd0a      	ble.n	8013946 <_strtod_l+0x7ce>
 8013930:	4621      	mov	r1, r4
 8013932:	2201      	movs	r2, #1
 8013934:	4648      	mov	r0, r9
 8013936:	f002 f8bf 	bl	8015ab8 <__lshift>
 801393a:	4641      	mov	r1, r8
 801393c:	4604      	mov	r4, r0
 801393e:	f002 f90f 	bl	8015b60 <__mcmp>
 8013942:	2800      	cmp	r0, #0
 8013944:	dc67      	bgt.n	8013a16 <_strtod_l+0x89e>
 8013946:	9b04      	ldr	r3, [sp, #16]
 8013948:	2b00      	cmp	r3, #0
 801394a:	d171      	bne.n	8013a30 <_strtod_l+0x8b8>
 801394c:	e63d      	b.n	80135ca <_strtod_l+0x452>
 801394e:	f018 0f01 	tst.w	r8, #1
 8013952:	d004      	beq.n	801395e <_strtod_l+0x7e6>
 8013954:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013958:	f7f4 fd86 	bl	8008468 <__aeabi_dmul>
 801395c:	2301      	movs	r3, #1
 801395e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013962:	3508      	adds	r5, #8
 8013964:	e6e5      	b.n	8013732 <_strtod_l+0x5ba>
 8013966:	f04f 32ff 	mov.w	r2, #4294967295
 801396a:	fa02 f303 	lsl.w	r3, r2, r3
 801396e:	ea03 0a0a 	and.w	sl, r3, sl
 8013972:	e6ff      	b.n	8013774 <_strtod_l+0x5fc>
 8013974:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013978:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801397c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013980:	36e2      	adds	r6, #226	; 0xe2
 8013982:	fa01 f306 	lsl.w	r3, r1, r6
 8013986:	930a      	str	r3, [sp, #40]	; 0x28
 8013988:	910f      	str	r1, [sp, #60]	; 0x3c
 801398a:	e75d      	b.n	8013848 <_strtod_l+0x6d0>
 801398c:	2300      	movs	r3, #0
 801398e:	930a      	str	r3, [sp, #40]	; 0x28
 8013990:	2301      	movs	r3, #1
 8013992:	930f      	str	r3, [sp, #60]	; 0x3c
 8013994:	e758      	b.n	8013848 <_strtod_l+0x6d0>
 8013996:	4632      	mov	r2, r6
 8013998:	991c      	ldr	r1, [sp, #112]	; 0x70
 801399a:	4648      	mov	r0, r9
 801399c:	f002 f88c 	bl	8015ab8 <__lshift>
 80139a0:	901c      	str	r0, [sp, #112]	; 0x70
 80139a2:	2800      	cmp	r0, #0
 80139a4:	f47f af7c 	bne.w	80138a0 <_strtod_l+0x728>
 80139a8:	e604      	b.n	80135b4 <_strtod_l+0x43c>
 80139aa:	bf00      	nop
 80139ac:	080168e0 	.word	0x080168e0
 80139b0:	fffffc02 	.word	0xfffffc02
 80139b4:	465d      	mov	r5, fp
 80139b6:	f040 8086 	bne.w	8013ac6 <_strtod_l+0x94e>
 80139ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80139bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80139c0:	b32a      	cbz	r2, 8013a0e <_strtod_l+0x896>
 80139c2:	4aaf      	ldr	r2, [pc, #700]	; (8013c80 <_strtod_l+0xb08>)
 80139c4:	4293      	cmp	r3, r2
 80139c6:	d153      	bne.n	8013a70 <_strtod_l+0x8f8>
 80139c8:	9b04      	ldr	r3, [sp, #16]
 80139ca:	4650      	mov	r0, sl
 80139cc:	b1d3      	cbz	r3, 8013a04 <_strtod_l+0x88c>
 80139ce:	4aad      	ldr	r2, [pc, #692]	; (8013c84 <_strtod_l+0xb0c>)
 80139d0:	402a      	ands	r2, r5
 80139d2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80139d6:	f04f 31ff 	mov.w	r1, #4294967295
 80139da:	d816      	bhi.n	8013a0a <_strtod_l+0x892>
 80139dc:	0d12      	lsrs	r2, r2, #20
 80139de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80139e2:	fa01 f303 	lsl.w	r3, r1, r3
 80139e6:	4298      	cmp	r0, r3
 80139e8:	d142      	bne.n	8013a70 <_strtod_l+0x8f8>
 80139ea:	4ba7      	ldr	r3, [pc, #668]	; (8013c88 <_strtod_l+0xb10>)
 80139ec:	429d      	cmp	r5, r3
 80139ee:	d102      	bne.n	80139f6 <_strtod_l+0x87e>
 80139f0:	3001      	adds	r0, #1
 80139f2:	f43f addf 	beq.w	80135b4 <_strtod_l+0x43c>
 80139f6:	4ba3      	ldr	r3, [pc, #652]	; (8013c84 <_strtod_l+0xb0c>)
 80139f8:	402b      	ands	r3, r5
 80139fa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80139fe:	f04f 0a00 	mov.w	sl, #0
 8013a02:	e7a0      	b.n	8013946 <_strtod_l+0x7ce>
 8013a04:	f04f 33ff 	mov.w	r3, #4294967295
 8013a08:	e7ed      	b.n	80139e6 <_strtod_l+0x86e>
 8013a0a:	460b      	mov	r3, r1
 8013a0c:	e7eb      	b.n	80139e6 <_strtod_l+0x86e>
 8013a0e:	bb7b      	cbnz	r3, 8013a70 <_strtod_l+0x8f8>
 8013a10:	f1ba 0f00 	cmp.w	sl, #0
 8013a14:	d12c      	bne.n	8013a70 <_strtod_l+0x8f8>
 8013a16:	9904      	ldr	r1, [sp, #16]
 8013a18:	4a9a      	ldr	r2, [pc, #616]	; (8013c84 <_strtod_l+0xb0c>)
 8013a1a:	465b      	mov	r3, fp
 8013a1c:	b1f1      	cbz	r1, 8013a5c <_strtod_l+0x8e4>
 8013a1e:	ea02 010b 	and.w	r1, r2, fp
 8013a22:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013a26:	dc19      	bgt.n	8013a5c <_strtod_l+0x8e4>
 8013a28:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013a2c:	f77f ae5b 	ble.w	80136e6 <_strtod_l+0x56e>
 8013a30:	4a96      	ldr	r2, [pc, #600]	; (8013c8c <_strtod_l+0xb14>)
 8013a32:	2300      	movs	r3, #0
 8013a34:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8013a38:	4650      	mov	r0, sl
 8013a3a:	4659      	mov	r1, fp
 8013a3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8013a40:	f7f4 fd12 	bl	8008468 <__aeabi_dmul>
 8013a44:	4682      	mov	sl, r0
 8013a46:	468b      	mov	fp, r1
 8013a48:	2900      	cmp	r1, #0
 8013a4a:	f47f adbe 	bne.w	80135ca <_strtod_l+0x452>
 8013a4e:	2800      	cmp	r0, #0
 8013a50:	f47f adbb 	bne.w	80135ca <_strtod_l+0x452>
 8013a54:	2322      	movs	r3, #34	; 0x22
 8013a56:	f8c9 3000 	str.w	r3, [r9]
 8013a5a:	e5b6      	b.n	80135ca <_strtod_l+0x452>
 8013a5c:	4013      	ands	r3, r2
 8013a5e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013a62:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8013a66:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8013a6a:	f04f 3aff 	mov.w	sl, #4294967295
 8013a6e:	e76a      	b.n	8013946 <_strtod_l+0x7ce>
 8013a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013a72:	b193      	cbz	r3, 8013a9a <_strtod_l+0x922>
 8013a74:	422b      	tst	r3, r5
 8013a76:	f43f af66 	beq.w	8013946 <_strtod_l+0x7ce>
 8013a7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013a7c:	9a04      	ldr	r2, [sp, #16]
 8013a7e:	4650      	mov	r0, sl
 8013a80:	4659      	mov	r1, fp
 8013a82:	b173      	cbz	r3, 8013aa2 <_strtod_l+0x92a>
 8013a84:	f7ff fb59 	bl	801313a <sulp>
 8013a88:	4602      	mov	r2, r0
 8013a8a:	460b      	mov	r3, r1
 8013a8c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013a90:	f7f4 fb34 	bl	80080fc <__adddf3>
 8013a94:	4682      	mov	sl, r0
 8013a96:	468b      	mov	fp, r1
 8013a98:	e755      	b.n	8013946 <_strtod_l+0x7ce>
 8013a9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013a9c:	ea13 0f0a 	tst.w	r3, sl
 8013aa0:	e7e9      	b.n	8013a76 <_strtod_l+0x8fe>
 8013aa2:	f7ff fb4a 	bl	801313a <sulp>
 8013aa6:	4602      	mov	r2, r0
 8013aa8:	460b      	mov	r3, r1
 8013aaa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013aae:	f7f4 fb23 	bl	80080f8 <__aeabi_dsub>
 8013ab2:	2200      	movs	r2, #0
 8013ab4:	2300      	movs	r3, #0
 8013ab6:	4682      	mov	sl, r0
 8013ab8:	468b      	mov	fp, r1
 8013aba:	f7f4 ff3d 	bl	8008938 <__aeabi_dcmpeq>
 8013abe:	2800      	cmp	r0, #0
 8013ac0:	f47f ae11 	bne.w	80136e6 <_strtod_l+0x56e>
 8013ac4:	e73f      	b.n	8013946 <_strtod_l+0x7ce>
 8013ac6:	4641      	mov	r1, r8
 8013ac8:	4620      	mov	r0, r4
 8013aca:	f002 f986 	bl	8015dda <__ratio>
 8013ace:	ec57 6b10 	vmov	r6, r7, d0
 8013ad2:	2200      	movs	r2, #0
 8013ad4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013ad8:	ee10 0a10 	vmov	r0, s0
 8013adc:	4639      	mov	r1, r7
 8013ade:	f7f4 ff3f 	bl	8008960 <__aeabi_dcmple>
 8013ae2:	2800      	cmp	r0, #0
 8013ae4:	d077      	beq.n	8013bd6 <_strtod_l+0xa5e>
 8013ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d04a      	beq.n	8013b82 <_strtod_l+0xa0a>
 8013aec:	4b68      	ldr	r3, [pc, #416]	; (8013c90 <_strtod_l+0xb18>)
 8013aee:	2200      	movs	r2, #0
 8013af0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013af4:	4f66      	ldr	r7, [pc, #408]	; (8013c90 <_strtod_l+0xb18>)
 8013af6:	2600      	movs	r6, #0
 8013af8:	4b62      	ldr	r3, [pc, #392]	; (8013c84 <_strtod_l+0xb0c>)
 8013afa:	402b      	ands	r3, r5
 8013afc:	930f      	str	r3, [sp, #60]	; 0x3c
 8013afe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013b00:	4b64      	ldr	r3, [pc, #400]	; (8013c94 <_strtod_l+0xb1c>)
 8013b02:	429a      	cmp	r2, r3
 8013b04:	f040 80ce 	bne.w	8013ca4 <_strtod_l+0xb2c>
 8013b08:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013b0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013b10:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8013b14:	ec4b ab10 	vmov	d0, sl, fp
 8013b18:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8013b1c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013b20:	f002 f896 	bl	8015c50 <__ulp>
 8013b24:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013b28:	ec53 2b10 	vmov	r2, r3, d0
 8013b2c:	f7f4 fc9c 	bl	8008468 <__aeabi_dmul>
 8013b30:	4652      	mov	r2, sl
 8013b32:	465b      	mov	r3, fp
 8013b34:	f7f4 fae2 	bl	80080fc <__adddf3>
 8013b38:	460b      	mov	r3, r1
 8013b3a:	4952      	ldr	r1, [pc, #328]	; (8013c84 <_strtod_l+0xb0c>)
 8013b3c:	4a56      	ldr	r2, [pc, #344]	; (8013c98 <_strtod_l+0xb20>)
 8013b3e:	4019      	ands	r1, r3
 8013b40:	4291      	cmp	r1, r2
 8013b42:	4682      	mov	sl, r0
 8013b44:	d95b      	bls.n	8013bfe <_strtod_l+0xa86>
 8013b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b48:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013b4c:	4293      	cmp	r3, r2
 8013b4e:	d103      	bne.n	8013b58 <_strtod_l+0x9e0>
 8013b50:	9b08      	ldr	r3, [sp, #32]
 8013b52:	3301      	adds	r3, #1
 8013b54:	f43f ad2e 	beq.w	80135b4 <_strtod_l+0x43c>
 8013b58:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8013c88 <_strtod_l+0xb10>
 8013b5c:	f04f 3aff 	mov.w	sl, #4294967295
 8013b60:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013b62:	4648      	mov	r0, r9
 8013b64:	f001 fddd 	bl	8015722 <_Bfree>
 8013b68:	9905      	ldr	r1, [sp, #20]
 8013b6a:	4648      	mov	r0, r9
 8013b6c:	f001 fdd9 	bl	8015722 <_Bfree>
 8013b70:	4641      	mov	r1, r8
 8013b72:	4648      	mov	r0, r9
 8013b74:	f001 fdd5 	bl	8015722 <_Bfree>
 8013b78:	4621      	mov	r1, r4
 8013b7a:	4648      	mov	r0, r9
 8013b7c:	f001 fdd1 	bl	8015722 <_Bfree>
 8013b80:	e619      	b.n	80137b6 <_strtod_l+0x63e>
 8013b82:	f1ba 0f00 	cmp.w	sl, #0
 8013b86:	d11a      	bne.n	8013bbe <_strtod_l+0xa46>
 8013b88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013b8c:	b9eb      	cbnz	r3, 8013bca <_strtod_l+0xa52>
 8013b8e:	2200      	movs	r2, #0
 8013b90:	4b3f      	ldr	r3, [pc, #252]	; (8013c90 <_strtod_l+0xb18>)
 8013b92:	4630      	mov	r0, r6
 8013b94:	4639      	mov	r1, r7
 8013b96:	f7f4 fed9 	bl	800894c <__aeabi_dcmplt>
 8013b9a:	b9c8      	cbnz	r0, 8013bd0 <_strtod_l+0xa58>
 8013b9c:	4630      	mov	r0, r6
 8013b9e:	4639      	mov	r1, r7
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	4b3e      	ldr	r3, [pc, #248]	; (8013c9c <_strtod_l+0xb24>)
 8013ba4:	f7f4 fc60 	bl	8008468 <__aeabi_dmul>
 8013ba8:	4606      	mov	r6, r0
 8013baa:	460f      	mov	r7, r1
 8013bac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8013bb0:	9618      	str	r6, [sp, #96]	; 0x60
 8013bb2:	9319      	str	r3, [sp, #100]	; 0x64
 8013bb4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8013bb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013bbc:	e79c      	b.n	8013af8 <_strtod_l+0x980>
 8013bbe:	f1ba 0f01 	cmp.w	sl, #1
 8013bc2:	d102      	bne.n	8013bca <_strtod_l+0xa52>
 8013bc4:	2d00      	cmp	r5, #0
 8013bc6:	f43f ad8e 	beq.w	80136e6 <_strtod_l+0x56e>
 8013bca:	2200      	movs	r2, #0
 8013bcc:	4b34      	ldr	r3, [pc, #208]	; (8013ca0 <_strtod_l+0xb28>)
 8013bce:	e78f      	b.n	8013af0 <_strtod_l+0x978>
 8013bd0:	2600      	movs	r6, #0
 8013bd2:	4f32      	ldr	r7, [pc, #200]	; (8013c9c <_strtod_l+0xb24>)
 8013bd4:	e7ea      	b.n	8013bac <_strtod_l+0xa34>
 8013bd6:	4b31      	ldr	r3, [pc, #196]	; (8013c9c <_strtod_l+0xb24>)
 8013bd8:	4630      	mov	r0, r6
 8013bda:	4639      	mov	r1, r7
 8013bdc:	2200      	movs	r2, #0
 8013bde:	f7f4 fc43 	bl	8008468 <__aeabi_dmul>
 8013be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013be4:	4606      	mov	r6, r0
 8013be6:	460f      	mov	r7, r1
 8013be8:	b933      	cbnz	r3, 8013bf8 <_strtod_l+0xa80>
 8013bea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013bee:	9010      	str	r0, [sp, #64]	; 0x40
 8013bf0:	9311      	str	r3, [sp, #68]	; 0x44
 8013bf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013bf6:	e7df      	b.n	8013bb8 <_strtod_l+0xa40>
 8013bf8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8013bfc:	e7f9      	b.n	8013bf2 <_strtod_l+0xa7a>
 8013bfe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8013c02:	9b04      	ldr	r3, [sp, #16]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d1ab      	bne.n	8013b60 <_strtod_l+0x9e8>
 8013c08:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013c0c:	0d1b      	lsrs	r3, r3, #20
 8013c0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013c10:	051b      	lsls	r3, r3, #20
 8013c12:	429a      	cmp	r2, r3
 8013c14:	465d      	mov	r5, fp
 8013c16:	d1a3      	bne.n	8013b60 <_strtod_l+0x9e8>
 8013c18:	4639      	mov	r1, r7
 8013c1a:	4630      	mov	r0, r6
 8013c1c:	f7f4 fed4 	bl	80089c8 <__aeabi_d2iz>
 8013c20:	f7f4 fbb8 	bl	8008394 <__aeabi_i2d>
 8013c24:	460b      	mov	r3, r1
 8013c26:	4602      	mov	r2, r0
 8013c28:	4639      	mov	r1, r7
 8013c2a:	4630      	mov	r0, r6
 8013c2c:	f7f4 fa64 	bl	80080f8 <__aeabi_dsub>
 8013c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013c32:	4606      	mov	r6, r0
 8013c34:	460f      	mov	r7, r1
 8013c36:	b933      	cbnz	r3, 8013c46 <_strtod_l+0xace>
 8013c38:	f1ba 0f00 	cmp.w	sl, #0
 8013c3c:	d103      	bne.n	8013c46 <_strtod_l+0xace>
 8013c3e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8013c42:	2d00      	cmp	r5, #0
 8013c44:	d06d      	beq.n	8013d22 <_strtod_l+0xbaa>
 8013c46:	a30a      	add	r3, pc, #40	; (adr r3, 8013c70 <_strtod_l+0xaf8>)
 8013c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c4c:	4630      	mov	r0, r6
 8013c4e:	4639      	mov	r1, r7
 8013c50:	f7f4 fe7c 	bl	800894c <__aeabi_dcmplt>
 8013c54:	2800      	cmp	r0, #0
 8013c56:	f47f acb8 	bne.w	80135ca <_strtod_l+0x452>
 8013c5a:	a307      	add	r3, pc, #28	; (adr r3, 8013c78 <_strtod_l+0xb00>)
 8013c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c60:	4630      	mov	r0, r6
 8013c62:	4639      	mov	r1, r7
 8013c64:	f7f4 fe90 	bl	8008988 <__aeabi_dcmpgt>
 8013c68:	2800      	cmp	r0, #0
 8013c6a:	f43f af79 	beq.w	8013b60 <_strtod_l+0x9e8>
 8013c6e:	e4ac      	b.n	80135ca <_strtod_l+0x452>
 8013c70:	94a03595 	.word	0x94a03595
 8013c74:	3fdfffff 	.word	0x3fdfffff
 8013c78:	35afe535 	.word	0x35afe535
 8013c7c:	3fe00000 	.word	0x3fe00000
 8013c80:	000fffff 	.word	0x000fffff
 8013c84:	7ff00000 	.word	0x7ff00000
 8013c88:	7fefffff 	.word	0x7fefffff
 8013c8c:	39500000 	.word	0x39500000
 8013c90:	3ff00000 	.word	0x3ff00000
 8013c94:	7fe00000 	.word	0x7fe00000
 8013c98:	7c9fffff 	.word	0x7c9fffff
 8013c9c:	3fe00000 	.word	0x3fe00000
 8013ca0:	bff00000 	.word	0xbff00000
 8013ca4:	9b04      	ldr	r3, [sp, #16]
 8013ca6:	b333      	cbz	r3, 8013cf6 <_strtod_l+0xb7e>
 8013ca8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013caa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013cae:	d822      	bhi.n	8013cf6 <_strtod_l+0xb7e>
 8013cb0:	a327      	add	r3, pc, #156	; (adr r3, 8013d50 <_strtod_l+0xbd8>)
 8013cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cb6:	4630      	mov	r0, r6
 8013cb8:	4639      	mov	r1, r7
 8013cba:	f7f4 fe51 	bl	8008960 <__aeabi_dcmple>
 8013cbe:	b1a0      	cbz	r0, 8013cea <_strtod_l+0xb72>
 8013cc0:	4639      	mov	r1, r7
 8013cc2:	4630      	mov	r0, r6
 8013cc4:	f7f4 fea8 	bl	8008a18 <__aeabi_d2uiz>
 8013cc8:	2800      	cmp	r0, #0
 8013cca:	bf08      	it	eq
 8013ccc:	2001      	moveq	r0, #1
 8013cce:	f7f4 fb51 	bl	8008374 <__aeabi_ui2d>
 8013cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013cd4:	4606      	mov	r6, r0
 8013cd6:	460f      	mov	r7, r1
 8013cd8:	bb03      	cbnz	r3, 8013d1c <_strtod_l+0xba4>
 8013cda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cde:	9012      	str	r0, [sp, #72]	; 0x48
 8013ce0:	9313      	str	r3, [sp, #76]	; 0x4c
 8013ce2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8013ce6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013cee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013cf2:	1a9b      	subs	r3, r3, r2
 8013cf4:	930b      	str	r3, [sp, #44]	; 0x2c
 8013cf6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8013cfa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8013cfe:	f001 ffa7 	bl	8015c50 <__ulp>
 8013d02:	4650      	mov	r0, sl
 8013d04:	ec53 2b10 	vmov	r2, r3, d0
 8013d08:	4659      	mov	r1, fp
 8013d0a:	f7f4 fbad 	bl	8008468 <__aeabi_dmul>
 8013d0e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013d12:	f7f4 f9f3 	bl	80080fc <__adddf3>
 8013d16:	4682      	mov	sl, r0
 8013d18:	468b      	mov	fp, r1
 8013d1a:	e772      	b.n	8013c02 <_strtod_l+0xa8a>
 8013d1c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8013d20:	e7df      	b.n	8013ce2 <_strtod_l+0xb6a>
 8013d22:	a30d      	add	r3, pc, #52	; (adr r3, 8013d58 <_strtod_l+0xbe0>)
 8013d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d28:	f7f4 fe10 	bl	800894c <__aeabi_dcmplt>
 8013d2c:	e79c      	b.n	8013c68 <_strtod_l+0xaf0>
 8013d2e:	2300      	movs	r3, #0
 8013d30:	930d      	str	r3, [sp, #52]	; 0x34
 8013d32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013d34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013d36:	6013      	str	r3, [r2, #0]
 8013d38:	f7ff ba61 	b.w	80131fe <_strtod_l+0x86>
 8013d3c:	2b65      	cmp	r3, #101	; 0x65
 8013d3e:	f04f 0200 	mov.w	r2, #0
 8013d42:	f43f ab4e 	beq.w	80133e2 <_strtod_l+0x26a>
 8013d46:	2101      	movs	r1, #1
 8013d48:	4614      	mov	r4, r2
 8013d4a:	9104      	str	r1, [sp, #16]
 8013d4c:	f7ff bacb 	b.w	80132e6 <_strtod_l+0x16e>
 8013d50:	ffc00000 	.word	0xffc00000
 8013d54:	41dfffff 	.word	0x41dfffff
 8013d58:	94a03595 	.word	0x94a03595
 8013d5c:	3fcfffff 	.word	0x3fcfffff

08013d60 <_strtod_r>:
 8013d60:	4b05      	ldr	r3, [pc, #20]	; (8013d78 <_strtod_r+0x18>)
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	b410      	push	{r4}
 8013d66:	6a1b      	ldr	r3, [r3, #32]
 8013d68:	4c04      	ldr	r4, [pc, #16]	; (8013d7c <_strtod_r+0x1c>)
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	bf08      	it	eq
 8013d6e:	4623      	moveq	r3, r4
 8013d70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d74:	f7ff ba00 	b.w	8013178 <_strtod_l>
 8013d78:	20000038 	.word	0x20000038
 8013d7c:	2000009c 	.word	0x2000009c

08013d80 <_strtol_l.isra.0>:
 8013d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d84:	4680      	mov	r8, r0
 8013d86:	4689      	mov	r9, r1
 8013d88:	4692      	mov	sl, r2
 8013d8a:	461e      	mov	r6, r3
 8013d8c:	460f      	mov	r7, r1
 8013d8e:	463d      	mov	r5, r7
 8013d90:	9808      	ldr	r0, [sp, #32]
 8013d92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013d96:	f001 fc27 	bl	80155e8 <__locale_ctype_ptr_l>
 8013d9a:	4420      	add	r0, r4
 8013d9c:	7843      	ldrb	r3, [r0, #1]
 8013d9e:	f013 0308 	ands.w	r3, r3, #8
 8013da2:	d132      	bne.n	8013e0a <_strtol_l.isra.0+0x8a>
 8013da4:	2c2d      	cmp	r4, #45	; 0x2d
 8013da6:	d132      	bne.n	8013e0e <_strtol_l.isra.0+0x8e>
 8013da8:	787c      	ldrb	r4, [r7, #1]
 8013daa:	1cbd      	adds	r5, r7, #2
 8013dac:	2201      	movs	r2, #1
 8013dae:	2e00      	cmp	r6, #0
 8013db0:	d05d      	beq.n	8013e6e <_strtol_l.isra.0+0xee>
 8013db2:	2e10      	cmp	r6, #16
 8013db4:	d109      	bne.n	8013dca <_strtol_l.isra.0+0x4a>
 8013db6:	2c30      	cmp	r4, #48	; 0x30
 8013db8:	d107      	bne.n	8013dca <_strtol_l.isra.0+0x4a>
 8013dba:	782b      	ldrb	r3, [r5, #0]
 8013dbc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013dc0:	2b58      	cmp	r3, #88	; 0x58
 8013dc2:	d14f      	bne.n	8013e64 <_strtol_l.isra.0+0xe4>
 8013dc4:	786c      	ldrb	r4, [r5, #1]
 8013dc6:	2610      	movs	r6, #16
 8013dc8:	3502      	adds	r5, #2
 8013dca:	2a00      	cmp	r2, #0
 8013dcc:	bf14      	ite	ne
 8013dce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8013dd2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8013dd6:	2700      	movs	r7, #0
 8013dd8:	fbb1 fcf6 	udiv	ip, r1, r6
 8013ddc:	4638      	mov	r0, r7
 8013dde:	fb06 1e1c 	mls	lr, r6, ip, r1
 8013de2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8013de6:	2b09      	cmp	r3, #9
 8013de8:	d817      	bhi.n	8013e1a <_strtol_l.isra.0+0x9a>
 8013dea:	461c      	mov	r4, r3
 8013dec:	42a6      	cmp	r6, r4
 8013dee:	dd23      	ble.n	8013e38 <_strtol_l.isra.0+0xb8>
 8013df0:	1c7b      	adds	r3, r7, #1
 8013df2:	d007      	beq.n	8013e04 <_strtol_l.isra.0+0x84>
 8013df4:	4584      	cmp	ip, r0
 8013df6:	d31c      	bcc.n	8013e32 <_strtol_l.isra.0+0xb2>
 8013df8:	d101      	bne.n	8013dfe <_strtol_l.isra.0+0x7e>
 8013dfa:	45a6      	cmp	lr, r4
 8013dfc:	db19      	blt.n	8013e32 <_strtol_l.isra.0+0xb2>
 8013dfe:	fb00 4006 	mla	r0, r0, r6, r4
 8013e02:	2701      	movs	r7, #1
 8013e04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013e08:	e7eb      	b.n	8013de2 <_strtol_l.isra.0+0x62>
 8013e0a:	462f      	mov	r7, r5
 8013e0c:	e7bf      	b.n	8013d8e <_strtol_l.isra.0+0xe>
 8013e0e:	2c2b      	cmp	r4, #43	; 0x2b
 8013e10:	bf04      	itt	eq
 8013e12:	1cbd      	addeq	r5, r7, #2
 8013e14:	787c      	ldrbeq	r4, [r7, #1]
 8013e16:	461a      	mov	r2, r3
 8013e18:	e7c9      	b.n	8013dae <_strtol_l.isra.0+0x2e>
 8013e1a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8013e1e:	2b19      	cmp	r3, #25
 8013e20:	d801      	bhi.n	8013e26 <_strtol_l.isra.0+0xa6>
 8013e22:	3c37      	subs	r4, #55	; 0x37
 8013e24:	e7e2      	b.n	8013dec <_strtol_l.isra.0+0x6c>
 8013e26:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8013e2a:	2b19      	cmp	r3, #25
 8013e2c:	d804      	bhi.n	8013e38 <_strtol_l.isra.0+0xb8>
 8013e2e:	3c57      	subs	r4, #87	; 0x57
 8013e30:	e7dc      	b.n	8013dec <_strtol_l.isra.0+0x6c>
 8013e32:	f04f 37ff 	mov.w	r7, #4294967295
 8013e36:	e7e5      	b.n	8013e04 <_strtol_l.isra.0+0x84>
 8013e38:	1c7b      	adds	r3, r7, #1
 8013e3a:	d108      	bne.n	8013e4e <_strtol_l.isra.0+0xce>
 8013e3c:	2322      	movs	r3, #34	; 0x22
 8013e3e:	f8c8 3000 	str.w	r3, [r8]
 8013e42:	4608      	mov	r0, r1
 8013e44:	f1ba 0f00 	cmp.w	sl, #0
 8013e48:	d107      	bne.n	8013e5a <_strtol_l.isra.0+0xda>
 8013e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e4e:	b102      	cbz	r2, 8013e52 <_strtol_l.isra.0+0xd2>
 8013e50:	4240      	negs	r0, r0
 8013e52:	f1ba 0f00 	cmp.w	sl, #0
 8013e56:	d0f8      	beq.n	8013e4a <_strtol_l.isra.0+0xca>
 8013e58:	b10f      	cbz	r7, 8013e5e <_strtol_l.isra.0+0xde>
 8013e5a:	f105 39ff 	add.w	r9, r5, #4294967295
 8013e5e:	f8ca 9000 	str.w	r9, [sl]
 8013e62:	e7f2      	b.n	8013e4a <_strtol_l.isra.0+0xca>
 8013e64:	2430      	movs	r4, #48	; 0x30
 8013e66:	2e00      	cmp	r6, #0
 8013e68:	d1af      	bne.n	8013dca <_strtol_l.isra.0+0x4a>
 8013e6a:	2608      	movs	r6, #8
 8013e6c:	e7ad      	b.n	8013dca <_strtol_l.isra.0+0x4a>
 8013e6e:	2c30      	cmp	r4, #48	; 0x30
 8013e70:	d0a3      	beq.n	8013dba <_strtol_l.isra.0+0x3a>
 8013e72:	260a      	movs	r6, #10
 8013e74:	e7a9      	b.n	8013dca <_strtol_l.isra.0+0x4a>
	...

08013e78 <_strtol_r>:
 8013e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013e7a:	4c06      	ldr	r4, [pc, #24]	; (8013e94 <_strtol_r+0x1c>)
 8013e7c:	4d06      	ldr	r5, [pc, #24]	; (8013e98 <_strtol_r+0x20>)
 8013e7e:	6824      	ldr	r4, [r4, #0]
 8013e80:	6a24      	ldr	r4, [r4, #32]
 8013e82:	2c00      	cmp	r4, #0
 8013e84:	bf08      	it	eq
 8013e86:	462c      	moveq	r4, r5
 8013e88:	9400      	str	r4, [sp, #0]
 8013e8a:	f7ff ff79 	bl	8013d80 <_strtol_l.isra.0>
 8013e8e:	b003      	add	sp, #12
 8013e90:	bd30      	pop	{r4, r5, pc}
 8013e92:	bf00      	nop
 8013e94:	20000038 	.word	0x20000038
 8013e98:	2000009c 	.word	0x2000009c

08013e9c <_strtoul_l.isra.0>:
 8013e9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ea0:	4680      	mov	r8, r0
 8013ea2:	4689      	mov	r9, r1
 8013ea4:	4692      	mov	sl, r2
 8013ea6:	461e      	mov	r6, r3
 8013ea8:	460f      	mov	r7, r1
 8013eaa:	463d      	mov	r5, r7
 8013eac:	9808      	ldr	r0, [sp, #32]
 8013eae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013eb2:	f001 fb99 	bl	80155e8 <__locale_ctype_ptr_l>
 8013eb6:	4420      	add	r0, r4
 8013eb8:	7843      	ldrb	r3, [r0, #1]
 8013eba:	f013 0308 	ands.w	r3, r3, #8
 8013ebe:	d130      	bne.n	8013f22 <_strtoul_l.isra.0+0x86>
 8013ec0:	2c2d      	cmp	r4, #45	; 0x2d
 8013ec2:	d130      	bne.n	8013f26 <_strtoul_l.isra.0+0x8a>
 8013ec4:	787c      	ldrb	r4, [r7, #1]
 8013ec6:	1cbd      	adds	r5, r7, #2
 8013ec8:	2101      	movs	r1, #1
 8013eca:	2e00      	cmp	r6, #0
 8013ecc:	d05c      	beq.n	8013f88 <_strtoul_l.isra.0+0xec>
 8013ece:	2e10      	cmp	r6, #16
 8013ed0:	d109      	bne.n	8013ee6 <_strtoul_l.isra.0+0x4a>
 8013ed2:	2c30      	cmp	r4, #48	; 0x30
 8013ed4:	d107      	bne.n	8013ee6 <_strtoul_l.isra.0+0x4a>
 8013ed6:	782b      	ldrb	r3, [r5, #0]
 8013ed8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013edc:	2b58      	cmp	r3, #88	; 0x58
 8013ede:	d14e      	bne.n	8013f7e <_strtoul_l.isra.0+0xe2>
 8013ee0:	786c      	ldrb	r4, [r5, #1]
 8013ee2:	2610      	movs	r6, #16
 8013ee4:	3502      	adds	r5, #2
 8013ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8013eea:	2300      	movs	r3, #0
 8013eec:	fbb2 f2f6 	udiv	r2, r2, r6
 8013ef0:	fb06 fc02 	mul.w	ip, r6, r2
 8013ef4:	ea6f 0c0c 	mvn.w	ip, ip
 8013ef8:	4618      	mov	r0, r3
 8013efa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013efe:	2f09      	cmp	r7, #9
 8013f00:	d817      	bhi.n	8013f32 <_strtoul_l.isra.0+0x96>
 8013f02:	463c      	mov	r4, r7
 8013f04:	42a6      	cmp	r6, r4
 8013f06:	dd23      	ble.n	8013f50 <_strtoul_l.isra.0+0xb4>
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	db1e      	blt.n	8013f4a <_strtoul_l.isra.0+0xae>
 8013f0c:	4282      	cmp	r2, r0
 8013f0e:	d31c      	bcc.n	8013f4a <_strtoul_l.isra.0+0xae>
 8013f10:	d101      	bne.n	8013f16 <_strtoul_l.isra.0+0x7a>
 8013f12:	45a4      	cmp	ip, r4
 8013f14:	db19      	blt.n	8013f4a <_strtoul_l.isra.0+0xae>
 8013f16:	fb00 4006 	mla	r0, r0, r6, r4
 8013f1a:	2301      	movs	r3, #1
 8013f1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013f20:	e7eb      	b.n	8013efa <_strtoul_l.isra.0+0x5e>
 8013f22:	462f      	mov	r7, r5
 8013f24:	e7c1      	b.n	8013eaa <_strtoul_l.isra.0+0xe>
 8013f26:	2c2b      	cmp	r4, #43	; 0x2b
 8013f28:	bf04      	itt	eq
 8013f2a:	1cbd      	addeq	r5, r7, #2
 8013f2c:	787c      	ldrbeq	r4, [r7, #1]
 8013f2e:	4619      	mov	r1, r3
 8013f30:	e7cb      	b.n	8013eca <_strtoul_l.isra.0+0x2e>
 8013f32:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013f36:	2f19      	cmp	r7, #25
 8013f38:	d801      	bhi.n	8013f3e <_strtoul_l.isra.0+0xa2>
 8013f3a:	3c37      	subs	r4, #55	; 0x37
 8013f3c:	e7e2      	b.n	8013f04 <_strtoul_l.isra.0+0x68>
 8013f3e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013f42:	2f19      	cmp	r7, #25
 8013f44:	d804      	bhi.n	8013f50 <_strtoul_l.isra.0+0xb4>
 8013f46:	3c57      	subs	r4, #87	; 0x57
 8013f48:	e7dc      	b.n	8013f04 <_strtoul_l.isra.0+0x68>
 8013f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8013f4e:	e7e5      	b.n	8013f1c <_strtoul_l.isra.0+0x80>
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	da09      	bge.n	8013f68 <_strtoul_l.isra.0+0xcc>
 8013f54:	2322      	movs	r3, #34	; 0x22
 8013f56:	f8c8 3000 	str.w	r3, [r8]
 8013f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8013f5e:	f1ba 0f00 	cmp.w	sl, #0
 8013f62:	d107      	bne.n	8013f74 <_strtoul_l.isra.0+0xd8>
 8013f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f68:	b101      	cbz	r1, 8013f6c <_strtoul_l.isra.0+0xd0>
 8013f6a:	4240      	negs	r0, r0
 8013f6c:	f1ba 0f00 	cmp.w	sl, #0
 8013f70:	d0f8      	beq.n	8013f64 <_strtoul_l.isra.0+0xc8>
 8013f72:	b10b      	cbz	r3, 8013f78 <_strtoul_l.isra.0+0xdc>
 8013f74:	f105 39ff 	add.w	r9, r5, #4294967295
 8013f78:	f8ca 9000 	str.w	r9, [sl]
 8013f7c:	e7f2      	b.n	8013f64 <_strtoul_l.isra.0+0xc8>
 8013f7e:	2430      	movs	r4, #48	; 0x30
 8013f80:	2e00      	cmp	r6, #0
 8013f82:	d1b0      	bne.n	8013ee6 <_strtoul_l.isra.0+0x4a>
 8013f84:	2608      	movs	r6, #8
 8013f86:	e7ae      	b.n	8013ee6 <_strtoul_l.isra.0+0x4a>
 8013f88:	2c30      	cmp	r4, #48	; 0x30
 8013f8a:	d0a4      	beq.n	8013ed6 <_strtoul_l.isra.0+0x3a>
 8013f8c:	260a      	movs	r6, #10
 8013f8e:	e7aa      	b.n	8013ee6 <_strtoul_l.isra.0+0x4a>

08013f90 <_strtoul_r>:
 8013f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013f92:	4c06      	ldr	r4, [pc, #24]	; (8013fac <_strtoul_r+0x1c>)
 8013f94:	4d06      	ldr	r5, [pc, #24]	; (8013fb0 <_strtoul_r+0x20>)
 8013f96:	6824      	ldr	r4, [r4, #0]
 8013f98:	6a24      	ldr	r4, [r4, #32]
 8013f9a:	2c00      	cmp	r4, #0
 8013f9c:	bf08      	it	eq
 8013f9e:	462c      	moveq	r4, r5
 8013fa0:	9400      	str	r4, [sp, #0]
 8013fa2:	f7ff ff7b 	bl	8013e9c <_strtoul_l.isra.0>
 8013fa6:	b003      	add	sp, #12
 8013fa8:	bd30      	pop	{r4, r5, pc}
 8013faa:	bf00      	nop
 8013fac:	20000038 	.word	0x20000038
 8013fb0:	2000009c 	.word	0x2000009c

08013fb4 <__submore>:
 8013fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb8:	460c      	mov	r4, r1
 8013fba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013fbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013fc0:	4299      	cmp	r1, r3
 8013fc2:	d11d      	bne.n	8014000 <__submore+0x4c>
 8013fc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013fc8:	f7fd fa12 	bl	80113f0 <_malloc_r>
 8013fcc:	b918      	cbnz	r0, 8013fd6 <__submore+0x22>
 8013fce:	f04f 30ff 	mov.w	r0, #4294967295
 8013fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013fda:	63a3      	str	r3, [r4, #56]	; 0x38
 8013fdc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8013fe0:	6360      	str	r0, [r4, #52]	; 0x34
 8013fe2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8013fe6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013fea:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8013fee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8013ff2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8013ff6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013ffa:	6020      	str	r0, [r4, #0]
 8013ffc:	2000      	movs	r0, #0
 8013ffe:	e7e8      	b.n	8013fd2 <__submore+0x1e>
 8014000:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8014002:	0077      	lsls	r7, r6, #1
 8014004:	463a      	mov	r2, r7
 8014006:	f001 ff64 	bl	8015ed2 <_realloc_r>
 801400a:	4605      	mov	r5, r0
 801400c:	2800      	cmp	r0, #0
 801400e:	d0de      	beq.n	8013fce <__submore+0x1a>
 8014010:	eb00 0806 	add.w	r8, r0, r6
 8014014:	4601      	mov	r1, r0
 8014016:	4632      	mov	r2, r6
 8014018:	4640      	mov	r0, r8
 801401a:	f7fd f987 	bl	801132c <memcpy>
 801401e:	f8c4 8000 	str.w	r8, [r4]
 8014022:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8014026:	e7e9      	b.n	8013ffc <__submore+0x48>

08014028 <_ungetc_r>:
 8014028:	1c4b      	adds	r3, r1, #1
 801402a:	b570      	push	{r4, r5, r6, lr}
 801402c:	4606      	mov	r6, r0
 801402e:	460d      	mov	r5, r1
 8014030:	4614      	mov	r4, r2
 8014032:	d103      	bne.n	801403c <_ungetc_r+0x14>
 8014034:	f04f 35ff 	mov.w	r5, #4294967295
 8014038:	4628      	mov	r0, r5
 801403a:	bd70      	pop	{r4, r5, r6, pc}
 801403c:	b118      	cbz	r0, 8014046 <_ungetc_r+0x1e>
 801403e:	6983      	ldr	r3, [r0, #24]
 8014040:	b90b      	cbnz	r3, 8014046 <_ungetc_r+0x1e>
 8014042:	f7fd f845 	bl	80110d0 <__sinit>
 8014046:	4b2e      	ldr	r3, [pc, #184]	; (8014100 <_ungetc_r+0xd8>)
 8014048:	429c      	cmp	r4, r3
 801404a:	d12c      	bne.n	80140a6 <_ungetc_r+0x7e>
 801404c:	6874      	ldr	r4, [r6, #4]
 801404e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014052:	f023 0320 	bic.w	r3, r3, #32
 8014056:	81a3      	strh	r3, [r4, #12]
 8014058:	b29b      	uxth	r3, r3
 801405a:	0759      	lsls	r1, r3, #29
 801405c:	d413      	bmi.n	8014086 <_ungetc_r+0x5e>
 801405e:	06da      	lsls	r2, r3, #27
 8014060:	d5e8      	bpl.n	8014034 <_ungetc_r+0xc>
 8014062:	071b      	lsls	r3, r3, #28
 8014064:	d50b      	bpl.n	801407e <_ungetc_r+0x56>
 8014066:	4621      	mov	r1, r4
 8014068:	4630      	mov	r0, r6
 801406a:	f7fc ffb5 	bl	8010fd8 <_fflush_r>
 801406e:	2800      	cmp	r0, #0
 8014070:	d1e0      	bne.n	8014034 <_ungetc_r+0xc>
 8014072:	89a3      	ldrh	r3, [r4, #12]
 8014074:	60a0      	str	r0, [r4, #8]
 8014076:	f023 0308 	bic.w	r3, r3, #8
 801407a:	81a3      	strh	r3, [r4, #12]
 801407c:	61a0      	str	r0, [r4, #24]
 801407e:	89a3      	ldrh	r3, [r4, #12]
 8014080:	f043 0304 	orr.w	r3, r3, #4
 8014084:	81a3      	strh	r3, [r4, #12]
 8014086:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014088:	6862      	ldr	r2, [r4, #4]
 801408a:	b2ed      	uxtb	r5, r5
 801408c:	b1e3      	cbz	r3, 80140c8 <_ungetc_r+0xa0>
 801408e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014090:	4293      	cmp	r3, r2
 8014092:	dd12      	ble.n	80140ba <_ungetc_r+0x92>
 8014094:	6823      	ldr	r3, [r4, #0]
 8014096:	1e5a      	subs	r2, r3, #1
 8014098:	6022      	str	r2, [r4, #0]
 801409a:	f803 5c01 	strb.w	r5, [r3, #-1]
 801409e:	6863      	ldr	r3, [r4, #4]
 80140a0:	3301      	adds	r3, #1
 80140a2:	6063      	str	r3, [r4, #4]
 80140a4:	e7c8      	b.n	8014038 <_ungetc_r+0x10>
 80140a6:	4b17      	ldr	r3, [pc, #92]	; (8014104 <_ungetc_r+0xdc>)
 80140a8:	429c      	cmp	r4, r3
 80140aa:	d101      	bne.n	80140b0 <_ungetc_r+0x88>
 80140ac:	68b4      	ldr	r4, [r6, #8]
 80140ae:	e7ce      	b.n	801404e <_ungetc_r+0x26>
 80140b0:	4b15      	ldr	r3, [pc, #84]	; (8014108 <_ungetc_r+0xe0>)
 80140b2:	429c      	cmp	r4, r3
 80140b4:	bf08      	it	eq
 80140b6:	68f4      	ldreq	r4, [r6, #12]
 80140b8:	e7c9      	b.n	801404e <_ungetc_r+0x26>
 80140ba:	4621      	mov	r1, r4
 80140bc:	4630      	mov	r0, r6
 80140be:	f7ff ff79 	bl	8013fb4 <__submore>
 80140c2:	2800      	cmp	r0, #0
 80140c4:	d0e6      	beq.n	8014094 <_ungetc_r+0x6c>
 80140c6:	e7b5      	b.n	8014034 <_ungetc_r+0xc>
 80140c8:	6921      	ldr	r1, [r4, #16]
 80140ca:	6823      	ldr	r3, [r4, #0]
 80140cc:	b151      	cbz	r1, 80140e4 <_ungetc_r+0xbc>
 80140ce:	4299      	cmp	r1, r3
 80140d0:	d208      	bcs.n	80140e4 <_ungetc_r+0xbc>
 80140d2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80140d6:	42a9      	cmp	r1, r5
 80140d8:	d104      	bne.n	80140e4 <_ungetc_r+0xbc>
 80140da:	3b01      	subs	r3, #1
 80140dc:	3201      	adds	r2, #1
 80140de:	6023      	str	r3, [r4, #0]
 80140e0:	6062      	str	r2, [r4, #4]
 80140e2:	e7a9      	b.n	8014038 <_ungetc_r+0x10>
 80140e4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80140e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80140ec:	6363      	str	r3, [r4, #52]	; 0x34
 80140ee:	2303      	movs	r3, #3
 80140f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80140f2:	4623      	mov	r3, r4
 80140f4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80140f8:	6023      	str	r3, [r4, #0]
 80140fa:	2301      	movs	r3, #1
 80140fc:	e7d1      	b.n	80140a2 <_ungetc_r+0x7a>
 80140fe:	bf00      	nop
 8014100:	0801680c 	.word	0x0801680c
 8014104:	0801682c 	.word	0x0801682c
 8014108:	080167ec 	.word	0x080167ec

0801410c <__swbuf_r>:
 801410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801410e:	460e      	mov	r6, r1
 8014110:	4614      	mov	r4, r2
 8014112:	4605      	mov	r5, r0
 8014114:	b118      	cbz	r0, 801411e <__swbuf_r+0x12>
 8014116:	6983      	ldr	r3, [r0, #24]
 8014118:	b90b      	cbnz	r3, 801411e <__swbuf_r+0x12>
 801411a:	f7fc ffd9 	bl	80110d0 <__sinit>
 801411e:	4b21      	ldr	r3, [pc, #132]	; (80141a4 <__swbuf_r+0x98>)
 8014120:	429c      	cmp	r4, r3
 8014122:	d12a      	bne.n	801417a <__swbuf_r+0x6e>
 8014124:	686c      	ldr	r4, [r5, #4]
 8014126:	69a3      	ldr	r3, [r4, #24]
 8014128:	60a3      	str	r3, [r4, #8]
 801412a:	89a3      	ldrh	r3, [r4, #12]
 801412c:	071a      	lsls	r2, r3, #28
 801412e:	d52e      	bpl.n	801418e <__swbuf_r+0x82>
 8014130:	6923      	ldr	r3, [r4, #16]
 8014132:	b363      	cbz	r3, 801418e <__swbuf_r+0x82>
 8014134:	6923      	ldr	r3, [r4, #16]
 8014136:	6820      	ldr	r0, [r4, #0]
 8014138:	1ac0      	subs	r0, r0, r3
 801413a:	6963      	ldr	r3, [r4, #20]
 801413c:	b2f6      	uxtb	r6, r6
 801413e:	4283      	cmp	r3, r0
 8014140:	4637      	mov	r7, r6
 8014142:	dc04      	bgt.n	801414e <__swbuf_r+0x42>
 8014144:	4621      	mov	r1, r4
 8014146:	4628      	mov	r0, r5
 8014148:	f7fc ff46 	bl	8010fd8 <_fflush_r>
 801414c:	bb28      	cbnz	r0, 801419a <__swbuf_r+0x8e>
 801414e:	68a3      	ldr	r3, [r4, #8]
 8014150:	3b01      	subs	r3, #1
 8014152:	60a3      	str	r3, [r4, #8]
 8014154:	6823      	ldr	r3, [r4, #0]
 8014156:	1c5a      	adds	r2, r3, #1
 8014158:	6022      	str	r2, [r4, #0]
 801415a:	701e      	strb	r6, [r3, #0]
 801415c:	6963      	ldr	r3, [r4, #20]
 801415e:	3001      	adds	r0, #1
 8014160:	4283      	cmp	r3, r0
 8014162:	d004      	beq.n	801416e <__swbuf_r+0x62>
 8014164:	89a3      	ldrh	r3, [r4, #12]
 8014166:	07db      	lsls	r3, r3, #31
 8014168:	d519      	bpl.n	801419e <__swbuf_r+0x92>
 801416a:	2e0a      	cmp	r6, #10
 801416c:	d117      	bne.n	801419e <__swbuf_r+0x92>
 801416e:	4621      	mov	r1, r4
 8014170:	4628      	mov	r0, r5
 8014172:	f7fc ff31 	bl	8010fd8 <_fflush_r>
 8014176:	b190      	cbz	r0, 801419e <__swbuf_r+0x92>
 8014178:	e00f      	b.n	801419a <__swbuf_r+0x8e>
 801417a:	4b0b      	ldr	r3, [pc, #44]	; (80141a8 <__swbuf_r+0x9c>)
 801417c:	429c      	cmp	r4, r3
 801417e:	d101      	bne.n	8014184 <__swbuf_r+0x78>
 8014180:	68ac      	ldr	r4, [r5, #8]
 8014182:	e7d0      	b.n	8014126 <__swbuf_r+0x1a>
 8014184:	4b09      	ldr	r3, [pc, #36]	; (80141ac <__swbuf_r+0xa0>)
 8014186:	429c      	cmp	r4, r3
 8014188:	bf08      	it	eq
 801418a:	68ec      	ldreq	r4, [r5, #12]
 801418c:	e7cb      	b.n	8014126 <__swbuf_r+0x1a>
 801418e:	4621      	mov	r1, r4
 8014190:	4628      	mov	r0, r5
 8014192:	f000 f81f 	bl	80141d4 <__swsetup_r>
 8014196:	2800      	cmp	r0, #0
 8014198:	d0cc      	beq.n	8014134 <__swbuf_r+0x28>
 801419a:	f04f 37ff 	mov.w	r7, #4294967295
 801419e:	4638      	mov	r0, r7
 80141a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141a2:	bf00      	nop
 80141a4:	0801680c 	.word	0x0801680c
 80141a8:	0801682c 	.word	0x0801682c
 80141ac:	080167ec 	.word	0x080167ec

080141b0 <_write_r>:
 80141b0:	b538      	push	{r3, r4, r5, lr}
 80141b2:	4c07      	ldr	r4, [pc, #28]	; (80141d0 <_write_r+0x20>)
 80141b4:	4605      	mov	r5, r0
 80141b6:	4608      	mov	r0, r1
 80141b8:	4611      	mov	r1, r2
 80141ba:	2200      	movs	r2, #0
 80141bc:	6022      	str	r2, [r4, #0]
 80141be:	461a      	mov	r2, r3
 80141c0:	f7f9 f802 	bl	800d1c8 <_write>
 80141c4:	1c43      	adds	r3, r0, #1
 80141c6:	d102      	bne.n	80141ce <_write_r+0x1e>
 80141c8:	6823      	ldr	r3, [r4, #0]
 80141ca:	b103      	cbz	r3, 80141ce <_write_r+0x1e>
 80141cc:	602b      	str	r3, [r5, #0]
 80141ce:	bd38      	pop	{r3, r4, r5, pc}
 80141d0:	2000a74c 	.word	0x2000a74c

080141d4 <__swsetup_r>:
 80141d4:	4b32      	ldr	r3, [pc, #200]	; (80142a0 <__swsetup_r+0xcc>)
 80141d6:	b570      	push	{r4, r5, r6, lr}
 80141d8:	681d      	ldr	r5, [r3, #0]
 80141da:	4606      	mov	r6, r0
 80141dc:	460c      	mov	r4, r1
 80141de:	b125      	cbz	r5, 80141ea <__swsetup_r+0x16>
 80141e0:	69ab      	ldr	r3, [r5, #24]
 80141e2:	b913      	cbnz	r3, 80141ea <__swsetup_r+0x16>
 80141e4:	4628      	mov	r0, r5
 80141e6:	f7fc ff73 	bl	80110d0 <__sinit>
 80141ea:	4b2e      	ldr	r3, [pc, #184]	; (80142a4 <__swsetup_r+0xd0>)
 80141ec:	429c      	cmp	r4, r3
 80141ee:	d10f      	bne.n	8014210 <__swsetup_r+0x3c>
 80141f0:	686c      	ldr	r4, [r5, #4]
 80141f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141f6:	b29a      	uxth	r2, r3
 80141f8:	0715      	lsls	r5, r2, #28
 80141fa:	d42c      	bmi.n	8014256 <__swsetup_r+0x82>
 80141fc:	06d0      	lsls	r0, r2, #27
 80141fe:	d411      	bmi.n	8014224 <__swsetup_r+0x50>
 8014200:	2209      	movs	r2, #9
 8014202:	6032      	str	r2, [r6, #0]
 8014204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014208:	81a3      	strh	r3, [r4, #12]
 801420a:	f04f 30ff 	mov.w	r0, #4294967295
 801420e:	e03e      	b.n	801428e <__swsetup_r+0xba>
 8014210:	4b25      	ldr	r3, [pc, #148]	; (80142a8 <__swsetup_r+0xd4>)
 8014212:	429c      	cmp	r4, r3
 8014214:	d101      	bne.n	801421a <__swsetup_r+0x46>
 8014216:	68ac      	ldr	r4, [r5, #8]
 8014218:	e7eb      	b.n	80141f2 <__swsetup_r+0x1e>
 801421a:	4b24      	ldr	r3, [pc, #144]	; (80142ac <__swsetup_r+0xd8>)
 801421c:	429c      	cmp	r4, r3
 801421e:	bf08      	it	eq
 8014220:	68ec      	ldreq	r4, [r5, #12]
 8014222:	e7e6      	b.n	80141f2 <__swsetup_r+0x1e>
 8014224:	0751      	lsls	r1, r2, #29
 8014226:	d512      	bpl.n	801424e <__swsetup_r+0x7a>
 8014228:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801422a:	b141      	cbz	r1, 801423e <__swsetup_r+0x6a>
 801422c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014230:	4299      	cmp	r1, r3
 8014232:	d002      	beq.n	801423a <__swsetup_r+0x66>
 8014234:	4630      	mov	r0, r6
 8014236:	f7fd f88d 	bl	8011354 <_free_r>
 801423a:	2300      	movs	r3, #0
 801423c:	6363      	str	r3, [r4, #52]	; 0x34
 801423e:	89a3      	ldrh	r3, [r4, #12]
 8014240:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014244:	81a3      	strh	r3, [r4, #12]
 8014246:	2300      	movs	r3, #0
 8014248:	6063      	str	r3, [r4, #4]
 801424a:	6923      	ldr	r3, [r4, #16]
 801424c:	6023      	str	r3, [r4, #0]
 801424e:	89a3      	ldrh	r3, [r4, #12]
 8014250:	f043 0308 	orr.w	r3, r3, #8
 8014254:	81a3      	strh	r3, [r4, #12]
 8014256:	6923      	ldr	r3, [r4, #16]
 8014258:	b94b      	cbnz	r3, 801426e <__swsetup_r+0x9a>
 801425a:	89a3      	ldrh	r3, [r4, #12]
 801425c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014264:	d003      	beq.n	801426e <__swsetup_r+0x9a>
 8014266:	4621      	mov	r1, r4
 8014268:	4630      	mov	r0, r6
 801426a:	f7fd f81f 	bl	80112ac <__smakebuf_r>
 801426e:	89a2      	ldrh	r2, [r4, #12]
 8014270:	f012 0301 	ands.w	r3, r2, #1
 8014274:	d00c      	beq.n	8014290 <__swsetup_r+0xbc>
 8014276:	2300      	movs	r3, #0
 8014278:	60a3      	str	r3, [r4, #8]
 801427a:	6963      	ldr	r3, [r4, #20]
 801427c:	425b      	negs	r3, r3
 801427e:	61a3      	str	r3, [r4, #24]
 8014280:	6923      	ldr	r3, [r4, #16]
 8014282:	b953      	cbnz	r3, 801429a <__swsetup_r+0xc6>
 8014284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014288:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801428c:	d1ba      	bne.n	8014204 <__swsetup_r+0x30>
 801428e:	bd70      	pop	{r4, r5, r6, pc}
 8014290:	0792      	lsls	r2, r2, #30
 8014292:	bf58      	it	pl
 8014294:	6963      	ldrpl	r3, [r4, #20]
 8014296:	60a3      	str	r3, [r4, #8]
 8014298:	e7f2      	b.n	8014280 <__swsetup_r+0xac>
 801429a:	2000      	movs	r0, #0
 801429c:	e7f7      	b.n	801428e <__swsetup_r+0xba>
 801429e:	bf00      	nop
 80142a0:	20000038 	.word	0x20000038
 80142a4:	0801680c 	.word	0x0801680c
 80142a8:	0801682c 	.word	0x0801682c
 80142ac:	080167ec 	.word	0x080167ec

080142b0 <_close_r>:
 80142b0:	b538      	push	{r3, r4, r5, lr}
 80142b2:	4c06      	ldr	r4, [pc, #24]	; (80142cc <_close_r+0x1c>)
 80142b4:	2300      	movs	r3, #0
 80142b6:	4605      	mov	r5, r0
 80142b8:	4608      	mov	r0, r1
 80142ba:	6023      	str	r3, [r4, #0]
 80142bc:	f7f8 ff92 	bl	800d1e4 <_close>
 80142c0:	1c43      	adds	r3, r0, #1
 80142c2:	d102      	bne.n	80142ca <_close_r+0x1a>
 80142c4:	6823      	ldr	r3, [r4, #0]
 80142c6:	b103      	cbz	r3, 80142ca <_close_r+0x1a>
 80142c8:	602b      	str	r3, [r5, #0]
 80142ca:	bd38      	pop	{r3, r4, r5, pc}
 80142cc:	2000a74c 	.word	0x2000a74c

080142d0 <quorem>:
 80142d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142d4:	6903      	ldr	r3, [r0, #16]
 80142d6:	690c      	ldr	r4, [r1, #16]
 80142d8:	42a3      	cmp	r3, r4
 80142da:	4680      	mov	r8, r0
 80142dc:	f2c0 8082 	blt.w	80143e4 <quorem+0x114>
 80142e0:	3c01      	subs	r4, #1
 80142e2:	f101 0714 	add.w	r7, r1, #20
 80142e6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80142ea:	f100 0614 	add.w	r6, r0, #20
 80142ee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80142f2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80142f6:	eb06 030c 	add.w	r3, r6, ip
 80142fa:	3501      	adds	r5, #1
 80142fc:	eb07 090c 	add.w	r9, r7, ip
 8014300:	9301      	str	r3, [sp, #4]
 8014302:	fbb0 f5f5 	udiv	r5, r0, r5
 8014306:	b395      	cbz	r5, 801436e <quorem+0x9e>
 8014308:	f04f 0a00 	mov.w	sl, #0
 801430c:	4638      	mov	r0, r7
 801430e:	46b6      	mov	lr, r6
 8014310:	46d3      	mov	fp, sl
 8014312:	f850 2b04 	ldr.w	r2, [r0], #4
 8014316:	b293      	uxth	r3, r2
 8014318:	fb05 a303 	mla	r3, r5, r3, sl
 801431c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014320:	b29b      	uxth	r3, r3
 8014322:	ebab 0303 	sub.w	r3, fp, r3
 8014326:	0c12      	lsrs	r2, r2, #16
 8014328:	f8de b000 	ldr.w	fp, [lr]
 801432c:	fb05 a202 	mla	r2, r5, r2, sl
 8014330:	fa13 f38b 	uxtah	r3, r3, fp
 8014334:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014338:	fa1f fb82 	uxth.w	fp, r2
 801433c:	f8de 2000 	ldr.w	r2, [lr]
 8014340:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014344:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014348:	b29b      	uxth	r3, r3
 801434a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801434e:	4581      	cmp	r9, r0
 8014350:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014354:	f84e 3b04 	str.w	r3, [lr], #4
 8014358:	d2db      	bcs.n	8014312 <quorem+0x42>
 801435a:	f856 300c 	ldr.w	r3, [r6, ip]
 801435e:	b933      	cbnz	r3, 801436e <quorem+0x9e>
 8014360:	9b01      	ldr	r3, [sp, #4]
 8014362:	3b04      	subs	r3, #4
 8014364:	429e      	cmp	r6, r3
 8014366:	461a      	mov	r2, r3
 8014368:	d330      	bcc.n	80143cc <quorem+0xfc>
 801436a:	f8c8 4010 	str.w	r4, [r8, #16]
 801436e:	4640      	mov	r0, r8
 8014370:	f001 fbf6 	bl	8015b60 <__mcmp>
 8014374:	2800      	cmp	r0, #0
 8014376:	db25      	blt.n	80143c4 <quorem+0xf4>
 8014378:	3501      	adds	r5, #1
 801437a:	4630      	mov	r0, r6
 801437c:	f04f 0c00 	mov.w	ip, #0
 8014380:	f857 2b04 	ldr.w	r2, [r7], #4
 8014384:	f8d0 e000 	ldr.w	lr, [r0]
 8014388:	b293      	uxth	r3, r2
 801438a:	ebac 0303 	sub.w	r3, ip, r3
 801438e:	0c12      	lsrs	r2, r2, #16
 8014390:	fa13 f38e 	uxtah	r3, r3, lr
 8014394:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014398:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801439c:	b29b      	uxth	r3, r3
 801439e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80143a2:	45b9      	cmp	r9, r7
 80143a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80143a8:	f840 3b04 	str.w	r3, [r0], #4
 80143ac:	d2e8      	bcs.n	8014380 <quorem+0xb0>
 80143ae:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80143b2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80143b6:	b92a      	cbnz	r2, 80143c4 <quorem+0xf4>
 80143b8:	3b04      	subs	r3, #4
 80143ba:	429e      	cmp	r6, r3
 80143bc:	461a      	mov	r2, r3
 80143be:	d30b      	bcc.n	80143d8 <quorem+0x108>
 80143c0:	f8c8 4010 	str.w	r4, [r8, #16]
 80143c4:	4628      	mov	r0, r5
 80143c6:	b003      	add	sp, #12
 80143c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143cc:	6812      	ldr	r2, [r2, #0]
 80143ce:	3b04      	subs	r3, #4
 80143d0:	2a00      	cmp	r2, #0
 80143d2:	d1ca      	bne.n	801436a <quorem+0x9a>
 80143d4:	3c01      	subs	r4, #1
 80143d6:	e7c5      	b.n	8014364 <quorem+0x94>
 80143d8:	6812      	ldr	r2, [r2, #0]
 80143da:	3b04      	subs	r3, #4
 80143dc:	2a00      	cmp	r2, #0
 80143de:	d1ef      	bne.n	80143c0 <quorem+0xf0>
 80143e0:	3c01      	subs	r4, #1
 80143e2:	e7ea      	b.n	80143ba <quorem+0xea>
 80143e4:	2000      	movs	r0, #0
 80143e6:	e7ee      	b.n	80143c6 <quorem+0xf6>

080143e8 <_dtoa_r>:
 80143e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143ec:	ec57 6b10 	vmov	r6, r7, d0
 80143f0:	b097      	sub	sp, #92	; 0x5c
 80143f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80143f4:	9106      	str	r1, [sp, #24]
 80143f6:	4604      	mov	r4, r0
 80143f8:	920b      	str	r2, [sp, #44]	; 0x2c
 80143fa:	9312      	str	r3, [sp, #72]	; 0x48
 80143fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014400:	e9cd 6700 	strd	r6, r7, [sp]
 8014404:	b93d      	cbnz	r5, 8014416 <_dtoa_r+0x2e>
 8014406:	2010      	movs	r0, #16
 8014408:	f001 f922 	bl	8015650 <malloc>
 801440c:	6260      	str	r0, [r4, #36]	; 0x24
 801440e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014412:	6005      	str	r5, [r0, #0]
 8014414:	60c5      	str	r5, [r0, #12]
 8014416:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014418:	6819      	ldr	r1, [r3, #0]
 801441a:	b151      	cbz	r1, 8014432 <_dtoa_r+0x4a>
 801441c:	685a      	ldr	r2, [r3, #4]
 801441e:	604a      	str	r2, [r1, #4]
 8014420:	2301      	movs	r3, #1
 8014422:	4093      	lsls	r3, r2
 8014424:	608b      	str	r3, [r1, #8]
 8014426:	4620      	mov	r0, r4
 8014428:	f001 f97b 	bl	8015722 <_Bfree>
 801442c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801442e:	2200      	movs	r2, #0
 8014430:	601a      	str	r2, [r3, #0]
 8014432:	1e3b      	subs	r3, r7, #0
 8014434:	bfbb      	ittet	lt
 8014436:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801443a:	9301      	strlt	r3, [sp, #4]
 801443c:	2300      	movge	r3, #0
 801443e:	2201      	movlt	r2, #1
 8014440:	bfac      	ite	ge
 8014442:	f8c8 3000 	strge.w	r3, [r8]
 8014446:	f8c8 2000 	strlt.w	r2, [r8]
 801444a:	4baf      	ldr	r3, [pc, #700]	; (8014708 <_dtoa_r+0x320>)
 801444c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014450:	ea33 0308 	bics.w	r3, r3, r8
 8014454:	d114      	bne.n	8014480 <_dtoa_r+0x98>
 8014456:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014458:	f242 730f 	movw	r3, #9999	; 0x270f
 801445c:	6013      	str	r3, [r2, #0]
 801445e:	9b00      	ldr	r3, [sp, #0]
 8014460:	b923      	cbnz	r3, 801446c <_dtoa_r+0x84>
 8014462:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014466:	2800      	cmp	r0, #0
 8014468:	f000 8542 	beq.w	8014ef0 <_dtoa_r+0xb08>
 801446c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801446e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801471c <_dtoa_r+0x334>
 8014472:	2b00      	cmp	r3, #0
 8014474:	f000 8544 	beq.w	8014f00 <_dtoa_r+0xb18>
 8014478:	f10b 0303 	add.w	r3, fp, #3
 801447c:	f000 bd3e 	b.w	8014efc <_dtoa_r+0xb14>
 8014480:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014484:	2200      	movs	r2, #0
 8014486:	2300      	movs	r3, #0
 8014488:	4630      	mov	r0, r6
 801448a:	4639      	mov	r1, r7
 801448c:	f7f4 fa54 	bl	8008938 <__aeabi_dcmpeq>
 8014490:	4681      	mov	r9, r0
 8014492:	b168      	cbz	r0, 80144b0 <_dtoa_r+0xc8>
 8014494:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014496:	2301      	movs	r3, #1
 8014498:	6013      	str	r3, [r2, #0]
 801449a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801449c:	2b00      	cmp	r3, #0
 801449e:	f000 8524 	beq.w	8014eea <_dtoa_r+0xb02>
 80144a2:	4b9a      	ldr	r3, [pc, #616]	; (801470c <_dtoa_r+0x324>)
 80144a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80144a6:	f103 3bff 	add.w	fp, r3, #4294967295
 80144aa:	6013      	str	r3, [r2, #0]
 80144ac:	f000 bd28 	b.w	8014f00 <_dtoa_r+0xb18>
 80144b0:	aa14      	add	r2, sp, #80	; 0x50
 80144b2:	a915      	add	r1, sp, #84	; 0x54
 80144b4:	ec47 6b10 	vmov	d0, r6, r7
 80144b8:	4620      	mov	r0, r4
 80144ba:	f001 fc3f 	bl	8015d3c <__d2b>
 80144be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80144c2:	9004      	str	r0, [sp, #16]
 80144c4:	2d00      	cmp	r5, #0
 80144c6:	d07c      	beq.n	80145c2 <_dtoa_r+0x1da>
 80144c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80144cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80144d0:	46b2      	mov	sl, r6
 80144d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80144d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80144da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80144de:	2200      	movs	r2, #0
 80144e0:	4b8b      	ldr	r3, [pc, #556]	; (8014710 <_dtoa_r+0x328>)
 80144e2:	4650      	mov	r0, sl
 80144e4:	4659      	mov	r1, fp
 80144e6:	f7f3 fe07 	bl	80080f8 <__aeabi_dsub>
 80144ea:	a381      	add	r3, pc, #516	; (adr r3, 80146f0 <_dtoa_r+0x308>)
 80144ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f0:	f7f3 ffba 	bl	8008468 <__aeabi_dmul>
 80144f4:	a380      	add	r3, pc, #512	; (adr r3, 80146f8 <_dtoa_r+0x310>)
 80144f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144fa:	f7f3 fdff 	bl	80080fc <__adddf3>
 80144fe:	4606      	mov	r6, r0
 8014500:	4628      	mov	r0, r5
 8014502:	460f      	mov	r7, r1
 8014504:	f7f3 ff46 	bl	8008394 <__aeabi_i2d>
 8014508:	a37d      	add	r3, pc, #500	; (adr r3, 8014700 <_dtoa_r+0x318>)
 801450a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801450e:	f7f3 ffab 	bl	8008468 <__aeabi_dmul>
 8014512:	4602      	mov	r2, r0
 8014514:	460b      	mov	r3, r1
 8014516:	4630      	mov	r0, r6
 8014518:	4639      	mov	r1, r7
 801451a:	f7f3 fdef 	bl	80080fc <__adddf3>
 801451e:	4606      	mov	r6, r0
 8014520:	460f      	mov	r7, r1
 8014522:	f7f4 fa51 	bl	80089c8 <__aeabi_d2iz>
 8014526:	2200      	movs	r2, #0
 8014528:	4682      	mov	sl, r0
 801452a:	2300      	movs	r3, #0
 801452c:	4630      	mov	r0, r6
 801452e:	4639      	mov	r1, r7
 8014530:	f7f4 fa0c 	bl	800894c <__aeabi_dcmplt>
 8014534:	b148      	cbz	r0, 801454a <_dtoa_r+0x162>
 8014536:	4650      	mov	r0, sl
 8014538:	f7f3 ff2c 	bl	8008394 <__aeabi_i2d>
 801453c:	4632      	mov	r2, r6
 801453e:	463b      	mov	r3, r7
 8014540:	f7f4 f9fa 	bl	8008938 <__aeabi_dcmpeq>
 8014544:	b908      	cbnz	r0, 801454a <_dtoa_r+0x162>
 8014546:	f10a 3aff 	add.w	sl, sl, #4294967295
 801454a:	f1ba 0f16 	cmp.w	sl, #22
 801454e:	d859      	bhi.n	8014604 <_dtoa_r+0x21c>
 8014550:	4970      	ldr	r1, [pc, #448]	; (8014714 <_dtoa_r+0x32c>)
 8014552:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014556:	e9dd 2300 	ldrd	r2, r3, [sp]
 801455a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801455e:	f7f4 fa13 	bl	8008988 <__aeabi_dcmpgt>
 8014562:	2800      	cmp	r0, #0
 8014564:	d050      	beq.n	8014608 <_dtoa_r+0x220>
 8014566:	f10a 3aff 	add.w	sl, sl, #4294967295
 801456a:	2300      	movs	r3, #0
 801456c:	930f      	str	r3, [sp, #60]	; 0x3c
 801456e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014570:	1b5d      	subs	r5, r3, r5
 8014572:	f1b5 0801 	subs.w	r8, r5, #1
 8014576:	bf49      	itett	mi
 8014578:	f1c5 0301 	rsbmi	r3, r5, #1
 801457c:	2300      	movpl	r3, #0
 801457e:	9305      	strmi	r3, [sp, #20]
 8014580:	f04f 0800 	movmi.w	r8, #0
 8014584:	bf58      	it	pl
 8014586:	9305      	strpl	r3, [sp, #20]
 8014588:	f1ba 0f00 	cmp.w	sl, #0
 801458c:	db3e      	blt.n	801460c <_dtoa_r+0x224>
 801458e:	2300      	movs	r3, #0
 8014590:	44d0      	add	r8, sl
 8014592:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014596:	9307      	str	r3, [sp, #28]
 8014598:	9b06      	ldr	r3, [sp, #24]
 801459a:	2b09      	cmp	r3, #9
 801459c:	f200 8090 	bhi.w	80146c0 <_dtoa_r+0x2d8>
 80145a0:	2b05      	cmp	r3, #5
 80145a2:	bfc4      	itt	gt
 80145a4:	3b04      	subgt	r3, #4
 80145a6:	9306      	strgt	r3, [sp, #24]
 80145a8:	9b06      	ldr	r3, [sp, #24]
 80145aa:	f1a3 0302 	sub.w	r3, r3, #2
 80145ae:	bfcc      	ite	gt
 80145b0:	2500      	movgt	r5, #0
 80145b2:	2501      	movle	r5, #1
 80145b4:	2b03      	cmp	r3, #3
 80145b6:	f200 808f 	bhi.w	80146d8 <_dtoa_r+0x2f0>
 80145ba:	e8df f003 	tbb	[pc, r3]
 80145be:	7f7d      	.short	0x7f7d
 80145c0:	7131      	.short	0x7131
 80145c2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80145c6:	441d      	add	r5, r3
 80145c8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80145cc:	2820      	cmp	r0, #32
 80145ce:	dd13      	ble.n	80145f8 <_dtoa_r+0x210>
 80145d0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80145d4:	9b00      	ldr	r3, [sp, #0]
 80145d6:	fa08 f800 	lsl.w	r8, r8, r0
 80145da:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80145de:	fa23 f000 	lsr.w	r0, r3, r0
 80145e2:	ea48 0000 	orr.w	r0, r8, r0
 80145e6:	f7f3 fec5 	bl	8008374 <__aeabi_ui2d>
 80145ea:	2301      	movs	r3, #1
 80145ec:	4682      	mov	sl, r0
 80145ee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80145f2:	3d01      	subs	r5, #1
 80145f4:	9313      	str	r3, [sp, #76]	; 0x4c
 80145f6:	e772      	b.n	80144de <_dtoa_r+0xf6>
 80145f8:	9b00      	ldr	r3, [sp, #0]
 80145fa:	f1c0 0020 	rsb	r0, r0, #32
 80145fe:	fa03 f000 	lsl.w	r0, r3, r0
 8014602:	e7f0      	b.n	80145e6 <_dtoa_r+0x1fe>
 8014604:	2301      	movs	r3, #1
 8014606:	e7b1      	b.n	801456c <_dtoa_r+0x184>
 8014608:	900f      	str	r0, [sp, #60]	; 0x3c
 801460a:	e7b0      	b.n	801456e <_dtoa_r+0x186>
 801460c:	9b05      	ldr	r3, [sp, #20]
 801460e:	eba3 030a 	sub.w	r3, r3, sl
 8014612:	9305      	str	r3, [sp, #20]
 8014614:	f1ca 0300 	rsb	r3, sl, #0
 8014618:	9307      	str	r3, [sp, #28]
 801461a:	2300      	movs	r3, #0
 801461c:	930e      	str	r3, [sp, #56]	; 0x38
 801461e:	e7bb      	b.n	8014598 <_dtoa_r+0x1b0>
 8014620:	2301      	movs	r3, #1
 8014622:	930a      	str	r3, [sp, #40]	; 0x28
 8014624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014626:	2b00      	cmp	r3, #0
 8014628:	dd59      	ble.n	80146de <_dtoa_r+0x2f6>
 801462a:	9302      	str	r3, [sp, #8]
 801462c:	4699      	mov	r9, r3
 801462e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014630:	2200      	movs	r2, #0
 8014632:	6072      	str	r2, [r6, #4]
 8014634:	2204      	movs	r2, #4
 8014636:	f102 0014 	add.w	r0, r2, #20
 801463a:	4298      	cmp	r0, r3
 801463c:	6871      	ldr	r1, [r6, #4]
 801463e:	d953      	bls.n	80146e8 <_dtoa_r+0x300>
 8014640:	4620      	mov	r0, r4
 8014642:	f001 f83a 	bl	80156ba <_Balloc>
 8014646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014648:	6030      	str	r0, [r6, #0]
 801464a:	f1b9 0f0e 	cmp.w	r9, #14
 801464e:	f8d3 b000 	ldr.w	fp, [r3]
 8014652:	f200 80e6 	bhi.w	8014822 <_dtoa_r+0x43a>
 8014656:	2d00      	cmp	r5, #0
 8014658:	f000 80e3 	beq.w	8014822 <_dtoa_r+0x43a>
 801465c:	ed9d 7b00 	vldr	d7, [sp]
 8014660:	f1ba 0f00 	cmp.w	sl, #0
 8014664:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014668:	dd74      	ble.n	8014754 <_dtoa_r+0x36c>
 801466a:	4a2a      	ldr	r2, [pc, #168]	; (8014714 <_dtoa_r+0x32c>)
 801466c:	f00a 030f 	and.w	r3, sl, #15
 8014670:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014674:	ed93 7b00 	vldr	d7, [r3]
 8014678:	ea4f 162a 	mov.w	r6, sl, asr #4
 801467c:	06f0      	lsls	r0, r6, #27
 801467e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014682:	d565      	bpl.n	8014750 <_dtoa_r+0x368>
 8014684:	4b24      	ldr	r3, [pc, #144]	; (8014718 <_dtoa_r+0x330>)
 8014686:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801468a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801468e:	f7f4 f815 	bl	80086bc <__aeabi_ddiv>
 8014692:	e9cd 0100 	strd	r0, r1, [sp]
 8014696:	f006 060f 	and.w	r6, r6, #15
 801469a:	2503      	movs	r5, #3
 801469c:	4f1e      	ldr	r7, [pc, #120]	; (8014718 <_dtoa_r+0x330>)
 801469e:	e04c      	b.n	801473a <_dtoa_r+0x352>
 80146a0:	2301      	movs	r3, #1
 80146a2:	930a      	str	r3, [sp, #40]	; 0x28
 80146a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80146a6:	4453      	add	r3, sl
 80146a8:	f103 0901 	add.w	r9, r3, #1
 80146ac:	9302      	str	r3, [sp, #8]
 80146ae:	464b      	mov	r3, r9
 80146b0:	2b01      	cmp	r3, #1
 80146b2:	bfb8      	it	lt
 80146b4:	2301      	movlt	r3, #1
 80146b6:	e7ba      	b.n	801462e <_dtoa_r+0x246>
 80146b8:	2300      	movs	r3, #0
 80146ba:	e7b2      	b.n	8014622 <_dtoa_r+0x23a>
 80146bc:	2300      	movs	r3, #0
 80146be:	e7f0      	b.n	80146a2 <_dtoa_r+0x2ba>
 80146c0:	2501      	movs	r5, #1
 80146c2:	2300      	movs	r3, #0
 80146c4:	9306      	str	r3, [sp, #24]
 80146c6:	950a      	str	r5, [sp, #40]	; 0x28
 80146c8:	f04f 33ff 	mov.w	r3, #4294967295
 80146cc:	9302      	str	r3, [sp, #8]
 80146ce:	4699      	mov	r9, r3
 80146d0:	2200      	movs	r2, #0
 80146d2:	2312      	movs	r3, #18
 80146d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80146d6:	e7aa      	b.n	801462e <_dtoa_r+0x246>
 80146d8:	2301      	movs	r3, #1
 80146da:	930a      	str	r3, [sp, #40]	; 0x28
 80146dc:	e7f4      	b.n	80146c8 <_dtoa_r+0x2e0>
 80146de:	2301      	movs	r3, #1
 80146e0:	9302      	str	r3, [sp, #8]
 80146e2:	4699      	mov	r9, r3
 80146e4:	461a      	mov	r2, r3
 80146e6:	e7f5      	b.n	80146d4 <_dtoa_r+0x2ec>
 80146e8:	3101      	adds	r1, #1
 80146ea:	6071      	str	r1, [r6, #4]
 80146ec:	0052      	lsls	r2, r2, #1
 80146ee:	e7a2      	b.n	8014636 <_dtoa_r+0x24e>
 80146f0:	636f4361 	.word	0x636f4361
 80146f4:	3fd287a7 	.word	0x3fd287a7
 80146f8:	8b60c8b3 	.word	0x8b60c8b3
 80146fc:	3fc68a28 	.word	0x3fc68a28
 8014700:	509f79fb 	.word	0x509f79fb
 8014704:	3fd34413 	.word	0x3fd34413
 8014708:	7ff00000 	.word	0x7ff00000
 801470c:	080168af 	.word	0x080168af
 8014710:	3ff80000 	.word	0x3ff80000
 8014714:	08016948 	.word	0x08016948
 8014718:	08016920 	.word	0x08016920
 801471c:	08016911 	.word	0x08016911
 8014720:	07f1      	lsls	r1, r6, #31
 8014722:	d508      	bpl.n	8014736 <_dtoa_r+0x34e>
 8014724:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014728:	e9d7 2300 	ldrd	r2, r3, [r7]
 801472c:	f7f3 fe9c 	bl	8008468 <__aeabi_dmul>
 8014730:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014734:	3501      	adds	r5, #1
 8014736:	1076      	asrs	r6, r6, #1
 8014738:	3708      	adds	r7, #8
 801473a:	2e00      	cmp	r6, #0
 801473c:	d1f0      	bne.n	8014720 <_dtoa_r+0x338>
 801473e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014742:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014746:	f7f3 ffb9 	bl	80086bc <__aeabi_ddiv>
 801474a:	e9cd 0100 	strd	r0, r1, [sp]
 801474e:	e01a      	b.n	8014786 <_dtoa_r+0x39e>
 8014750:	2502      	movs	r5, #2
 8014752:	e7a3      	b.n	801469c <_dtoa_r+0x2b4>
 8014754:	f000 80a0 	beq.w	8014898 <_dtoa_r+0x4b0>
 8014758:	f1ca 0600 	rsb	r6, sl, #0
 801475c:	4b9f      	ldr	r3, [pc, #636]	; (80149dc <_dtoa_r+0x5f4>)
 801475e:	4fa0      	ldr	r7, [pc, #640]	; (80149e0 <_dtoa_r+0x5f8>)
 8014760:	f006 020f 	and.w	r2, r6, #15
 8014764:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801476c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014770:	f7f3 fe7a 	bl	8008468 <__aeabi_dmul>
 8014774:	e9cd 0100 	strd	r0, r1, [sp]
 8014778:	1136      	asrs	r6, r6, #4
 801477a:	2300      	movs	r3, #0
 801477c:	2502      	movs	r5, #2
 801477e:	2e00      	cmp	r6, #0
 8014780:	d17f      	bne.n	8014882 <_dtoa_r+0x49a>
 8014782:	2b00      	cmp	r3, #0
 8014784:	d1e1      	bne.n	801474a <_dtoa_r+0x362>
 8014786:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014788:	2b00      	cmp	r3, #0
 801478a:	f000 8087 	beq.w	801489c <_dtoa_r+0x4b4>
 801478e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014792:	2200      	movs	r2, #0
 8014794:	4b93      	ldr	r3, [pc, #588]	; (80149e4 <_dtoa_r+0x5fc>)
 8014796:	4630      	mov	r0, r6
 8014798:	4639      	mov	r1, r7
 801479a:	f7f4 f8d7 	bl	800894c <__aeabi_dcmplt>
 801479e:	2800      	cmp	r0, #0
 80147a0:	d07c      	beq.n	801489c <_dtoa_r+0x4b4>
 80147a2:	f1b9 0f00 	cmp.w	r9, #0
 80147a6:	d079      	beq.n	801489c <_dtoa_r+0x4b4>
 80147a8:	9b02      	ldr	r3, [sp, #8]
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	dd35      	ble.n	801481a <_dtoa_r+0x432>
 80147ae:	f10a 33ff 	add.w	r3, sl, #4294967295
 80147b2:	9308      	str	r3, [sp, #32]
 80147b4:	4639      	mov	r1, r7
 80147b6:	2200      	movs	r2, #0
 80147b8:	4b8b      	ldr	r3, [pc, #556]	; (80149e8 <_dtoa_r+0x600>)
 80147ba:	4630      	mov	r0, r6
 80147bc:	f7f3 fe54 	bl	8008468 <__aeabi_dmul>
 80147c0:	e9cd 0100 	strd	r0, r1, [sp]
 80147c4:	9f02      	ldr	r7, [sp, #8]
 80147c6:	3501      	adds	r5, #1
 80147c8:	4628      	mov	r0, r5
 80147ca:	f7f3 fde3 	bl	8008394 <__aeabi_i2d>
 80147ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80147d2:	f7f3 fe49 	bl	8008468 <__aeabi_dmul>
 80147d6:	2200      	movs	r2, #0
 80147d8:	4b84      	ldr	r3, [pc, #528]	; (80149ec <_dtoa_r+0x604>)
 80147da:	f7f3 fc8f 	bl	80080fc <__adddf3>
 80147de:	4605      	mov	r5, r0
 80147e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80147e4:	2f00      	cmp	r7, #0
 80147e6:	d15d      	bne.n	80148a4 <_dtoa_r+0x4bc>
 80147e8:	2200      	movs	r2, #0
 80147ea:	4b81      	ldr	r3, [pc, #516]	; (80149f0 <_dtoa_r+0x608>)
 80147ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80147f0:	f7f3 fc82 	bl	80080f8 <__aeabi_dsub>
 80147f4:	462a      	mov	r2, r5
 80147f6:	4633      	mov	r3, r6
 80147f8:	e9cd 0100 	strd	r0, r1, [sp]
 80147fc:	f7f4 f8c4 	bl	8008988 <__aeabi_dcmpgt>
 8014800:	2800      	cmp	r0, #0
 8014802:	f040 8288 	bne.w	8014d16 <_dtoa_r+0x92e>
 8014806:	462a      	mov	r2, r5
 8014808:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801480c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014810:	f7f4 f89c 	bl	800894c <__aeabi_dcmplt>
 8014814:	2800      	cmp	r0, #0
 8014816:	f040 827c 	bne.w	8014d12 <_dtoa_r+0x92a>
 801481a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801481e:	e9cd 2300 	strd	r2, r3, [sp]
 8014822:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014824:	2b00      	cmp	r3, #0
 8014826:	f2c0 8150 	blt.w	8014aca <_dtoa_r+0x6e2>
 801482a:	f1ba 0f0e 	cmp.w	sl, #14
 801482e:	f300 814c 	bgt.w	8014aca <_dtoa_r+0x6e2>
 8014832:	4b6a      	ldr	r3, [pc, #424]	; (80149dc <_dtoa_r+0x5f4>)
 8014834:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014838:	ed93 7b00 	vldr	d7, [r3]
 801483c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801483e:	2b00      	cmp	r3, #0
 8014840:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014844:	f280 80d8 	bge.w	80149f8 <_dtoa_r+0x610>
 8014848:	f1b9 0f00 	cmp.w	r9, #0
 801484c:	f300 80d4 	bgt.w	80149f8 <_dtoa_r+0x610>
 8014850:	f040 825e 	bne.w	8014d10 <_dtoa_r+0x928>
 8014854:	2200      	movs	r2, #0
 8014856:	4b66      	ldr	r3, [pc, #408]	; (80149f0 <_dtoa_r+0x608>)
 8014858:	ec51 0b17 	vmov	r0, r1, d7
 801485c:	f7f3 fe04 	bl	8008468 <__aeabi_dmul>
 8014860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014864:	f7f4 f886 	bl	8008974 <__aeabi_dcmpge>
 8014868:	464f      	mov	r7, r9
 801486a:	464e      	mov	r6, r9
 801486c:	2800      	cmp	r0, #0
 801486e:	f040 8234 	bne.w	8014cda <_dtoa_r+0x8f2>
 8014872:	2331      	movs	r3, #49	; 0x31
 8014874:	f10b 0501 	add.w	r5, fp, #1
 8014878:	f88b 3000 	strb.w	r3, [fp]
 801487c:	f10a 0a01 	add.w	sl, sl, #1
 8014880:	e22f      	b.n	8014ce2 <_dtoa_r+0x8fa>
 8014882:	07f2      	lsls	r2, r6, #31
 8014884:	d505      	bpl.n	8014892 <_dtoa_r+0x4aa>
 8014886:	e9d7 2300 	ldrd	r2, r3, [r7]
 801488a:	f7f3 fded 	bl	8008468 <__aeabi_dmul>
 801488e:	3501      	adds	r5, #1
 8014890:	2301      	movs	r3, #1
 8014892:	1076      	asrs	r6, r6, #1
 8014894:	3708      	adds	r7, #8
 8014896:	e772      	b.n	801477e <_dtoa_r+0x396>
 8014898:	2502      	movs	r5, #2
 801489a:	e774      	b.n	8014786 <_dtoa_r+0x39e>
 801489c:	f8cd a020 	str.w	sl, [sp, #32]
 80148a0:	464f      	mov	r7, r9
 80148a2:	e791      	b.n	80147c8 <_dtoa_r+0x3e0>
 80148a4:	4b4d      	ldr	r3, [pc, #308]	; (80149dc <_dtoa_r+0x5f4>)
 80148a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80148aa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80148ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	d047      	beq.n	8014944 <_dtoa_r+0x55c>
 80148b4:	4602      	mov	r2, r0
 80148b6:	460b      	mov	r3, r1
 80148b8:	2000      	movs	r0, #0
 80148ba:	494e      	ldr	r1, [pc, #312]	; (80149f4 <_dtoa_r+0x60c>)
 80148bc:	f7f3 fefe 	bl	80086bc <__aeabi_ddiv>
 80148c0:	462a      	mov	r2, r5
 80148c2:	4633      	mov	r3, r6
 80148c4:	f7f3 fc18 	bl	80080f8 <__aeabi_dsub>
 80148c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80148cc:	465d      	mov	r5, fp
 80148ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80148d2:	f7f4 f879 	bl	80089c8 <__aeabi_d2iz>
 80148d6:	4606      	mov	r6, r0
 80148d8:	f7f3 fd5c 	bl	8008394 <__aeabi_i2d>
 80148dc:	4602      	mov	r2, r0
 80148de:	460b      	mov	r3, r1
 80148e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80148e4:	f7f3 fc08 	bl	80080f8 <__aeabi_dsub>
 80148e8:	3630      	adds	r6, #48	; 0x30
 80148ea:	f805 6b01 	strb.w	r6, [r5], #1
 80148ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80148f2:	e9cd 0100 	strd	r0, r1, [sp]
 80148f6:	f7f4 f829 	bl	800894c <__aeabi_dcmplt>
 80148fa:	2800      	cmp	r0, #0
 80148fc:	d163      	bne.n	80149c6 <_dtoa_r+0x5de>
 80148fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014902:	2000      	movs	r0, #0
 8014904:	4937      	ldr	r1, [pc, #220]	; (80149e4 <_dtoa_r+0x5fc>)
 8014906:	f7f3 fbf7 	bl	80080f8 <__aeabi_dsub>
 801490a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801490e:	f7f4 f81d 	bl	800894c <__aeabi_dcmplt>
 8014912:	2800      	cmp	r0, #0
 8014914:	f040 80b7 	bne.w	8014a86 <_dtoa_r+0x69e>
 8014918:	eba5 030b 	sub.w	r3, r5, fp
 801491c:	429f      	cmp	r7, r3
 801491e:	f77f af7c 	ble.w	801481a <_dtoa_r+0x432>
 8014922:	2200      	movs	r2, #0
 8014924:	4b30      	ldr	r3, [pc, #192]	; (80149e8 <_dtoa_r+0x600>)
 8014926:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801492a:	f7f3 fd9d 	bl	8008468 <__aeabi_dmul>
 801492e:	2200      	movs	r2, #0
 8014930:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014934:	4b2c      	ldr	r3, [pc, #176]	; (80149e8 <_dtoa_r+0x600>)
 8014936:	e9dd 0100 	ldrd	r0, r1, [sp]
 801493a:	f7f3 fd95 	bl	8008468 <__aeabi_dmul>
 801493e:	e9cd 0100 	strd	r0, r1, [sp]
 8014942:	e7c4      	b.n	80148ce <_dtoa_r+0x4e6>
 8014944:	462a      	mov	r2, r5
 8014946:	4633      	mov	r3, r6
 8014948:	f7f3 fd8e 	bl	8008468 <__aeabi_dmul>
 801494c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014950:	eb0b 0507 	add.w	r5, fp, r7
 8014954:	465e      	mov	r6, fp
 8014956:	e9dd 0100 	ldrd	r0, r1, [sp]
 801495a:	f7f4 f835 	bl	80089c8 <__aeabi_d2iz>
 801495e:	4607      	mov	r7, r0
 8014960:	f7f3 fd18 	bl	8008394 <__aeabi_i2d>
 8014964:	3730      	adds	r7, #48	; 0x30
 8014966:	4602      	mov	r2, r0
 8014968:	460b      	mov	r3, r1
 801496a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801496e:	f7f3 fbc3 	bl	80080f8 <__aeabi_dsub>
 8014972:	f806 7b01 	strb.w	r7, [r6], #1
 8014976:	42ae      	cmp	r6, r5
 8014978:	e9cd 0100 	strd	r0, r1, [sp]
 801497c:	f04f 0200 	mov.w	r2, #0
 8014980:	d126      	bne.n	80149d0 <_dtoa_r+0x5e8>
 8014982:	4b1c      	ldr	r3, [pc, #112]	; (80149f4 <_dtoa_r+0x60c>)
 8014984:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014988:	f7f3 fbb8 	bl	80080fc <__adddf3>
 801498c:	4602      	mov	r2, r0
 801498e:	460b      	mov	r3, r1
 8014990:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014994:	f7f3 fff8 	bl	8008988 <__aeabi_dcmpgt>
 8014998:	2800      	cmp	r0, #0
 801499a:	d174      	bne.n	8014a86 <_dtoa_r+0x69e>
 801499c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80149a0:	2000      	movs	r0, #0
 80149a2:	4914      	ldr	r1, [pc, #80]	; (80149f4 <_dtoa_r+0x60c>)
 80149a4:	f7f3 fba8 	bl	80080f8 <__aeabi_dsub>
 80149a8:	4602      	mov	r2, r0
 80149aa:	460b      	mov	r3, r1
 80149ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149b0:	f7f3 ffcc 	bl	800894c <__aeabi_dcmplt>
 80149b4:	2800      	cmp	r0, #0
 80149b6:	f43f af30 	beq.w	801481a <_dtoa_r+0x432>
 80149ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80149be:	2b30      	cmp	r3, #48	; 0x30
 80149c0:	f105 32ff 	add.w	r2, r5, #4294967295
 80149c4:	d002      	beq.n	80149cc <_dtoa_r+0x5e4>
 80149c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80149ca:	e04a      	b.n	8014a62 <_dtoa_r+0x67a>
 80149cc:	4615      	mov	r5, r2
 80149ce:	e7f4      	b.n	80149ba <_dtoa_r+0x5d2>
 80149d0:	4b05      	ldr	r3, [pc, #20]	; (80149e8 <_dtoa_r+0x600>)
 80149d2:	f7f3 fd49 	bl	8008468 <__aeabi_dmul>
 80149d6:	e9cd 0100 	strd	r0, r1, [sp]
 80149da:	e7bc      	b.n	8014956 <_dtoa_r+0x56e>
 80149dc:	08016948 	.word	0x08016948
 80149e0:	08016920 	.word	0x08016920
 80149e4:	3ff00000 	.word	0x3ff00000
 80149e8:	40240000 	.word	0x40240000
 80149ec:	401c0000 	.word	0x401c0000
 80149f0:	40140000 	.word	0x40140000
 80149f4:	3fe00000 	.word	0x3fe00000
 80149f8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80149fc:	465d      	mov	r5, fp
 80149fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014a02:	4630      	mov	r0, r6
 8014a04:	4639      	mov	r1, r7
 8014a06:	f7f3 fe59 	bl	80086bc <__aeabi_ddiv>
 8014a0a:	f7f3 ffdd 	bl	80089c8 <__aeabi_d2iz>
 8014a0e:	4680      	mov	r8, r0
 8014a10:	f7f3 fcc0 	bl	8008394 <__aeabi_i2d>
 8014a14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014a18:	f7f3 fd26 	bl	8008468 <__aeabi_dmul>
 8014a1c:	4602      	mov	r2, r0
 8014a1e:	460b      	mov	r3, r1
 8014a20:	4630      	mov	r0, r6
 8014a22:	4639      	mov	r1, r7
 8014a24:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014a28:	f7f3 fb66 	bl	80080f8 <__aeabi_dsub>
 8014a2c:	f805 6b01 	strb.w	r6, [r5], #1
 8014a30:	eba5 060b 	sub.w	r6, r5, fp
 8014a34:	45b1      	cmp	r9, r6
 8014a36:	4602      	mov	r2, r0
 8014a38:	460b      	mov	r3, r1
 8014a3a:	d139      	bne.n	8014ab0 <_dtoa_r+0x6c8>
 8014a3c:	f7f3 fb5e 	bl	80080fc <__adddf3>
 8014a40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014a44:	4606      	mov	r6, r0
 8014a46:	460f      	mov	r7, r1
 8014a48:	f7f3 ff9e 	bl	8008988 <__aeabi_dcmpgt>
 8014a4c:	b9c8      	cbnz	r0, 8014a82 <_dtoa_r+0x69a>
 8014a4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014a52:	4630      	mov	r0, r6
 8014a54:	4639      	mov	r1, r7
 8014a56:	f7f3 ff6f 	bl	8008938 <__aeabi_dcmpeq>
 8014a5a:	b110      	cbz	r0, 8014a62 <_dtoa_r+0x67a>
 8014a5c:	f018 0f01 	tst.w	r8, #1
 8014a60:	d10f      	bne.n	8014a82 <_dtoa_r+0x69a>
 8014a62:	9904      	ldr	r1, [sp, #16]
 8014a64:	4620      	mov	r0, r4
 8014a66:	f000 fe5c 	bl	8015722 <_Bfree>
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014a6e:	702b      	strb	r3, [r5, #0]
 8014a70:	f10a 0301 	add.w	r3, sl, #1
 8014a74:	6013      	str	r3, [r2, #0]
 8014a76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014a78:	2b00      	cmp	r3, #0
 8014a7a:	f000 8241 	beq.w	8014f00 <_dtoa_r+0xb18>
 8014a7e:	601d      	str	r5, [r3, #0]
 8014a80:	e23e      	b.n	8014f00 <_dtoa_r+0xb18>
 8014a82:	f8cd a020 	str.w	sl, [sp, #32]
 8014a86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014a8a:	2a39      	cmp	r2, #57	; 0x39
 8014a8c:	f105 33ff 	add.w	r3, r5, #4294967295
 8014a90:	d108      	bne.n	8014aa4 <_dtoa_r+0x6bc>
 8014a92:	459b      	cmp	fp, r3
 8014a94:	d10a      	bne.n	8014aac <_dtoa_r+0x6c4>
 8014a96:	9b08      	ldr	r3, [sp, #32]
 8014a98:	3301      	adds	r3, #1
 8014a9a:	9308      	str	r3, [sp, #32]
 8014a9c:	2330      	movs	r3, #48	; 0x30
 8014a9e:	f88b 3000 	strb.w	r3, [fp]
 8014aa2:	465b      	mov	r3, fp
 8014aa4:	781a      	ldrb	r2, [r3, #0]
 8014aa6:	3201      	adds	r2, #1
 8014aa8:	701a      	strb	r2, [r3, #0]
 8014aaa:	e78c      	b.n	80149c6 <_dtoa_r+0x5de>
 8014aac:	461d      	mov	r5, r3
 8014aae:	e7ea      	b.n	8014a86 <_dtoa_r+0x69e>
 8014ab0:	2200      	movs	r2, #0
 8014ab2:	4b9b      	ldr	r3, [pc, #620]	; (8014d20 <_dtoa_r+0x938>)
 8014ab4:	f7f3 fcd8 	bl	8008468 <__aeabi_dmul>
 8014ab8:	2200      	movs	r2, #0
 8014aba:	2300      	movs	r3, #0
 8014abc:	4606      	mov	r6, r0
 8014abe:	460f      	mov	r7, r1
 8014ac0:	f7f3 ff3a 	bl	8008938 <__aeabi_dcmpeq>
 8014ac4:	2800      	cmp	r0, #0
 8014ac6:	d09a      	beq.n	80149fe <_dtoa_r+0x616>
 8014ac8:	e7cb      	b.n	8014a62 <_dtoa_r+0x67a>
 8014aca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014acc:	2a00      	cmp	r2, #0
 8014ace:	f000 808b 	beq.w	8014be8 <_dtoa_r+0x800>
 8014ad2:	9a06      	ldr	r2, [sp, #24]
 8014ad4:	2a01      	cmp	r2, #1
 8014ad6:	dc6e      	bgt.n	8014bb6 <_dtoa_r+0x7ce>
 8014ad8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014ada:	2a00      	cmp	r2, #0
 8014adc:	d067      	beq.n	8014bae <_dtoa_r+0x7c6>
 8014ade:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014ae2:	9f07      	ldr	r7, [sp, #28]
 8014ae4:	9d05      	ldr	r5, [sp, #20]
 8014ae6:	9a05      	ldr	r2, [sp, #20]
 8014ae8:	2101      	movs	r1, #1
 8014aea:	441a      	add	r2, r3
 8014aec:	4620      	mov	r0, r4
 8014aee:	9205      	str	r2, [sp, #20]
 8014af0:	4498      	add	r8, r3
 8014af2:	f000 fef4 	bl	80158de <__i2b>
 8014af6:	4606      	mov	r6, r0
 8014af8:	2d00      	cmp	r5, #0
 8014afa:	dd0c      	ble.n	8014b16 <_dtoa_r+0x72e>
 8014afc:	f1b8 0f00 	cmp.w	r8, #0
 8014b00:	dd09      	ble.n	8014b16 <_dtoa_r+0x72e>
 8014b02:	4545      	cmp	r5, r8
 8014b04:	9a05      	ldr	r2, [sp, #20]
 8014b06:	462b      	mov	r3, r5
 8014b08:	bfa8      	it	ge
 8014b0a:	4643      	movge	r3, r8
 8014b0c:	1ad2      	subs	r2, r2, r3
 8014b0e:	9205      	str	r2, [sp, #20]
 8014b10:	1aed      	subs	r5, r5, r3
 8014b12:	eba8 0803 	sub.w	r8, r8, r3
 8014b16:	9b07      	ldr	r3, [sp, #28]
 8014b18:	b1eb      	cbz	r3, 8014b56 <_dtoa_r+0x76e>
 8014b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b1c:	2b00      	cmp	r3, #0
 8014b1e:	d067      	beq.n	8014bf0 <_dtoa_r+0x808>
 8014b20:	b18f      	cbz	r7, 8014b46 <_dtoa_r+0x75e>
 8014b22:	4631      	mov	r1, r6
 8014b24:	463a      	mov	r2, r7
 8014b26:	4620      	mov	r0, r4
 8014b28:	f000 ff78 	bl	8015a1c <__pow5mult>
 8014b2c:	9a04      	ldr	r2, [sp, #16]
 8014b2e:	4601      	mov	r1, r0
 8014b30:	4606      	mov	r6, r0
 8014b32:	4620      	mov	r0, r4
 8014b34:	f000 fedc 	bl	80158f0 <__multiply>
 8014b38:	9904      	ldr	r1, [sp, #16]
 8014b3a:	9008      	str	r0, [sp, #32]
 8014b3c:	4620      	mov	r0, r4
 8014b3e:	f000 fdf0 	bl	8015722 <_Bfree>
 8014b42:	9b08      	ldr	r3, [sp, #32]
 8014b44:	9304      	str	r3, [sp, #16]
 8014b46:	9b07      	ldr	r3, [sp, #28]
 8014b48:	1bda      	subs	r2, r3, r7
 8014b4a:	d004      	beq.n	8014b56 <_dtoa_r+0x76e>
 8014b4c:	9904      	ldr	r1, [sp, #16]
 8014b4e:	4620      	mov	r0, r4
 8014b50:	f000 ff64 	bl	8015a1c <__pow5mult>
 8014b54:	9004      	str	r0, [sp, #16]
 8014b56:	2101      	movs	r1, #1
 8014b58:	4620      	mov	r0, r4
 8014b5a:	f000 fec0 	bl	80158de <__i2b>
 8014b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014b60:	4607      	mov	r7, r0
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	f000 81d0 	beq.w	8014f08 <_dtoa_r+0xb20>
 8014b68:	461a      	mov	r2, r3
 8014b6a:	4601      	mov	r1, r0
 8014b6c:	4620      	mov	r0, r4
 8014b6e:	f000 ff55 	bl	8015a1c <__pow5mult>
 8014b72:	9b06      	ldr	r3, [sp, #24]
 8014b74:	2b01      	cmp	r3, #1
 8014b76:	4607      	mov	r7, r0
 8014b78:	dc40      	bgt.n	8014bfc <_dtoa_r+0x814>
 8014b7a:	9b00      	ldr	r3, [sp, #0]
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d139      	bne.n	8014bf4 <_dtoa_r+0x80c>
 8014b80:	9b01      	ldr	r3, [sp, #4]
 8014b82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d136      	bne.n	8014bf8 <_dtoa_r+0x810>
 8014b8a:	9b01      	ldr	r3, [sp, #4]
 8014b8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014b90:	0d1b      	lsrs	r3, r3, #20
 8014b92:	051b      	lsls	r3, r3, #20
 8014b94:	b12b      	cbz	r3, 8014ba2 <_dtoa_r+0x7ba>
 8014b96:	9b05      	ldr	r3, [sp, #20]
 8014b98:	3301      	adds	r3, #1
 8014b9a:	9305      	str	r3, [sp, #20]
 8014b9c:	f108 0801 	add.w	r8, r8, #1
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	9307      	str	r3, [sp, #28]
 8014ba4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d12a      	bne.n	8014c00 <_dtoa_r+0x818>
 8014baa:	2001      	movs	r0, #1
 8014bac:	e030      	b.n	8014c10 <_dtoa_r+0x828>
 8014bae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014bb0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014bb4:	e795      	b.n	8014ae2 <_dtoa_r+0x6fa>
 8014bb6:	9b07      	ldr	r3, [sp, #28]
 8014bb8:	f109 37ff 	add.w	r7, r9, #4294967295
 8014bbc:	42bb      	cmp	r3, r7
 8014bbe:	bfbf      	itttt	lt
 8014bc0:	9b07      	ldrlt	r3, [sp, #28]
 8014bc2:	9707      	strlt	r7, [sp, #28]
 8014bc4:	1afa      	sublt	r2, r7, r3
 8014bc6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014bc8:	bfbb      	ittet	lt
 8014bca:	189b      	addlt	r3, r3, r2
 8014bcc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014bce:	1bdf      	subge	r7, r3, r7
 8014bd0:	2700      	movlt	r7, #0
 8014bd2:	f1b9 0f00 	cmp.w	r9, #0
 8014bd6:	bfb5      	itete	lt
 8014bd8:	9b05      	ldrlt	r3, [sp, #20]
 8014bda:	9d05      	ldrge	r5, [sp, #20]
 8014bdc:	eba3 0509 	sublt.w	r5, r3, r9
 8014be0:	464b      	movge	r3, r9
 8014be2:	bfb8      	it	lt
 8014be4:	2300      	movlt	r3, #0
 8014be6:	e77e      	b.n	8014ae6 <_dtoa_r+0x6fe>
 8014be8:	9f07      	ldr	r7, [sp, #28]
 8014bea:	9d05      	ldr	r5, [sp, #20]
 8014bec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014bee:	e783      	b.n	8014af8 <_dtoa_r+0x710>
 8014bf0:	9a07      	ldr	r2, [sp, #28]
 8014bf2:	e7ab      	b.n	8014b4c <_dtoa_r+0x764>
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	e7d4      	b.n	8014ba2 <_dtoa_r+0x7ba>
 8014bf8:	9b00      	ldr	r3, [sp, #0]
 8014bfa:	e7d2      	b.n	8014ba2 <_dtoa_r+0x7ba>
 8014bfc:	2300      	movs	r3, #0
 8014bfe:	9307      	str	r3, [sp, #28]
 8014c00:	693b      	ldr	r3, [r7, #16]
 8014c02:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014c06:	6918      	ldr	r0, [r3, #16]
 8014c08:	f000 fe1b 	bl	8015842 <__hi0bits>
 8014c0c:	f1c0 0020 	rsb	r0, r0, #32
 8014c10:	4440      	add	r0, r8
 8014c12:	f010 001f 	ands.w	r0, r0, #31
 8014c16:	d047      	beq.n	8014ca8 <_dtoa_r+0x8c0>
 8014c18:	f1c0 0320 	rsb	r3, r0, #32
 8014c1c:	2b04      	cmp	r3, #4
 8014c1e:	dd3b      	ble.n	8014c98 <_dtoa_r+0x8b0>
 8014c20:	9b05      	ldr	r3, [sp, #20]
 8014c22:	f1c0 001c 	rsb	r0, r0, #28
 8014c26:	4403      	add	r3, r0
 8014c28:	9305      	str	r3, [sp, #20]
 8014c2a:	4405      	add	r5, r0
 8014c2c:	4480      	add	r8, r0
 8014c2e:	9b05      	ldr	r3, [sp, #20]
 8014c30:	2b00      	cmp	r3, #0
 8014c32:	dd05      	ble.n	8014c40 <_dtoa_r+0x858>
 8014c34:	461a      	mov	r2, r3
 8014c36:	9904      	ldr	r1, [sp, #16]
 8014c38:	4620      	mov	r0, r4
 8014c3a:	f000 ff3d 	bl	8015ab8 <__lshift>
 8014c3e:	9004      	str	r0, [sp, #16]
 8014c40:	f1b8 0f00 	cmp.w	r8, #0
 8014c44:	dd05      	ble.n	8014c52 <_dtoa_r+0x86a>
 8014c46:	4639      	mov	r1, r7
 8014c48:	4642      	mov	r2, r8
 8014c4a:	4620      	mov	r0, r4
 8014c4c:	f000 ff34 	bl	8015ab8 <__lshift>
 8014c50:	4607      	mov	r7, r0
 8014c52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014c54:	b353      	cbz	r3, 8014cac <_dtoa_r+0x8c4>
 8014c56:	4639      	mov	r1, r7
 8014c58:	9804      	ldr	r0, [sp, #16]
 8014c5a:	f000 ff81 	bl	8015b60 <__mcmp>
 8014c5e:	2800      	cmp	r0, #0
 8014c60:	da24      	bge.n	8014cac <_dtoa_r+0x8c4>
 8014c62:	2300      	movs	r3, #0
 8014c64:	220a      	movs	r2, #10
 8014c66:	9904      	ldr	r1, [sp, #16]
 8014c68:	4620      	mov	r0, r4
 8014c6a:	f000 fd71 	bl	8015750 <__multadd>
 8014c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c70:	9004      	str	r0, [sp, #16]
 8014c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	f000 814d 	beq.w	8014f16 <_dtoa_r+0xb2e>
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	4631      	mov	r1, r6
 8014c80:	220a      	movs	r2, #10
 8014c82:	4620      	mov	r0, r4
 8014c84:	f000 fd64 	bl	8015750 <__multadd>
 8014c88:	9b02      	ldr	r3, [sp, #8]
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	4606      	mov	r6, r0
 8014c8e:	dc4f      	bgt.n	8014d30 <_dtoa_r+0x948>
 8014c90:	9b06      	ldr	r3, [sp, #24]
 8014c92:	2b02      	cmp	r3, #2
 8014c94:	dd4c      	ble.n	8014d30 <_dtoa_r+0x948>
 8014c96:	e011      	b.n	8014cbc <_dtoa_r+0x8d4>
 8014c98:	d0c9      	beq.n	8014c2e <_dtoa_r+0x846>
 8014c9a:	9a05      	ldr	r2, [sp, #20]
 8014c9c:	331c      	adds	r3, #28
 8014c9e:	441a      	add	r2, r3
 8014ca0:	9205      	str	r2, [sp, #20]
 8014ca2:	441d      	add	r5, r3
 8014ca4:	4498      	add	r8, r3
 8014ca6:	e7c2      	b.n	8014c2e <_dtoa_r+0x846>
 8014ca8:	4603      	mov	r3, r0
 8014caa:	e7f6      	b.n	8014c9a <_dtoa_r+0x8b2>
 8014cac:	f1b9 0f00 	cmp.w	r9, #0
 8014cb0:	dc38      	bgt.n	8014d24 <_dtoa_r+0x93c>
 8014cb2:	9b06      	ldr	r3, [sp, #24]
 8014cb4:	2b02      	cmp	r3, #2
 8014cb6:	dd35      	ble.n	8014d24 <_dtoa_r+0x93c>
 8014cb8:	f8cd 9008 	str.w	r9, [sp, #8]
 8014cbc:	9b02      	ldr	r3, [sp, #8]
 8014cbe:	b963      	cbnz	r3, 8014cda <_dtoa_r+0x8f2>
 8014cc0:	4639      	mov	r1, r7
 8014cc2:	2205      	movs	r2, #5
 8014cc4:	4620      	mov	r0, r4
 8014cc6:	f000 fd43 	bl	8015750 <__multadd>
 8014cca:	4601      	mov	r1, r0
 8014ccc:	4607      	mov	r7, r0
 8014cce:	9804      	ldr	r0, [sp, #16]
 8014cd0:	f000 ff46 	bl	8015b60 <__mcmp>
 8014cd4:	2800      	cmp	r0, #0
 8014cd6:	f73f adcc 	bgt.w	8014872 <_dtoa_r+0x48a>
 8014cda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014cdc:	465d      	mov	r5, fp
 8014cde:	ea6f 0a03 	mvn.w	sl, r3
 8014ce2:	f04f 0900 	mov.w	r9, #0
 8014ce6:	4639      	mov	r1, r7
 8014ce8:	4620      	mov	r0, r4
 8014cea:	f000 fd1a 	bl	8015722 <_Bfree>
 8014cee:	2e00      	cmp	r6, #0
 8014cf0:	f43f aeb7 	beq.w	8014a62 <_dtoa_r+0x67a>
 8014cf4:	f1b9 0f00 	cmp.w	r9, #0
 8014cf8:	d005      	beq.n	8014d06 <_dtoa_r+0x91e>
 8014cfa:	45b1      	cmp	r9, r6
 8014cfc:	d003      	beq.n	8014d06 <_dtoa_r+0x91e>
 8014cfe:	4649      	mov	r1, r9
 8014d00:	4620      	mov	r0, r4
 8014d02:	f000 fd0e 	bl	8015722 <_Bfree>
 8014d06:	4631      	mov	r1, r6
 8014d08:	4620      	mov	r0, r4
 8014d0a:	f000 fd0a 	bl	8015722 <_Bfree>
 8014d0e:	e6a8      	b.n	8014a62 <_dtoa_r+0x67a>
 8014d10:	2700      	movs	r7, #0
 8014d12:	463e      	mov	r6, r7
 8014d14:	e7e1      	b.n	8014cda <_dtoa_r+0x8f2>
 8014d16:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014d1a:	463e      	mov	r6, r7
 8014d1c:	e5a9      	b.n	8014872 <_dtoa_r+0x48a>
 8014d1e:	bf00      	nop
 8014d20:	40240000 	.word	0x40240000
 8014d24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d26:	f8cd 9008 	str.w	r9, [sp, #8]
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	f000 80fa 	beq.w	8014f24 <_dtoa_r+0xb3c>
 8014d30:	2d00      	cmp	r5, #0
 8014d32:	dd05      	ble.n	8014d40 <_dtoa_r+0x958>
 8014d34:	4631      	mov	r1, r6
 8014d36:	462a      	mov	r2, r5
 8014d38:	4620      	mov	r0, r4
 8014d3a:	f000 febd 	bl	8015ab8 <__lshift>
 8014d3e:	4606      	mov	r6, r0
 8014d40:	9b07      	ldr	r3, [sp, #28]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	d04c      	beq.n	8014de0 <_dtoa_r+0x9f8>
 8014d46:	6871      	ldr	r1, [r6, #4]
 8014d48:	4620      	mov	r0, r4
 8014d4a:	f000 fcb6 	bl	80156ba <_Balloc>
 8014d4e:	6932      	ldr	r2, [r6, #16]
 8014d50:	3202      	adds	r2, #2
 8014d52:	4605      	mov	r5, r0
 8014d54:	0092      	lsls	r2, r2, #2
 8014d56:	f106 010c 	add.w	r1, r6, #12
 8014d5a:	300c      	adds	r0, #12
 8014d5c:	f7fc fae6 	bl	801132c <memcpy>
 8014d60:	2201      	movs	r2, #1
 8014d62:	4629      	mov	r1, r5
 8014d64:	4620      	mov	r0, r4
 8014d66:	f000 fea7 	bl	8015ab8 <__lshift>
 8014d6a:	9b00      	ldr	r3, [sp, #0]
 8014d6c:	f8cd b014 	str.w	fp, [sp, #20]
 8014d70:	f003 0301 	and.w	r3, r3, #1
 8014d74:	46b1      	mov	r9, r6
 8014d76:	9307      	str	r3, [sp, #28]
 8014d78:	4606      	mov	r6, r0
 8014d7a:	4639      	mov	r1, r7
 8014d7c:	9804      	ldr	r0, [sp, #16]
 8014d7e:	f7ff faa7 	bl	80142d0 <quorem>
 8014d82:	4649      	mov	r1, r9
 8014d84:	4605      	mov	r5, r0
 8014d86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014d8a:	9804      	ldr	r0, [sp, #16]
 8014d8c:	f000 fee8 	bl	8015b60 <__mcmp>
 8014d90:	4632      	mov	r2, r6
 8014d92:	9000      	str	r0, [sp, #0]
 8014d94:	4639      	mov	r1, r7
 8014d96:	4620      	mov	r0, r4
 8014d98:	f000 fefc 	bl	8015b94 <__mdiff>
 8014d9c:	68c3      	ldr	r3, [r0, #12]
 8014d9e:	4602      	mov	r2, r0
 8014da0:	bb03      	cbnz	r3, 8014de4 <_dtoa_r+0x9fc>
 8014da2:	4601      	mov	r1, r0
 8014da4:	9008      	str	r0, [sp, #32]
 8014da6:	9804      	ldr	r0, [sp, #16]
 8014da8:	f000 feda 	bl	8015b60 <__mcmp>
 8014dac:	9a08      	ldr	r2, [sp, #32]
 8014dae:	4603      	mov	r3, r0
 8014db0:	4611      	mov	r1, r2
 8014db2:	4620      	mov	r0, r4
 8014db4:	9308      	str	r3, [sp, #32]
 8014db6:	f000 fcb4 	bl	8015722 <_Bfree>
 8014dba:	9b08      	ldr	r3, [sp, #32]
 8014dbc:	b9a3      	cbnz	r3, 8014de8 <_dtoa_r+0xa00>
 8014dbe:	9a06      	ldr	r2, [sp, #24]
 8014dc0:	b992      	cbnz	r2, 8014de8 <_dtoa_r+0xa00>
 8014dc2:	9a07      	ldr	r2, [sp, #28]
 8014dc4:	b982      	cbnz	r2, 8014de8 <_dtoa_r+0xa00>
 8014dc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014dca:	d029      	beq.n	8014e20 <_dtoa_r+0xa38>
 8014dcc:	9b00      	ldr	r3, [sp, #0]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	dd01      	ble.n	8014dd6 <_dtoa_r+0x9ee>
 8014dd2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014dd6:	9b05      	ldr	r3, [sp, #20]
 8014dd8:	1c5d      	adds	r5, r3, #1
 8014dda:	f883 8000 	strb.w	r8, [r3]
 8014dde:	e782      	b.n	8014ce6 <_dtoa_r+0x8fe>
 8014de0:	4630      	mov	r0, r6
 8014de2:	e7c2      	b.n	8014d6a <_dtoa_r+0x982>
 8014de4:	2301      	movs	r3, #1
 8014de6:	e7e3      	b.n	8014db0 <_dtoa_r+0x9c8>
 8014de8:	9a00      	ldr	r2, [sp, #0]
 8014dea:	2a00      	cmp	r2, #0
 8014dec:	db04      	blt.n	8014df8 <_dtoa_r+0xa10>
 8014dee:	d125      	bne.n	8014e3c <_dtoa_r+0xa54>
 8014df0:	9a06      	ldr	r2, [sp, #24]
 8014df2:	bb1a      	cbnz	r2, 8014e3c <_dtoa_r+0xa54>
 8014df4:	9a07      	ldr	r2, [sp, #28]
 8014df6:	bb0a      	cbnz	r2, 8014e3c <_dtoa_r+0xa54>
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	ddec      	ble.n	8014dd6 <_dtoa_r+0x9ee>
 8014dfc:	2201      	movs	r2, #1
 8014dfe:	9904      	ldr	r1, [sp, #16]
 8014e00:	4620      	mov	r0, r4
 8014e02:	f000 fe59 	bl	8015ab8 <__lshift>
 8014e06:	4639      	mov	r1, r7
 8014e08:	9004      	str	r0, [sp, #16]
 8014e0a:	f000 fea9 	bl	8015b60 <__mcmp>
 8014e0e:	2800      	cmp	r0, #0
 8014e10:	dc03      	bgt.n	8014e1a <_dtoa_r+0xa32>
 8014e12:	d1e0      	bne.n	8014dd6 <_dtoa_r+0x9ee>
 8014e14:	f018 0f01 	tst.w	r8, #1
 8014e18:	d0dd      	beq.n	8014dd6 <_dtoa_r+0x9ee>
 8014e1a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014e1e:	d1d8      	bne.n	8014dd2 <_dtoa_r+0x9ea>
 8014e20:	9b05      	ldr	r3, [sp, #20]
 8014e22:	9a05      	ldr	r2, [sp, #20]
 8014e24:	1c5d      	adds	r5, r3, #1
 8014e26:	2339      	movs	r3, #57	; 0x39
 8014e28:	7013      	strb	r3, [r2, #0]
 8014e2a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014e2e:	2b39      	cmp	r3, #57	; 0x39
 8014e30:	f105 32ff 	add.w	r2, r5, #4294967295
 8014e34:	d04f      	beq.n	8014ed6 <_dtoa_r+0xaee>
 8014e36:	3301      	adds	r3, #1
 8014e38:	7013      	strb	r3, [r2, #0]
 8014e3a:	e754      	b.n	8014ce6 <_dtoa_r+0x8fe>
 8014e3c:	9a05      	ldr	r2, [sp, #20]
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	f102 0501 	add.w	r5, r2, #1
 8014e44:	dd06      	ble.n	8014e54 <_dtoa_r+0xa6c>
 8014e46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014e4a:	d0e9      	beq.n	8014e20 <_dtoa_r+0xa38>
 8014e4c:	f108 0801 	add.w	r8, r8, #1
 8014e50:	9b05      	ldr	r3, [sp, #20]
 8014e52:	e7c2      	b.n	8014dda <_dtoa_r+0x9f2>
 8014e54:	9a02      	ldr	r2, [sp, #8]
 8014e56:	f805 8c01 	strb.w	r8, [r5, #-1]
 8014e5a:	eba5 030b 	sub.w	r3, r5, fp
 8014e5e:	4293      	cmp	r3, r2
 8014e60:	d021      	beq.n	8014ea6 <_dtoa_r+0xabe>
 8014e62:	2300      	movs	r3, #0
 8014e64:	220a      	movs	r2, #10
 8014e66:	9904      	ldr	r1, [sp, #16]
 8014e68:	4620      	mov	r0, r4
 8014e6a:	f000 fc71 	bl	8015750 <__multadd>
 8014e6e:	45b1      	cmp	r9, r6
 8014e70:	9004      	str	r0, [sp, #16]
 8014e72:	f04f 0300 	mov.w	r3, #0
 8014e76:	f04f 020a 	mov.w	r2, #10
 8014e7a:	4649      	mov	r1, r9
 8014e7c:	4620      	mov	r0, r4
 8014e7e:	d105      	bne.n	8014e8c <_dtoa_r+0xaa4>
 8014e80:	f000 fc66 	bl	8015750 <__multadd>
 8014e84:	4681      	mov	r9, r0
 8014e86:	4606      	mov	r6, r0
 8014e88:	9505      	str	r5, [sp, #20]
 8014e8a:	e776      	b.n	8014d7a <_dtoa_r+0x992>
 8014e8c:	f000 fc60 	bl	8015750 <__multadd>
 8014e90:	4631      	mov	r1, r6
 8014e92:	4681      	mov	r9, r0
 8014e94:	2300      	movs	r3, #0
 8014e96:	220a      	movs	r2, #10
 8014e98:	4620      	mov	r0, r4
 8014e9a:	f000 fc59 	bl	8015750 <__multadd>
 8014e9e:	4606      	mov	r6, r0
 8014ea0:	e7f2      	b.n	8014e88 <_dtoa_r+0xaa0>
 8014ea2:	f04f 0900 	mov.w	r9, #0
 8014ea6:	2201      	movs	r2, #1
 8014ea8:	9904      	ldr	r1, [sp, #16]
 8014eaa:	4620      	mov	r0, r4
 8014eac:	f000 fe04 	bl	8015ab8 <__lshift>
 8014eb0:	4639      	mov	r1, r7
 8014eb2:	9004      	str	r0, [sp, #16]
 8014eb4:	f000 fe54 	bl	8015b60 <__mcmp>
 8014eb8:	2800      	cmp	r0, #0
 8014eba:	dcb6      	bgt.n	8014e2a <_dtoa_r+0xa42>
 8014ebc:	d102      	bne.n	8014ec4 <_dtoa_r+0xadc>
 8014ebe:	f018 0f01 	tst.w	r8, #1
 8014ec2:	d1b2      	bne.n	8014e2a <_dtoa_r+0xa42>
 8014ec4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014ec8:	2b30      	cmp	r3, #48	; 0x30
 8014eca:	f105 32ff 	add.w	r2, r5, #4294967295
 8014ece:	f47f af0a 	bne.w	8014ce6 <_dtoa_r+0x8fe>
 8014ed2:	4615      	mov	r5, r2
 8014ed4:	e7f6      	b.n	8014ec4 <_dtoa_r+0xadc>
 8014ed6:	4593      	cmp	fp, r2
 8014ed8:	d105      	bne.n	8014ee6 <_dtoa_r+0xafe>
 8014eda:	2331      	movs	r3, #49	; 0x31
 8014edc:	f10a 0a01 	add.w	sl, sl, #1
 8014ee0:	f88b 3000 	strb.w	r3, [fp]
 8014ee4:	e6ff      	b.n	8014ce6 <_dtoa_r+0x8fe>
 8014ee6:	4615      	mov	r5, r2
 8014ee8:	e79f      	b.n	8014e2a <_dtoa_r+0xa42>
 8014eea:	f8df b064 	ldr.w	fp, [pc, #100]	; 8014f50 <_dtoa_r+0xb68>
 8014eee:	e007      	b.n	8014f00 <_dtoa_r+0xb18>
 8014ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014ef2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8014f54 <_dtoa_r+0xb6c>
 8014ef6:	b11b      	cbz	r3, 8014f00 <_dtoa_r+0xb18>
 8014ef8:	f10b 0308 	add.w	r3, fp, #8
 8014efc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014efe:	6013      	str	r3, [r2, #0]
 8014f00:	4658      	mov	r0, fp
 8014f02:	b017      	add	sp, #92	; 0x5c
 8014f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f08:	9b06      	ldr	r3, [sp, #24]
 8014f0a:	2b01      	cmp	r3, #1
 8014f0c:	f77f ae35 	ble.w	8014b7a <_dtoa_r+0x792>
 8014f10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014f12:	9307      	str	r3, [sp, #28]
 8014f14:	e649      	b.n	8014baa <_dtoa_r+0x7c2>
 8014f16:	9b02      	ldr	r3, [sp, #8]
 8014f18:	2b00      	cmp	r3, #0
 8014f1a:	dc03      	bgt.n	8014f24 <_dtoa_r+0xb3c>
 8014f1c:	9b06      	ldr	r3, [sp, #24]
 8014f1e:	2b02      	cmp	r3, #2
 8014f20:	f73f aecc 	bgt.w	8014cbc <_dtoa_r+0x8d4>
 8014f24:	465d      	mov	r5, fp
 8014f26:	4639      	mov	r1, r7
 8014f28:	9804      	ldr	r0, [sp, #16]
 8014f2a:	f7ff f9d1 	bl	80142d0 <quorem>
 8014f2e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014f32:	f805 8b01 	strb.w	r8, [r5], #1
 8014f36:	9a02      	ldr	r2, [sp, #8]
 8014f38:	eba5 030b 	sub.w	r3, r5, fp
 8014f3c:	429a      	cmp	r2, r3
 8014f3e:	ddb0      	ble.n	8014ea2 <_dtoa_r+0xaba>
 8014f40:	2300      	movs	r3, #0
 8014f42:	220a      	movs	r2, #10
 8014f44:	9904      	ldr	r1, [sp, #16]
 8014f46:	4620      	mov	r0, r4
 8014f48:	f000 fc02 	bl	8015750 <__multadd>
 8014f4c:	9004      	str	r0, [sp, #16]
 8014f4e:	e7ea      	b.n	8014f26 <_dtoa_r+0xb3e>
 8014f50:	080168ae 	.word	0x080168ae
 8014f54:	08016908 	.word	0x08016908

08014f58 <_fstat_r>:
 8014f58:	b538      	push	{r3, r4, r5, lr}
 8014f5a:	4c07      	ldr	r4, [pc, #28]	; (8014f78 <_fstat_r+0x20>)
 8014f5c:	2300      	movs	r3, #0
 8014f5e:	4605      	mov	r5, r0
 8014f60:	4608      	mov	r0, r1
 8014f62:	4611      	mov	r1, r2
 8014f64:	6023      	str	r3, [r4, #0]
 8014f66:	f7f8 f941 	bl	800d1ec <_fstat>
 8014f6a:	1c43      	adds	r3, r0, #1
 8014f6c:	d102      	bne.n	8014f74 <_fstat_r+0x1c>
 8014f6e:	6823      	ldr	r3, [r4, #0]
 8014f70:	b103      	cbz	r3, 8014f74 <_fstat_r+0x1c>
 8014f72:	602b      	str	r3, [r5, #0]
 8014f74:	bd38      	pop	{r3, r4, r5, pc}
 8014f76:	bf00      	nop
 8014f78:	2000a74c 	.word	0x2000a74c

08014f7c <rshift>:
 8014f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014f7e:	6906      	ldr	r6, [r0, #16]
 8014f80:	114b      	asrs	r3, r1, #5
 8014f82:	429e      	cmp	r6, r3
 8014f84:	f100 0414 	add.w	r4, r0, #20
 8014f88:	dd30      	ble.n	8014fec <rshift+0x70>
 8014f8a:	f011 011f 	ands.w	r1, r1, #31
 8014f8e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8014f92:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8014f96:	d108      	bne.n	8014faa <rshift+0x2e>
 8014f98:	4621      	mov	r1, r4
 8014f9a:	42b2      	cmp	r2, r6
 8014f9c:	460b      	mov	r3, r1
 8014f9e:	d211      	bcs.n	8014fc4 <rshift+0x48>
 8014fa0:	f852 3b04 	ldr.w	r3, [r2], #4
 8014fa4:	f841 3b04 	str.w	r3, [r1], #4
 8014fa8:	e7f7      	b.n	8014f9a <rshift+0x1e>
 8014faa:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8014fae:	f1c1 0c20 	rsb	ip, r1, #32
 8014fb2:	40cd      	lsrs	r5, r1
 8014fb4:	3204      	adds	r2, #4
 8014fb6:	4623      	mov	r3, r4
 8014fb8:	42b2      	cmp	r2, r6
 8014fba:	4617      	mov	r7, r2
 8014fbc:	d30c      	bcc.n	8014fd8 <rshift+0x5c>
 8014fbe:	601d      	str	r5, [r3, #0]
 8014fc0:	b105      	cbz	r5, 8014fc4 <rshift+0x48>
 8014fc2:	3304      	adds	r3, #4
 8014fc4:	1b1a      	subs	r2, r3, r4
 8014fc6:	42a3      	cmp	r3, r4
 8014fc8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014fcc:	bf08      	it	eq
 8014fce:	2300      	moveq	r3, #0
 8014fd0:	6102      	str	r2, [r0, #16]
 8014fd2:	bf08      	it	eq
 8014fd4:	6143      	streq	r3, [r0, #20]
 8014fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014fd8:	683f      	ldr	r7, [r7, #0]
 8014fda:	fa07 f70c 	lsl.w	r7, r7, ip
 8014fde:	433d      	orrs	r5, r7
 8014fe0:	f843 5b04 	str.w	r5, [r3], #4
 8014fe4:	f852 5b04 	ldr.w	r5, [r2], #4
 8014fe8:	40cd      	lsrs	r5, r1
 8014fea:	e7e5      	b.n	8014fb8 <rshift+0x3c>
 8014fec:	4623      	mov	r3, r4
 8014fee:	e7e9      	b.n	8014fc4 <rshift+0x48>

08014ff0 <__hexdig_fun>:
 8014ff0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014ff4:	2b09      	cmp	r3, #9
 8014ff6:	d802      	bhi.n	8014ffe <__hexdig_fun+0xe>
 8014ff8:	3820      	subs	r0, #32
 8014ffa:	b2c0      	uxtb	r0, r0
 8014ffc:	4770      	bx	lr
 8014ffe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015002:	2b05      	cmp	r3, #5
 8015004:	d801      	bhi.n	801500a <__hexdig_fun+0x1a>
 8015006:	3847      	subs	r0, #71	; 0x47
 8015008:	e7f7      	b.n	8014ffa <__hexdig_fun+0xa>
 801500a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801500e:	2b05      	cmp	r3, #5
 8015010:	d801      	bhi.n	8015016 <__hexdig_fun+0x26>
 8015012:	3827      	subs	r0, #39	; 0x27
 8015014:	e7f1      	b.n	8014ffa <__hexdig_fun+0xa>
 8015016:	2000      	movs	r0, #0
 8015018:	4770      	bx	lr

0801501a <__gethex>:
 801501a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801501e:	b08b      	sub	sp, #44	; 0x2c
 8015020:	468a      	mov	sl, r1
 8015022:	9002      	str	r0, [sp, #8]
 8015024:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015026:	9306      	str	r3, [sp, #24]
 8015028:	4690      	mov	r8, r2
 801502a:	f000 faef 	bl	801560c <__localeconv_l>
 801502e:	6803      	ldr	r3, [r0, #0]
 8015030:	9303      	str	r3, [sp, #12]
 8015032:	4618      	mov	r0, r3
 8015034:	f7f3 f804 	bl	8008040 <strlen>
 8015038:	9b03      	ldr	r3, [sp, #12]
 801503a:	9001      	str	r0, [sp, #4]
 801503c:	4403      	add	r3, r0
 801503e:	f04f 0b00 	mov.w	fp, #0
 8015042:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015046:	9307      	str	r3, [sp, #28]
 8015048:	f8da 3000 	ldr.w	r3, [sl]
 801504c:	3302      	adds	r3, #2
 801504e:	461f      	mov	r7, r3
 8015050:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015054:	2830      	cmp	r0, #48	; 0x30
 8015056:	d06c      	beq.n	8015132 <__gethex+0x118>
 8015058:	f7ff ffca 	bl	8014ff0 <__hexdig_fun>
 801505c:	4604      	mov	r4, r0
 801505e:	2800      	cmp	r0, #0
 8015060:	d16a      	bne.n	8015138 <__gethex+0x11e>
 8015062:	9a01      	ldr	r2, [sp, #4]
 8015064:	9903      	ldr	r1, [sp, #12]
 8015066:	4638      	mov	r0, r7
 8015068:	f001 f8f4 	bl	8016254 <strncmp>
 801506c:	2800      	cmp	r0, #0
 801506e:	d166      	bne.n	801513e <__gethex+0x124>
 8015070:	9b01      	ldr	r3, [sp, #4]
 8015072:	5cf8      	ldrb	r0, [r7, r3]
 8015074:	18fe      	adds	r6, r7, r3
 8015076:	f7ff ffbb 	bl	8014ff0 <__hexdig_fun>
 801507a:	2800      	cmp	r0, #0
 801507c:	d062      	beq.n	8015144 <__gethex+0x12a>
 801507e:	4633      	mov	r3, r6
 8015080:	7818      	ldrb	r0, [r3, #0]
 8015082:	2830      	cmp	r0, #48	; 0x30
 8015084:	461f      	mov	r7, r3
 8015086:	f103 0301 	add.w	r3, r3, #1
 801508a:	d0f9      	beq.n	8015080 <__gethex+0x66>
 801508c:	f7ff ffb0 	bl	8014ff0 <__hexdig_fun>
 8015090:	fab0 f580 	clz	r5, r0
 8015094:	096d      	lsrs	r5, r5, #5
 8015096:	4634      	mov	r4, r6
 8015098:	f04f 0b01 	mov.w	fp, #1
 801509c:	463a      	mov	r2, r7
 801509e:	4616      	mov	r6, r2
 80150a0:	3201      	adds	r2, #1
 80150a2:	7830      	ldrb	r0, [r6, #0]
 80150a4:	f7ff ffa4 	bl	8014ff0 <__hexdig_fun>
 80150a8:	2800      	cmp	r0, #0
 80150aa:	d1f8      	bne.n	801509e <__gethex+0x84>
 80150ac:	9a01      	ldr	r2, [sp, #4]
 80150ae:	9903      	ldr	r1, [sp, #12]
 80150b0:	4630      	mov	r0, r6
 80150b2:	f001 f8cf 	bl	8016254 <strncmp>
 80150b6:	b950      	cbnz	r0, 80150ce <__gethex+0xb4>
 80150b8:	b954      	cbnz	r4, 80150d0 <__gethex+0xb6>
 80150ba:	9b01      	ldr	r3, [sp, #4]
 80150bc:	18f4      	adds	r4, r6, r3
 80150be:	4622      	mov	r2, r4
 80150c0:	4616      	mov	r6, r2
 80150c2:	3201      	adds	r2, #1
 80150c4:	7830      	ldrb	r0, [r6, #0]
 80150c6:	f7ff ff93 	bl	8014ff0 <__hexdig_fun>
 80150ca:	2800      	cmp	r0, #0
 80150cc:	d1f8      	bne.n	80150c0 <__gethex+0xa6>
 80150ce:	b10c      	cbz	r4, 80150d4 <__gethex+0xba>
 80150d0:	1ba4      	subs	r4, r4, r6
 80150d2:	00a4      	lsls	r4, r4, #2
 80150d4:	7833      	ldrb	r3, [r6, #0]
 80150d6:	2b50      	cmp	r3, #80	; 0x50
 80150d8:	d001      	beq.n	80150de <__gethex+0xc4>
 80150da:	2b70      	cmp	r3, #112	; 0x70
 80150dc:	d140      	bne.n	8015160 <__gethex+0x146>
 80150de:	7873      	ldrb	r3, [r6, #1]
 80150e0:	2b2b      	cmp	r3, #43	; 0x2b
 80150e2:	d031      	beq.n	8015148 <__gethex+0x12e>
 80150e4:	2b2d      	cmp	r3, #45	; 0x2d
 80150e6:	d033      	beq.n	8015150 <__gethex+0x136>
 80150e8:	1c71      	adds	r1, r6, #1
 80150ea:	f04f 0900 	mov.w	r9, #0
 80150ee:	7808      	ldrb	r0, [r1, #0]
 80150f0:	f7ff ff7e 	bl	8014ff0 <__hexdig_fun>
 80150f4:	1e43      	subs	r3, r0, #1
 80150f6:	b2db      	uxtb	r3, r3
 80150f8:	2b18      	cmp	r3, #24
 80150fa:	d831      	bhi.n	8015160 <__gethex+0x146>
 80150fc:	f1a0 0210 	sub.w	r2, r0, #16
 8015100:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015104:	f7ff ff74 	bl	8014ff0 <__hexdig_fun>
 8015108:	1e43      	subs	r3, r0, #1
 801510a:	b2db      	uxtb	r3, r3
 801510c:	2b18      	cmp	r3, #24
 801510e:	d922      	bls.n	8015156 <__gethex+0x13c>
 8015110:	f1b9 0f00 	cmp.w	r9, #0
 8015114:	d000      	beq.n	8015118 <__gethex+0xfe>
 8015116:	4252      	negs	r2, r2
 8015118:	4414      	add	r4, r2
 801511a:	f8ca 1000 	str.w	r1, [sl]
 801511e:	b30d      	cbz	r5, 8015164 <__gethex+0x14a>
 8015120:	f1bb 0f00 	cmp.w	fp, #0
 8015124:	bf0c      	ite	eq
 8015126:	2706      	moveq	r7, #6
 8015128:	2700      	movne	r7, #0
 801512a:	4638      	mov	r0, r7
 801512c:	b00b      	add	sp, #44	; 0x2c
 801512e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015132:	f10b 0b01 	add.w	fp, fp, #1
 8015136:	e78a      	b.n	801504e <__gethex+0x34>
 8015138:	2500      	movs	r5, #0
 801513a:	462c      	mov	r4, r5
 801513c:	e7ae      	b.n	801509c <__gethex+0x82>
 801513e:	463e      	mov	r6, r7
 8015140:	2501      	movs	r5, #1
 8015142:	e7c7      	b.n	80150d4 <__gethex+0xba>
 8015144:	4604      	mov	r4, r0
 8015146:	e7fb      	b.n	8015140 <__gethex+0x126>
 8015148:	f04f 0900 	mov.w	r9, #0
 801514c:	1cb1      	adds	r1, r6, #2
 801514e:	e7ce      	b.n	80150ee <__gethex+0xd4>
 8015150:	f04f 0901 	mov.w	r9, #1
 8015154:	e7fa      	b.n	801514c <__gethex+0x132>
 8015156:	230a      	movs	r3, #10
 8015158:	fb03 0202 	mla	r2, r3, r2, r0
 801515c:	3a10      	subs	r2, #16
 801515e:	e7cf      	b.n	8015100 <__gethex+0xe6>
 8015160:	4631      	mov	r1, r6
 8015162:	e7da      	b.n	801511a <__gethex+0x100>
 8015164:	1bf3      	subs	r3, r6, r7
 8015166:	3b01      	subs	r3, #1
 8015168:	4629      	mov	r1, r5
 801516a:	2b07      	cmp	r3, #7
 801516c:	dc49      	bgt.n	8015202 <__gethex+0x1e8>
 801516e:	9802      	ldr	r0, [sp, #8]
 8015170:	f000 faa3 	bl	80156ba <_Balloc>
 8015174:	9b01      	ldr	r3, [sp, #4]
 8015176:	f100 0914 	add.w	r9, r0, #20
 801517a:	f04f 0b00 	mov.w	fp, #0
 801517e:	f1c3 0301 	rsb	r3, r3, #1
 8015182:	4605      	mov	r5, r0
 8015184:	f8cd 9010 	str.w	r9, [sp, #16]
 8015188:	46da      	mov	sl, fp
 801518a:	9308      	str	r3, [sp, #32]
 801518c:	42b7      	cmp	r7, r6
 801518e:	d33b      	bcc.n	8015208 <__gethex+0x1ee>
 8015190:	9804      	ldr	r0, [sp, #16]
 8015192:	f840 ab04 	str.w	sl, [r0], #4
 8015196:	eba0 0009 	sub.w	r0, r0, r9
 801519a:	1080      	asrs	r0, r0, #2
 801519c:	6128      	str	r0, [r5, #16]
 801519e:	0147      	lsls	r7, r0, #5
 80151a0:	4650      	mov	r0, sl
 80151a2:	f000 fb4e 	bl	8015842 <__hi0bits>
 80151a6:	f8d8 6000 	ldr.w	r6, [r8]
 80151aa:	1a3f      	subs	r7, r7, r0
 80151ac:	42b7      	cmp	r7, r6
 80151ae:	dd64      	ble.n	801527a <__gethex+0x260>
 80151b0:	1bbf      	subs	r7, r7, r6
 80151b2:	4639      	mov	r1, r7
 80151b4:	4628      	mov	r0, r5
 80151b6:	f000 fe5d 	bl	8015e74 <__any_on>
 80151ba:	4682      	mov	sl, r0
 80151bc:	b178      	cbz	r0, 80151de <__gethex+0x1c4>
 80151be:	1e7b      	subs	r3, r7, #1
 80151c0:	1159      	asrs	r1, r3, #5
 80151c2:	f003 021f 	and.w	r2, r3, #31
 80151c6:	f04f 0a01 	mov.w	sl, #1
 80151ca:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80151ce:	fa0a f202 	lsl.w	r2, sl, r2
 80151d2:	420a      	tst	r2, r1
 80151d4:	d003      	beq.n	80151de <__gethex+0x1c4>
 80151d6:	4553      	cmp	r3, sl
 80151d8:	dc46      	bgt.n	8015268 <__gethex+0x24e>
 80151da:	f04f 0a02 	mov.w	sl, #2
 80151de:	4639      	mov	r1, r7
 80151e0:	4628      	mov	r0, r5
 80151e2:	f7ff fecb 	bl	8014f7c <rshift>
 80151e6:	443c      	add	r4, r7
 80151e8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80151ec:	42a3      	cmp	r3, r4
 80151ee:	da52      	bge.n	8015296 <__gethex+0x27c>
 80151f0:	4629      	mov	r1, r5
 80151f2:	9802      	ldr	r0, [sp, #8]
 80151f4:	f000 fa95 	bl	8015722 <_Bfree>
 80151f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80151fa:	2300      	movs	r3, #0
 80151fc:	6013      	str	r3, [r2, #0]
 80151fe:	27a3      	movs	r7, #163	; 0xa3
 8015200:	e793      	b.n	801512a <__gethex+0x110>
 8015202:	3101      	adds	r1, #1
 8015204:	105b      	asrs	r3, r3, #1
 8015206:	e7b0      	b.n	801516a <__gethex+0x150>
 8015208:	1e73      	subs	r3, r6, #1
 801520a:	9305      	str	r3, [sp, #20]
 801520c:	9a07      	ldr	r2, [sp, #28]
 801520e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015212:	4293      	cmp	r3, r2
 8015214:	d018      	beq.n	8015248 <__gethex+0x22e>
 8015216:	f1bb 0f20 	cmp.w	fp, #32
 801521a:	d107      	bne.n	801522c <__gethex+0x212>
 801521c:	9b04      	ldr	r3, [sp, #16]
 801521e:	f8c3 a000 	str.w	sl, [r3]
 8015222:	3304      	adds	r3, #4
 8015224:	f04f 0a00 	mov.w	sl, #0
 8015228:	9304      	str	r3, [sp, #16]
 801522a:	46d3      	mov	fp, sl
 801522c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015230:	f7ff fede 	bl	8014ff0 <__hexdig_fun>
 8015234:	f000 000f 	and.w	r0, r0, #15
 8015238:	fa00 f00b 	lsl.w	r0, r0, fp
 801523c:	ea4a 0a00 	orr.w	sl, sl, r0
 8015240:	f10b 0b04 	add.w	fp, fp, #4
 8015244:	9b05      	ldr	r3, [sp, #20]
 8015246:	e00d      	b.n	8015264 <__gethex+0x24a>
 8015248:	9b05      	ldr	r3, [sp, #20]
 801524a:	9a08      	ldr	r2, [sp, #32]
 801524c:	4413      	add	r3, r2
 801524e:	42bb      	cmp	r3, r7
 8015250:	d3e1      	bcc.n	8015216 <__gethex+0x1fc>
 8015252:	4618      	mov	r0, r3
 8015254:	9a01      	ldr	r2, [sp, #4]
 8015256:	9903      	ldr	r1, [sp, #12]
 8015258:	9309      	str	r3, [sp, #36]	; 0x24
 801525a:	f000 fffb 	bl	8016254 <strncmp>
 801525e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015260:	2800      	cmp	r0, #0
 8015262:	d1d8      	bne.n	8015216 <__gethex+0x1fc>
 8015264:	461e      	mov	r6, r3
 8015266:	e791      	b.n	801518c <__gethex+0x172>
 8015268:	1eb9      	subs	r1, r7, #2
 801526a:	4628      	mov	r0, r5
 801526c:	f000 fe02 	bl	8015e74 <__any_on>
 8015270:	2800      	cmp	r0, #0
 8015272:	d0b2      	beq.n	80151da <__gethex+0x1c0>
 8015274:	f04f 0a03 	mov.w	sl, #3
 8015278:	e7b1      	b.n	80151de <__gethex+0x1c4>
 801527a:	da09      	bge.n	8015290 <__gethex+0x276>
 801527c:	1bf7      	subs	r7, r6, r7
 801527e:	4629      	mov	r1, r5
 8015280:	463a      	mov	r2, r7
 8015282:	9802      	ldr	r0, [sp, #8]
 8015284:	f000 fc18 	bl	8015ab8 <__lshift>
 8015288:	1be4      	subs	r4, r4, r7
 801528a:	4605      	mov	r5, r0
 801528c:	f100 0914 	add.w	r9, r0, #20
 8015290:	f04f 0a00 	mov.w	sl, #0
 8015294:	e7a8      	b.n	80151e8 <__gethex+0x1ce>
 8015296:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801529a:	42a0      	cmp	r0, r4
 801529c:	dd6a      	ble.n	8015374 <__gethex+0x35a>
 801529e:	1b04      	subs	r4, r0, r4
 80152a0:	42a6      	cmp	r6, r4
 80152a2:	dc2e      	bgt.n	8015302 <__gethex+0x2e8>
 80152a4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80152a8:	2b02      	cmp	r3, #2
 80152aa:	d022      	beq.n	80152f2 <__gethex+0x2d8>
 80152ac:	2b03      	cmp	r3, #3
 80152ae:	d024      	beq.n	80152fa <__gethex+0x2e0>
 80152b0:	2b01      	cmp	r3, #1
 80152b2:	d115      	bne.n	80152e0 <__gethex+0x2c6>
 80152b4:	42a6      	cmp	r6, r4
 80152b6:	d113      	bne.n	80152e0 <__gethex+0x2c6>
 80152b8:	2e01      	cmp	r6, #1
 80152ba:	dc0b      	bgt.n	80152d4 <__gethex+0x2ba>
 80152bc:	9a06      	ldr	r2, [sp, #24]
 80152be:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80152c2:	6013      	str	r3, [r2, #0]
 80152c4:	2301      	movs	r3, #1
 80152c6:	612b      	str	r3, [r5, #16]
 80152c8:	f8c9 3000 	str.w	r3, [r9]
 80152cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80152ce:	2762      	movs	r7, #98	; 0x62
 80152d0:	601d      	str	r5, [r3, #0]
 80152d2:	e72a      	b.n	801512a <__gethex+0x110>
 80152d4:	1e71      	subs	r1, r6, #1
 80152d6:	4628      	mov	r0, r5
 80152d8:	f000 fdcc 	bl	8015e74 <__any_on>
 80152dc:	2800      	cmp	r0, #0
 80152de:	d1ed      	bne.n	80152bc <__gethex+0x2a2>
 80152e0:	4629      	mov	r1, r5
 80152e2:	9802      	ldr	r0, [sp, #8]
 80152e4:	f000 fa1d 	bl	8015722 <_Bfree>
 80152e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80152ea:	2300      	movs	r3, #0
 80152ec:	6013      	str	r3, [r2, #0]
 80152ee:	2750      	movs	r7, #80	; 0x50
 80152f0:	e71b      	b.n	801512a <__gethex+0x110>
 80152f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80152f4:	2b00      	cmp	r3, #0
 80152f6:	d0e1      	beq.n	80152bc <__gethex+0x2a2>
 80152f8:	e7f2      	b.n	80152e0 <__gethex+0x2c6>
 80152fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d1dd      	bne.n	80152bc <__gethex+0x2a2>
 8015300:	e7ee      	b.n	80152e0 <__gethex+0x2c6>
 8015302:	1e67      	subs	r7, r4, #1
 8015304:	f1ba 0f00 	cmp.w	sl, #0
 8015308:	d131      	bne.n	801536e <__gethex+0x354>
 801530a:	b127      	cbz	r7, 8015316 <__gethex+0x2fc>
 801530c:	4639      	mov	r1, r7
 801530e:	4628      	mov	r0, r5
 8015310:	f000 fdb0 	bl	8015e74 <__any_on>
 8015314:	4682      	mov	sl, r0
 8015316:	117a      	asrs	r2, r7, #5
 8015318:	2301      	movs	r3, #1
 801531a:	f007 071f 	and.w	r7, r7, #31
 801531e:	fa03 f707 	lsl.w	r7, r3, r7
 8015322:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015326:	4621      	mov	r1, r4
 8015328:	421f      	tst	r7, r3
 801532a:	4628      	mov	r0, r5
 801532c:	bf18      	it	ne
 801532e:	f04a 0a02 	orrne.w	sl, sl, #2
 8015332:	1b36      	subs	r6, r6, r4
 8015334:	f7ff fe22 	bl	8014f7c <rshift>
 8015338:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801533c:	2702      	movs	r7, #2
 801533e:	f1ba 0f00 	cmp.w	sl, #0
 8015342:	d048      	beq.n	80153d6 <__gethex+0x3bc>
 8015344:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015348:	2b02      	cmp	r3, #2
 801534a:	d015      	beq.n	8015378 <__gethex+0x35e>
 801534c:	2b03      	cmp	r3, #3
 801534e:	d017      	beq.n	8015380 <__gethex+0x366>
 8015350:	2b01      	cmp	r3, #1
 8015352:	d109      	bne.n	8015368 <__gethex+0x34e>
 8015354:	f01a 0f02 	tst.w	sl, #2
 8015358:	d006      	beq.n	8015368 <__gethex+0x34e>
 801535a:	f8d9 3000 	ldr.w	r3, [r9]
 801535e:	ea4a 0a03 	orr.w	sl, sl, r3
 8015362:	f01a 0f01 	tst.w	sl, #1
 8015366:	d10e      	bne.n	8015386 <__gethex+0x36c>
 8015368:	f047 0710 	orr.w	r7, r7, #16
 801536c:	e033      	b.n	80153d6 <__gethex+0x3bc>
 801536e:	f04f 0a01 	mov.w	sl, #1
 8015372:	e7d0      	b.n	8015316 <__gethex+0x2fc>
 8015374:	2701      	movs	r7, #1
 8015376:	e7e2      	b.n	801533e <__gethex+0x324>
 8015378:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801537a:	f1c3 0301 	rsb	r3, r3, #1
 801537e:	9315      	str	r3, [sp, #84]	; 0x54
 8015380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015382:	2b00      	cmp	r3, #0
 8015384:	d0f0      	beq.n	8015368 <__gethex+0x34e>
 8015386:	f8d5 9010 	ldr.w	r9, [r5, #16]
 801538a:	f105 0314 	add.w	r3, r5, #20
 801538e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015392:	eb03 010a 	add.w	r1, r3, sl
 8015396:	f04f 0c00 	mov.w	ip, #0
 801539a:	4618      	mov	r0, r3
 801539c:	f853 2b04 	ldr.w	r2, [r3], #4
 80153a0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80153a4:	d01c      	beq.n	80153e0 <__gethex+0x3c6>
 80153a6:	3201      	adds	r2, #1
 80153a8:	6002      	str	r2, [r0, #0]
 80153aa:	2f02      	cmp	r7, #2
 80153ac:	f105 0314 	add.w	r3, r5, #20
 80153b0:	d138      	bne.n	8015424 <__gethex+0x40a>
 80153b2:	f8d8 2000 	ldr.w	r2, [r8]
 80153b6:	3a01      	subs	r2, #1
 80153b8:	42b2      	cmp	r2, r6
 80153ba:	d10a      	bne.n	80153d2 <__gethex+0x3b8>
 80153bc:	1171      	asrs	r1, r6, #5
 80153be:	2201      	movs	r2, #1
 80153c0:	f006 061f 	and.w	r6, r6, #31
 80153c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80153c8:	fa02 f606 	lsl.w	r6, r2, r6
 80153cc:	421e      	tst	r6, r3
 80153ce:	bf18      	it	ne
 80153d0:	4617      	movne	r7, r2
 80153d2:	f047 0720 	orr.w	r7, r7, #32
 80153d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80153d8:	601d      	str	r5, [r3, #0]
 80153da:	9b06      	ldr	r3, [sp, #24]
 80153dc:	601c      	str	r4, [r3, #0]
 80153de:	e6a4      	b.n	801512a <__gethex+0x110>
 80153e0:	4299      	cmp	r1, r3
 80153e2:	f843 cc04 	str.w	ip, [r3, #-4]
 80153e6:	d8d8      	bhi.n	801539a <__gethex+0x380>
 80153e8:	68ab      	ldr	r3, [r5, #8]
 80153ea:	4599      	cmp	r9, r3
 80153ec:	db12      	blt.n	8015414 <__gethex+0x3fa>
 80153ee:	6869      	ldr	r1, [r5, #4]
 80153f0:	9802      	ldr	r0, [sp, #8]
 80153f2:	3101      	adds	r1, #1
 80153f4:	f000 f961 	bl	80156ba <_Balloc>
 80153f8:	692a      	ldr	r2, [r5, #16]
 80153fa:	3202      	adds	r2, #2
 80153fc:	f105 010c 	add.w	r1, r5, #12
 8015400:	4683      	mov	fp, r0
 8015402:	0092      	lsls	r2, r2, #2
 8015404:	300c      	adds	r0, #12
 8015406:	f7fb ff91 	bl	801132c <memcpy>
 801540a:	4629      	mov	r1, r5
 801540c:	9802      	ldr	r0, [sp, #8]
 801540e:	f000 f988 	bl	8015722 <_Bfree>
 8015412:	465d      	mov	r5, fp
 8015414:	692b      	ldr	r3, [r5, #16]
 8015416:	1c5a      	adds	r2, r3, #1
 8015418:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801541c:	612a      	str	r2, [r5, #16]
 801541e:	2201      	movs	r2, #1
 8015420:	615a      	str	r2, [r3, #20]
 8015422:	e7c2      	b.n	80153aa <__gethex+0x390>
 8015424:	692a      	ldr	r2, [r5, #16]
 8015426:	454a      	cmp	r2, r9
 8015428:	dd0b      	ble.n	8015442 <__gethex+0x428>
 801542a:	2101      	movs	r1, #1
 801542c:	4628      	mov	r0, r5
 801542e:	f7ff fda5 	bl	8014f7c <rshift>
 8015432:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015436:	3401      	adds	r4, #1
 8015438:	42a3      	cmp	r3, r4
 801543a:	f6ff aed9 	blt.w	80151f0 <__gethex+0x1d6>
 801543e:	2701      	movs	r7, #1
 8015440:	e7c7      	b.n	80153d2 <__gethex+0x3b8>
 8015442:	f016 061f 	ands.w	r6, r6, #31
 8015446:	d0fa      	beq.n	801543e <__gethex+0x424>
 8015448:	449a      	add	sl, r3
 801544a:	f1c6 0620 	rsb	r6, r6, #32
 801544e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015452:	f000 f9f6 	bl	8015842 <__hi0bits>
 8015456:	42b0      	cmp	r0, r6
 8015458:	dbe7      	blt.n	801542a <__gethex+0x410>
 801545a:	e7f0      	b.n	801543e <__gethex+0x424>

0801545c <L_shift>:
 801545c:	f1c2 0208 	rsb	r2, r2, #8
 8015460:	0092      	lsls	r2, r2, #2
 8015462:	b570      	push	{r4, r5, r6, lr}
 8015464:	f1c2 0620 	rsb	r6, r2, #32
 8015468:	6843      	ldr	r3, [r0, #4]
 801546a:	6804      	ldr	r4, [r0, #0]
 801546c:	fa03 f506 	lsl.w	r5, r3, r6
 8015470:	432c      	orrs	r4, r5
 8015472:	40d3      	lsrs	r3, r2
 8015474:	6004      	str	r4, [r0, #0]
 8015476:	f840 3f04 	str.w	r3, [r0, #4]!
 801547a:	4288      	cmp	r0, r1
 801547c:	d3f4      	bcc.n	8015468 <L_shift+0xc>
 801547e:	bd70      	pop	{r4, r5, r6, pc}

08015480 <__match>:
 8015480:	b530      	push	{r4, r5, lr}
 8015482:	6803      	ldr	r3, [r0, #0]
 8015484:	3301      	adds	r3, #1
 8015486:	f811 4b01 	ldrb.w	r4, [r1], #1
 801548a:	b914      	cbnz	r4, 8015492 <__match+0x12>
 801548c:	6003      	str	r3, [r0, #0]
 801548e:	2001      	movs	r0, #1
 8015490:	bd30      	pop	{r4, r5, pc}
 8015492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015496:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801549a:	2d19      	cmp	r5, #25
 801549c:	bf98      	it	ls
 801549e:	3220      	addls	r2, #32
 80154a0:	42a2      	cmp	r2, r4
 80154a2:	d0f0      	beq.n	8015486 <__match+0x6>
 80154a4:	2000      	movs	r0, #0
 80154a6:	e7f3      	b.n	8015490 <__match+0x10>

080154a8 <__hexnan>:
 80154a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154ac:	680b      	ldr	r3, [r1, #0]
 80154ae:	6801      	ldr	r1, [r0, #0]
 80154b0:	115f      	asrs	r7, r3, #5
 80154b2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80154b6:	f013 031f 	ands.w	r3, r3, #31
 80154ba:	b087      	sub	sp, #28
 80154bc:	bf18      	it	ne
 80154be:	3704      	addne	r7, #4
 80154c0:	2500      	movs	r5, #0
 80154c2:	1f3e      	subs	r6, r7, #4
 80154c4:	4682      	mov	sl, r0
 80154c6:	4690      	mov	r8, r2
 80154c8:	9301      	str	r3, [sp, #4]
 80154ca:	f847 5c04 	str.w	r5, [r7, #-4]
 80154ce:	46b1      	mov	r9, r6
 80154d0:	4634      	mov	r4, r6
 80154d2:	9502      	str	r5, [sp, #8]
 80154d4:	46ab      	mov	fp, r5
 80154d6:	784a      	ldrb	r2, [r1, #1]
 80154d8:	1c4b      	adds	r3, r1, #1
 80154da:	9303      	str	r3, [sp, #12]
 80154dc:	b342      	cbz	r2, 8015530 <__hexnan+0x88>
 80154de:	4610      	mov	r0, r2
 80154e0:	9105      	str	r1, [sp, #20]
 80154e2:	9204      	str	r2, [sp, #16]
 80154e4:	f7ff fd84 	bl	8014ff0 <__hexdig_fun>
 80154e8:	2800      	cmp	r0, #0
 80154ea:	d143      	bne.n	8015574 <__hexnan+0xcc>
 80154ec:	9a04      	ldr	r2, [sp, #16]
 80154ee:	9905      	ldr	r1, [sp, #20]
 80154f0:	2a20      	cmp	r2, #32
 80154f2:	d818      	bhi.n	8015526 <__hexnan+0x7e>
 80154f4:	9b02      	ldr	r3, [sp, #8]
 80154f6:	459b      	cmp	fp, r3
 80154f8:	dd13      	ble.n	8015522 <__hexnan+0x7a>
 80154fa:	454c      	cmp	r4, r9
 80154fc:	d206      	bcs.n	801550c <__hexnan+0x64>
 80154fe:	2d07      	cmp	r5, #7
 8015500:	dc04      	bgt.n	801550c <__hexnan+0x64>
 8015502:	462a      	mov	r2, r5
 8015504:	4649      	mov	r1, r9
 8015506:	4620      	mov	r0, r4
 8015508:	f7ff ffa8 	bl	801545c <L_shift>
 801550c:	4544      	cmp	r4, r8
 801550e:	d944      	bls.n	801559a <__hexnan+0xf2>
 8015510:	2300      	movs	r3, #0
 8015512:	f1a4 0904 	sub.w	r9, r4, #4
 8015516:	f844 3c04 	str.w	r3, [r4, #-4]
 801551a:	f8cd b008 	str.w	fp, [sp, #8]
 801551e:	464c      	mov	r4, r9
 8015520:	461d      	mov	r5, r3
 8015522:	9903      	ldr	r1, [sp, #12]
 8015524:	e7d7      	b.n	80154d6 <__hexnan+0x2e>
 8015526:	2a29      	cmp	r2, #41	; 0x29
 8015528:	d14a      	bne.n	80155c0 <__hexnan+0x118>
 801552a:	3102      	adds	r1, #2
 801552c:	f8ca 1000 	str.w	r1, [sl]
 8015530:	f1bb 0f00 	cmp.w	fp, #0
 8015534:	d044      	beq.n	80155c0 <__hexnan+0x118>
 8015536:	454c      	cmp	r4, r9
 8015538:	d206      	bcs.n	8015548 <__hexnan+0xa0>
 801553a:	2d07      	cmp	r5, #7
 801553c:	dc04      	bgt.n	8015548 <__hexnan+0xa0>
 801553e:	462a      	mov	r2, r5
 8015540:	4649      	mov	r1, r9
 8015542:	4620      	mov	r0, r4
 8015544:	f7ff ff8a 	bl	801545c <L_shift>
 8015548:	4544      	cmp	r4, r8
 801554a:	d928      	bls.n	801559e <__hexnan+0xf6>
 801554c:	4643      	mov	r3, r8
 801554e:	f854 2b04 	ldr.w	r2, [r4], #4
 8015552:	f843 2b04 	str.w	r2, [r3], #4
 8015556:	42a6      	cmp	r6, r4
 8015558:	d2f9      	bcs.n	801554e <__hexnan+0xa6>
 801555a:	2200      	movs	r2, #0
 801555c:	f843 2b04 	str.w	r2, [r3], #4
 8015560:	429e      	cmp	r6, r3
 8015562:	d2fb      	bcs.n	801555c <__hexnan+0xb4>
 8015564:	6833      	ldr	r3, [r6, #0]
 8015566:	b91b      	cbnz	r3, 8015570 <__hexnan+0xc8>
 8015568:	4546      	cmp	r6, r8
 801556a:	d127      	bne.n	80155bc <__hexnan+0x114>
 801556c:	2301      	movs	r3, #1
 801556e:	6033      	str	r3, [r6, #0]
 8015570:	2005      	movs	r0, #5
 8015572:	e026      	b.n	80155c2 <__hexnan+0x11a>
 8015574:	3501      	adds	r5, #1
 8015576:	2d08      	cmp	r5, #8
 8015578:	f10b 0b01 	add.w	fp, fp, #1
 801557c:	dd06      	ble.n	801558c <__hexnan+0xe4>
 801557e:	4544      	cmp	r4, r8
 8015580:	d9cf      	bls.n	8015522 <__hexnan+0x7a>
 8015582:	2300      	movs	r3, #0
 8015584:	f844 3c04 	str.w	r3, [r4, #-4]
 8015588:	2501      	movs	r5, #1
 801558a:	3c04      	subs	r4, #4
 801558c:	6822      	ldr	r2, [r4, #0]
 801558e:	f000 000f 	and.w	r0, r0, #15
 8015592:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015596:	6020      	str	r0, [r4, #0]
 8015598:	e7c3      	b.n	8015522 <__hexnan+0x7a>
 801559a:	2508      	movs	r5, #8
 801559c:	e7c1      	b.n	8015522 <__hexnan+0x7a>
 801559e:	9b01      	ldr	r3, [sp, #4]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d0df      	beq.n	8015564 <__hexnan+0xbc>
 80155a4:	f04f 32ff 	mov.w	r2, #4294967295
 80155a8:	f1c3 0320 	rsb	r3, r3, #32
 80155ac:	fa22 f303 	lsr.w	r3, r2, r3
 80155b0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80155b4:	401a      	ands	r2, r3
 80155b6:	f847 2c04 	str.w	r2, [r7, #-4]
 80155ba:	e7d3      	b.n	8015564 <__hexnan+0xbc>
 80155bc:	3e04      	subs	r6, #4
 80155be:	e7d1      	b.n	8015564 <__hexnan+0xbc>
 80155c0:	2004      	movs	r0, #4
 80155c2:	b007      	add	sp, #28
 80155c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080155c8 <_isatty_r>:
 80155c8:	b538      	push	{r3, r4, r5, lr}
 80155ca:	4c06      	ldr	r4, [pc, #24]	; (80155e4 <_isatty_r+0x1c>)
 80155cc:	2300      	movs	r3, #0
 80155ce:	4605      	mov	r5, r0
 80155d0:	4608      	mov	r0, r1
 80155d2:	6023      	str	r3, [r4, #0]
 80155d4:	f7f7 fe10 	bl	800d1f8 <_isatty>
 80155d8:	1c43      	adds	r3, r0, #1
 80155da:	d102      	bne.n	80155e2 <_isatty_r+0x1a>
 80155dc:	6823      	ldr	r3, [r4, #0]
 80155de:	b103      	cbz	r3, 80155e2 <_isatty_r+0x1a>
 80155e0:	602b      	str	r3, [r5, #0]
 80155e2:	bd38      	pop	{r3, r4, r5, pc}
 80155e4:	2000a74c 	.word	0x2000a74c

080155e8 <__locale_ctype_ptr_l>:
 80155e8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80155ec:	4770      	bx	lr
	...

080155f0 <__locale_ctype_ptr>:
 80155f0:	4b04      	ldr	r3, [pc, #16]	; (8015604 <__locale_ctype_ptr+0x14>)
 80155f2:	4a05      	ldr	r2, [pc, #20]	; (8015608 <__locale_ctype_ptr+0x18>)
 80155f4:	681b      	ldr	r3, [r3, #0]
 80155f6:	6a1b      	ldr	r3, [r3, #32]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	bf08      	it	eq
 80155fc:	4613      	moveq	r3, r2
 80155fe:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8015602:	4770      	bx	lr
 8015604:	20000038 	.word	0x20000038
 8015608:	2000009c 	.word	0x2000009c

0801560c <__localeconv_l>:
 801560c:	30f0      	adds	r0, #240	; 0xf0
 801560e:	4770      	bx	lr

08015610 <_localeconv_r>:
 8015610:	4b04      	ldr	r3, [pc, #16]	; (8015624 <_localeconv_r+0x14>)
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	6a18      	ldr	r0, [r3, #32]
 8015616:	4b04      	ldr	r3, [pc, #16]	; (8015628 <_localeconv_r+0x18>)
 8015618:	2800      	cmp	r0, #0
 801561a:	bf08      	it	eq
 801561c:	4618      	moveq	r0, r3
 801561e:	30f0      	adds	r0, #240	; 0xf0
 8015620:	4770      	bx	lr
 8015622:	bf00      	nop
 8015624:	20000038 	.word	0x20000038
 8015628:	2000009c 	.word	0x2000009c

0801562c <_lseek_r>:
 801562c:	b538      	push	{r3, r4, r5, lr}
 801562e:	4c07      	ldr	r4, [pc, #28]	; (801564c <_lseek_r+0x20>)
 8015630:	4605      	mov	r5, r0
 8015632:	4608      	mov	r0, r1
 8015634:	4611      	mov	r1, r2
 8015636:	2200      	movs	r2, #0
 8015638:	6022      	str	r2, [r4, #0]
 801563a:	461a      	mov	r2, r3
 801563c:	f7f7 fdde 	bl	800d1fc <_lseek>
 8015640:	1c43      	adds	r3, r0, #1
 8015642:	d102      	bne.n	801564a <_lseek_r+0x1e>
 8015644:	6823      	ldr	r3, [r4, #0]
 8015646:	b103      	cbz	r3, 801564a <_lseek_r+0x1e>
 8015648:	602b      	str	r3, [r5, #0]
 801564a:	bd38      	pop	{r3, r4, r5, pc}
 801564c:	2000a74c 	.word	0x2000a74c

08015650 <malloc>:
 8015650:	4b02      	ldr	r3, [pc, #8]	; (801565c <malloc+0xc>)
 8015652:	4601      	mov	r1, r0
 8015654:	6818      	ldr	r0, [r3, #0]
 8015656:	f7fb becb 	b.w	80113f0 <_malloc_r>
 801565a:	bf00      	nop
 801565c:	20000038 	.word	0x20000038

08015660 <__ascii_mbtowc>:
 8015660:	b082      	sub	sp, #8
 8015662:	b901      	cbnz	r1, 8015666 <__ascii_mbtowc+0x6>
 8015664:	a901      	add	r1, sp, #4
 8015666:	b142      	cbz	r2, 801567a <__ascii_mbtowc+0x1a>
 8015668:	b14b      	cbz	r3, 801567e <__ascii_mbtowc+0x1e>
 801566a:	7813      	ldrb	r3, [r2, #0]
 801566c:	600b      	str	r3, [r1, #0]
 801566e:	7812      	ldrb	r2, [r2, #0]
 8015670:	1c10      	adds	r0, r2, #0
 8015672:	bf18      	it	ne
 8015674:	2001      	movne	r0, #1
 8015676:	b002      	add	sp, #8
 8015678:	4770      	bx	lr
 801567a:	4610      	mov	r0, r2
 801567c:	e7fb      	b.n	8015676 <__ascii_mbtowc+0x16>
 801567e:	f06f 0001 	mvn.w	r0, #1
 8015682:	e7f8      	b.n	8015676 <__ascii_mbtowc+0x16>

08015684 <memmove>:
 8015684:	4288      	cmp	r0, r1
 8015686:	b510      	push	{r4, lr}
 8015688:	eb01 0302 	add.w	r3, r1, r2
 801568c:	d807      	bhi.n	801569e <memmove+0x1a>
 801568e:	1e42      	subs	r2, r0, #1
 8015690:	4299      	cmp	r1, r3
 8015692:	d00a      	beq.n	80156aa <memmove+0x26>
 8015694:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015698:	f802 4f01 	strb.w	r4, [r2, #1]!
 801569c:	e7f8      	b.n	8015690 <memmove+0xc>
 801569e:	4283      	cmp	r3, r0
 80156a0:	d9f5      	bls.n	801568e <memmove+0xa>
 80156a2:	1881      	adds	r1, r0, r2
 80156a4:	1ad2      	subs	r2, r2, r3
 80156a6:	42d3      	cmn	r3, r2
 80156a8:	d100      	bne.n	80156ac <memmove+0x28>
 80156aa:	bd10      	pop	{r4, pc}
 80156ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80156b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80156b4:	e7f7      	b.n	80156a6 <memmove+0x22>

080156b6 <__malloc_lock>:
 80156b6:	4770      	bx	lr

080156b8 <__malloc_unlock>:
 80156b8:	4770      	bx	lr

080156ba <_Balloc>:
 80156ba:	b570      	push	{r4, r5, r6, lr}
 80156bc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80156be:	4604      	mov	r4, r0
 80156c0:	460e      	mov	r6, r1
 80156c2:	b93d      	cbnz	r5, 80156d4 <_Balloc+0x1a>
 80156c4:	2010      	movs	r0, #16
 80156c6:	f7ff ffc3 	bl	8015650 <malloc>
 80156ca:	6260      	str	r0, [r4, #36]	; 0x24
 80156cc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80156d0:	6005      	str	r5, [r0, #0]
 80156d2:	60c5      	str	r5, [r0, #12]
 80156d4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80156d6:	68eb      	ldr	r3, [r5, #12]
 80156d8:	b183      	cbz	r3, 80156fc <_Balloc+0x42>
 80156da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80156dc:	68db      	ldr	r3, [r3, #12]
 80156de:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80156e2:	b9b8      	cbnz	r0, 8015714 <_Balloc+0x5a>
 80156e4:	2101      	movs	r1, #1
 80156e6:	fa01 f506 	lsl.w	r5, r1, r6
 80156ea:	1d6a      	adds	r2, r5, #5
 80156ec:	0092      	lsls	r2, r2, #2
 80156ee:	4620      	mov	r0, r4
 80156f0:	f000 fbe1 	bl	8015eb6 <_calloc_r>
 80156f4:	b160      	cbz	r0, 8015710 <_Balloc+0x56>
 80156f6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80156fa:	e00e      	b.n	801571a <_Balloc+0x60>
 80156fc:	2221      	movs	r2, #33	; 0x21
 80156fe:	2104      	movs	r1, #4
 8015700:	4620      	mov	r0, r4
 8015702:	f000 fbd8 	bl	8015eb6 <_calloc_r>
 8015706:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015708:	60e8      	str	r0, [r5, #12]
 801570a:	68db      	ldr	r3, [r3, #12]
 801570c:	2b00      	cmp	r3, #0
 801570e:	d1e4      	bne.n	80156da <_Balloc+0x20>
 8015710:	2000      	movs	r0, #0
 8015712:	bd70      	pop	{r4, r5, r6, pc}
 8015714:	6802      	ldr	r2, [r0, #0]
 8015716:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801571a:	2300      	movs	r3, #0
 801571c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015720:	e7f7      	b.n	8015712 <_Balloc+0x58>

08015722 <_Bfree>:
 8015722:	b570      	push	{r4, r5, r6, lr}
 8015724:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015726:	4606      	mov	r6, r0
 8015728:	460d      	mov	r5, r1
 801572a:	b93c      	cbnz	r4, 801573c <_Bfree+0x1a>
 801572c:	2010      	movs	r0, #16
 801572e:	f7ff ff8f 	bl	8015650 <malloc>
 8015732:	6270      	str	r0, [r6, #36]	; 0x24
 8015734:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015738:	6004      	str	r4, [r0, #0]
 801573a:	60c4      	str	r4, [r0, #12]
 801573c:	b13d      	cbz	r5, 801574e <_Bfree+0x2c>
 801573e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015740:	686a      	ldr	r2, [r5, #4]
 8015742:	68db      	ldr	r3, [r3, #12]
 8015744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015748:	6029      	str	r1, [r5, #0]
 801574a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801574e:	bd70      	pop	{r4, r5, r6, pc}

08015750 <__multadd>:
 8015750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015754:	690d      	ldr	r5, [r1, #16]
 8015756:	461f      	mov	r7, r3
 8015758:	4606      	mov	r6, r0
 801575a:	460c      	mov	r4, r1
 801575c:	f101 0c14 	add.w	ip, r1, #20
 8015760:	2300      	movs	r3, #0
 8015762:	f8dc 0000 	ldr.w	r0, [ip]
 8015766:	b281      	uxth	r1, r0
 8015768:	fb02 7101 	mla	r1, r2, r1, r7
 801576c:	0c0f      	lsrs	r7, r1, #16
 801576e:	0c00      	lsrs	r0, r0, #16
 8015770:	fb02 7000 	mla	r0, r2, r0, r7
 8015774:	b289      	uxth	r1, r1
 8015776:	3301      	adds	r3, #1
 8015778:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801577c:	429d      	cmp	r5, r3
 801577e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8015782:	f84c 1b04 	str.w	r1, [ip], #4
 8015786:	dcec      	bgt.n	8015762 <__multadd+0x12>
 8015788:	b1d7      	cbz	r7, 80157c0 <__multadd+0x70>
 801578a:	68a3      	ldr	r3, [r4, #8]
 801578c:	42ab      	cmp	r3, r5
 801578e:	dc12      	bgt.n	80157b6 <__multadd+0x66>
 8015790:	6861      	ldr	r1, [r4, #4]
 8015792:	4630      	mov	r0, r6
 8015794:	3101      	adds	r1, #1
 8015796:	f7ff ff90 	bl	80156ba <_Balloc>
 801579a:	6922      	ldr	r2, [r4, #16]
 801579c:	3202      	adds	r2, #2
 801579e:	f104 010c 	add.w	r1, r4, #12
 80157a2:	4680      	mov	r8, r0
 80157a4:	0092      	lsls	r2, r2, #2
 80157a6:	300c      	adds	r0, #12
 80157a8:	f7fb fdc0 	bl	801132c <memcpy>
 80157ac:	4621      	mov	r1, r4
 80157ae:	4630      	mov	r0, r6
 80157b0:	f7ff ffb7 	bl	8015722 <_Bfree>
 80157b4:	4644      	mov	r4, r8
 80157b6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80157ba:	3501      	adds	r5, #1
 80157bc:	615f      	str	r7, [r3, #20]
 80157be:	6125      	str	r5, [r4, #16]
 80157c0:	4620      	mov	r0, r4
 80157c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080157c6 <__s2b>:
 80157c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157ca:	460c      	mov	r4, r1
 80157cc:	4615      	mov	r5, r2
 80157ce:	461f      	mov	r7, r3
 80157d0:	2209      	movs	r2, #9
 80157d2:	3308      	adds	r3, #8
 80157d4:	4606      	mov	r6, r0
 80157d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80157da:	2100      	movs	r1, #0
 80157dc:	2201      	movs	r2, #1
 80157de:	429a      	cmp	r2, r3
 80157e0:	db20      	blt.n	8015824 <__s2b+0x5e>
 80157e2:	4630      	mov	r0, r6
 80157e4:	f7ff ff69 	bl	80156ba <_Balloc>
 80157e8:	9b08      	ldr	r3, [sp, #32]
 80157ea:	6143      	str	r3, [r0, #20]
 80157ec:	2d09      	cmp	r5, #9
 80157ee:	f04f 0301 	mov.w	r3, #1
 80157f2:	6103      	str	r3, [r0, #16]
 80157f4:	dd19      	ble.n	801582a <__s2b+0x64>
 80157f6:	f104 0809 	add.w	r8, r4, #9
 80157fa:	46c1      	mov	r9, r8
 80157fc:	442c      	add	r4, r5
 80157fe:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015802:	4601      	mov	r1, r0
 8015804:	3b30      	subs	r3, #48	; 0x30
 8015806:	220a      	movs	r2, #10
 8015808:	4630      	mov	r0, r6
 801580a:	f7ff ffa1 	bl	8015750 <__multadd>
 801580e:	45a1      	cmp	r9, r4
 8015810:	d1f5      	bne.n	80157fe <__s2b+0x38>
 8015812:	eb08 0405 	add.w	r4, r8, r5
 8015816:	3c08      	subs	r4, #8
 8015818:	1b2d      	subs	r5, r5, r4
 801581a:	1963      	adds	r3, r4, r5
 801581c:	42bb      	cmp	r3, r7
 801581e:	db07      	blt.n	8015830 <__s2b+0x6a>
 8015820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015824:	0052      	lsls	r2, r2, #1
 8015826:	3101      	adds	r1, #1
 8015828:	e7d9      	b.n	80157de <__s2b+0x18>
 801582a:	340a      	adds	r4, #10
 801582c:	2509      	movs	r5, #9
 801582e:	e7f3      	b.n	8015818 <__s2b+0x52>
 8015830:	f814 3b01 	ldrb.w	r3, [r4], #1
 8015834:	4601      	mov	r1, r0
 8015836:	3b30      	subs	r3, #48	; 0x30
 8015838:	220a      	movs	r2, #10
 801583a:	4630      	mov	r0, r6
 801583c:	f7ff ff88 	bl	8015750 <__multadd>
 8015840:	e7eb      	b.n	801581a <__s2b+0x54>

08015842 <__hi0bits>:
 8015842:	0c02      	lsrs	r2, r0, #16
 8015844:	0412      	lsls	r2, r2, #16
 8015846:	4603      	mov	r3, r0
 8015848:	b9b2      	cbnz	r2, 8015878 <__hi0bits+0x36>
 801584a:	0403      	lsls	r3, r0, #16
 801584c:	2010      	movs	r0, #16
 801584e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015852:	bf04      	itt	eq
 8015854:	021b      	lsleq	r3, r3, #8
 8015856:	3008      	addeq	r0, #8
 8015858:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801585c:	bf04      	itt	eq
 801585e:	011b      	lsleq	r3, r3, #4
 8015860:	3004      	addeq	r0, #4
 8015862:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015866:	bf04      	itt	eq
 8015868:	009b      	lsleq	r3, r3, #2
 801586a:	3002      	addeq	r0, #2
 801586c:	2b00      	cmp	r3, #0
 801586e:	db06      	blt.n	801587e <__hi0bits+0x3c>
 8015870:	005b      	lsls	r3, r3, #1
 8015872:	d503      	bpl.n	801587c <__hi0bits+0x3a>
 8015874:	3001      	adds	r0, #1
 8015876:	4770      	bx	lr
 8015878:	2000      	movs	r0, #0
 801587a:	e7e8      	b.n	801584e <__hi0bits+0xc>
 801587c:	2020      	movs	r0, #32
 801587e:	4770      	bx	lr

08015880 <__lo0bits>:
 8015880:	6803      	ldr	r3, [r0, #0]
 8015882:	f013 0207 	ands.w	r2, r3, #7
 8015886:	4601      	mov	r1, r0
 8015888:	d00b      	beq.n	80158a2 <__lo0bits+0x22>
 801588a:	07da      	lsls	r2, r3, #31
 801588c:	d423      	bmi.n	80158d6 <__lo0bits+0x56>
 801588e:	0798      	lsls	r0, r3, #30
 8015890:	bf49      	itett	mi
 8015892:	085b      	lsrmi	r3, r3, #1
 8015894:	089b      	lsrpl	r3, r3, #2
 8015896:	2001      	movmi	r0, #1
 8015898:	600b      	strmi	r3, [r1, #0]
 801589a:	bf5c      	itt	pl
 801589c:	600b      	strpl	r3, [r1, #0]
 801589e:	2002      	movpl	r0, #2
 80158a0:	4770      	bx	lr
 80158a2:	b298      	uxth	r0, r3
 80158a4:	b9a8      	cbnz	r0, 80158d2 <__lo0bits+0x52>
 80158a6:	0c1b      	lsrs	r3, r3, #16
 80158a8:	2010      	movs	r0, #16
 80158aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80158ae:	bf04      	itt	eq
 80158b0:	0a1b      	lsreq	r3, r3, #8
 80158b2:	3008      	addeq	r0, #8
 80158b4:	071a      	lsls	r2, r3, #28
 80158b6:	bf04      	itt	eq
 80158b8:	091b      	lsreq	r3, r3, #4
 80158ba:	3004      	addeq	r0, #4
 80158bc:	079a      	lsls	r2, r3, #30
 80158be:	bf04      	itt	eq
 80158c0:	089b      	lsreq	r3, r3, #2
 80158c2:	3002      	addeq	r0, #2
 80158c4:	07da      	lsls	r2, r3, #31
 80158c6:	d402      	bmi.n	80158ce <__lo0bits+0x4e>
 80158c8:	085b      	lsrs	r3, r3, #1
 80158ca:	d006      	beq.n	80158da <__lo0bits+0x5a>
 80158cc:	3001      	adds	r0, #1
 80158ce:	600b      	str	r3, [r1, #0]
 80158d0:	4770      	bx	lr
 80158d2:	4610      	mov	r0, r2
 80158d4:	e7e9      	b.n	80158aa <__lo0bits+0x2a>
 80158d6:	2000      	movs	r0, #0
 80158d8:	4770      	bx	lr
 80158da:	2020      	movs	r0, #32
 80158dc:	4770      	bx	lr

080158de <__i2b>:
 80158de:	b510      	push	{r4, lr}
 80158e0:	460c      	mov	r4, r1
 80158e2:	2101      	movs	r1, #1
 80158e4:	f7ff fee9 	bl	80156ba <_Balloc>
 80158e8:	2201      	movs	r2, #1
 80158ea:	6144      	str	r4, [r0, #20]
 80158ec:	6102      	str	r2, [r0, #16]
 80158ee:	bd10      	pop	{r4, pc}

080158f0 <__multiply>:
 80158f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158f4:	4614      	mov	r4, r2
 80158f6:	690a      	ldr	r2, [r1, #16]
 80158f8:	6923      	ldr	r3, [r4, #16]
 80158fa:	429a      	cmp	r2, r3
 80158fc:	bfb8      	it	lt
 80158fe:	460b      	movlt	r3, r1
 8015900:	4688      	mov	r8, r1
 8015902:	bfbc      	itt	lt
 8015904:	46a0      	movlt	r8, r4
 8015906:	461c      	movlt	r4, r3
 8015908:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801590c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015910:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015914:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015918:	eb07 0609 	add.w	r6, r7, r9
 801591c:	42b3      	cmp	r3, r6
 801591e:	bfb8      	it	lt
 8015920:	3101      	addlt	r1, #1
 8015922:	f7ff feca 	bl	80156ba <_Balloc>
 8015926:	f100 0514 	add.w	r5, r0, #20
 801592a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 801592e:	462b      	mov	r3, r5
 8015930:	2200      	movs	r2, #0
 8015932:	4573      	cmp	r3, lr
 8015934:	d316      	bcc.n	8015964 <__multiply+0x74>
 8015936:	f104 0214 	add.w	r2, r4, #20
 801593a:	f108 0114 	add.w	r1, r8, #20
 801593e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015942:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015946:	9300      	str	r3, [sp, #0]
 8015948:	9b00      	ldr	r3, [sp, #0]
 801594a:	9201      	str	r2, [sp, #4]
 801594c:	4293      	cmp	r3, r2
 801594e:	d80c      	bhi.n	801596a <__multiply+0x7a>
 8015950:	2e00      	cmp	r6, #0
 8015952:	dd03      	ble.n	801595c <__multiply+0x6c>
 8015954:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015958:	2b00      	cmp	r3, #0
 801595a:	d05d      	beq.n	8015a18 <__multiply+0x128>
 801595c:	6106      	str	r6, [r0, #16]
 801595e:	b003      	add	sp, #12
 8015960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015964:	f843 2b04 	str.w	r2, [r3], #4
 8015968:	e7e3      	b.n	8015932 <__multiply+0x42>
 801596a:	f8b2 b000 	ldrh.w	fp, [r2]
 801596e:	f1bb 0f00 	cmp.w	fp, #0
 8015972:	d023      	beq.n	80159bc <__multiply+0xcc>
 8015974:	4689      	mov	r9, r1
 8015976:	46ac      	mov	ip, r5
 8015978:	f04f 0800 	mov.w	r8, #0
 801597c:	f859 4b04 	ldr.w	r4, [r9], #4
 8015980:	f8dc a000 	ldr.w	sl, [ip]
 8015984:	b2a3      	uxth	r3, r4
 8015986:	fa1f fa8a 	uxth.w	sl, sl
 801598a:	fb0b a303 	mla	r3, fp, r3, sl
 801598e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015992:	f8dc 4000 	ldr.w	r4, [ip]
 8015996:	4443      	add	r3, r8
 8015998:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801599c:	fb0b 840a 	mla	r4, fp, sl, r8
 80159a0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80159a4:	46e2      	mov	sl, ip
 80159a6:	b29b      	uxth	r3, r3
 80159a8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80159ac:	454f      	cmp	r7, r9
 80159ae:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80159b2:	f84a 3b04 	str.w	r3, [sl], #4
 80159b6:	d82b      	bhi.n	8015a10 <__multiply+0x120>
 80159b8:	f8cc 8004 	str.w	r8, [ip, #4]
 80159bc:	9b01      	ldr	r3, [sp, #4]
 80159be:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80159c2:	3204      	adds	r2, #4
 80159c4:	f1ba 0f00 	cmp.w	sl, #0
 80159c8:	d020      	beq.n	8015a0c <__multiply+0x11c>
 80159ca:	682b      	ldr	r3, [r5, #0]
 80159cc:	4689      	mov	r9, r1
 80159ce:	46a8      	mov	r8, r5
 80159d0:	f04f 0b00 	mov.w	fp, #0
 80159d4:	f8b9 c000 	ldrh.w	ip, [r9]
 80159d8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80159dc:	fb0a 440c 	mla	r4, sl, ip, r4
 80159e0:	445c      	add	r4, fp
 80159e2:	46c4      	mov	ip, r8
 80159e4:	b29b      	uxth	r3, r3
 80159e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80159ea:	f84c 3b04 	str.w	r3, [ip], #4
 80159ee:	f859 3b04 	ldr.w	r3, [r9], #4
 80159f2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80159f6:	0c1b      	lsrs	r3, r3, #16
 80159f8:	fb0a b303 	mla	r3, sl, r3, fp
 80159fc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015a00:	454f      	cmp	r7, r9
 8015a02:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015a06:	d805      	bhi.n	8015a14 <__multiply+0x124>
 8015a08:	f8c8 3004 	str.w	r3, [r8, #4]
 8015a0c:	3504      	adds	r5, #4
 8015a0e:	e79b      	b.n	8015948 <__multiply+0x58>
 8015a10:	46d4      	mov	ip, sl
 8015a12:	e7b3      	b.n	801597c <__multiply+0x8c>
 8015a14:	46e0      	mov	r8, ip
 8015a16:	e7dd      	b.n	80159d4 <__multiply+0xe4>
 8015a18:	3e01      	subs	r6, #1
 8015a1a:	e799      	b.n	8015950 <__multiply+0x60>

08015a1c <__pow5mult>:
 8015a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a20:	4615      	mov	r5, r2
 8015a22:	f012 0203 	ands.w	r2, r2, #3
 8015a26:	4606      	mov	r6, r0
 8015a28:	460f      	mov	r7, r1
 8015a2a:	d007      	beq.n	8015a3c <__pow5mult+0x20>
 8015a2c:	3a01      	subs	r2, #1
 8015a2e:	4c21      	ldr	r4, [pc, #132]	; (8015ab4 <__pow5mult+0x98>)
 8015a30:	2300      	movs	r3, #0
 8015a32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015a36:	f7ff fe8b 	bl	8015750 <__multadd>
 8015a3a:	4607      	mov	r7, r0
 8015a3c:	10ad      	asrs	r5, r5, #2
 8015a3e:	d035      	beq.n	8015aac <__pow5mult+0x90>
 8015a40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015a42:	b93c      	cbnz	r4, 8015a54 <__pow5mult+0x38>
 8015a44:	2010      	movs	r0, #16
 8015a46:	f7ff fe03 	bl	8015650 <malloc>
 8015a4a:	6270      	str	r0, [r6, #36]	; 0x24
 8015a4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015a50:	6004      	str	r4, [r0, #0]
 8015a52:	60c4      	str	r4, [r0, #12]
 8015a54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015a58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015a5c:	b94c      	cbnz	r4, 8015a72 <__pow5mult+0x56>
 8015a5e:	f240 2171 	movw	r1, #625	; 0x271
 8015a62:	4630      	mov	r0, r6
 8015a64:	f7ff ff3b 	bl	80158de <__i2b>
 8015a68:	2300      	movs	r3, #0
 8015a6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8015a6e:	4604      	mov	r4, r0
 8015a70:	6003      	str	r3, [r0, #0]
 8015a72:	f04f 0800 	mov.w	r8, #0
 8015a76:	07eb      	lsls	r3, r5, #31
 8015a78:	d50a      	bpl.n	8015a90 <__pow5mult+0x74>
 8015a7a:	4639      	mov	r1, r7
 8015a7c:	4622      	mov	r2, r4
 8015a7e:	4630      	mov	r0, r6
 8015a80:	f7ff ff36 	bl	80158f0 <__multiply>
 8015a84:	4639      	mov	r1, r7
 8015a86:	4681      	mov	r9, r0
 8015a88:	4630      	mov	r0, r6
 8015a8a:	f7ff fe4a 	bl	8015722 <_Bfree>
 8015a8e:	464f      	mov	r7, r9
 8015a90:	106d      	asrs	r5, r5, #1
 8015a92:	d00b      	beq.n	8015aac <__pow5mult+0x90>
 8015a94:	6820      	ldr	r0, [r4, #0]
 8015a96:	b938      	cbnz	r0, 8015aa8 <__pow5mult+0x8c>
 8015a98:	4622      	mov	r2, r4
 8015a9a:	4621      	mov	r1, r4
 8015a9c:	4630      	mov	r0, r6
 8015a9e:	f7ff ff27 	bl	80158f0 <__multiply>
 8015aa2:	6020      	str	r0, [r4, #0]
 8015aa4:	f8c0 8000 	str.w	r8, [r0]
 8015aa8:	4604      	mov	r4, r0
 8015aaa:	e7e4      	b.n	8015a76 <__pow5mult+0x5a>
 8015aac:	4638      	mov	r0, r7
 8015aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ab2:	bf00      	nop
 8015ab4:	08016a10 	.word	0x08016a10

08015ab8 <__lshift>:
 8015ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015abc:	460c      	mov	r4, r1
 8015abe:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015ac2:	6923      	ldr	r3, [r4, #16]
 8015ac4:	6849      	ldr	r1, [r1, #4]
 8015ac6:	eb0a 0903 	add.w	r9, sl, r3
 8015aca:	68a3      	ldr	r3, [r4, #8]
 8015acc:	4607      	mov	r7, r0
 8015ace:	4616      	mov	r6, r2
 8015ad0:	f109 0501 	add.w	r5, r9, #1
 8015ad4:	42ab      	cmp	r3, r5
 8015ad6:	db32      	blt.n	8015b3e <__lshift+0x86>
 8015ad8:	4638      	mov	r0, r7
 8015ada:	f7ff fdee 	bl	80156ba <_Balloc>
 8015ade:	2300      	movs	r3, #0
 8015ae0:	4680      	mov	r8, r0
 8015ae2:	f100 0114 	add.w	r1, r0, #20
 8015ae6:	461a      	mov	r2, r3
 8015ae8:	4553      	cmp	r3, sl
 8015aea:	db2b      	blt.n	8015b44 <__lshift+0x8c>
 8015aec:	6920      	ldr	r0, [r4, #16]
 8015aee:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015af2:	f104 0314 	add.w	r3, r4, #20
 8015af6:	f016 021f 	ands.w	r2, r6, #31
 8015afa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015afe:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015b02:	d025      	beq.n	8015b50 <__lshift+0x98>
 8015b04:	f1c2 0e20 	rsb	lr, r2, #32
 8015b08:	2000      	movs	r0, #0
 8015b0a:	681e      	ldr	r6, [r3, #0]
 8015b0c:	468a      	mov	sl, r1
 8015b0e:	4096      	lsls	r6, r2
 8015b10:	4330      	orrs	r0, r6
 8015b12:	f84a 0b04 	str.w	r0, [sl], #4
 8015b16:	f853 0b04 	ldr.w	r0, [r3], #4
 8015b1a:	459c      	cmp	ip, r3
 8015b1c:	fa20 f00e 	lsr.w	r0, r0, lr
 8015b20:	d814      	bhi.n	8015b4c <__lshift+0x94>
 8015b22:	6048      	str	r0, [r1, #4]
 8015b24:	b108      	cbz	r0, 8015b2a <__lshift+0x72>
 8015b26:	f109 0502 	add.w	r5, r9, #2
 8015b2a:	3d01      	subs	r5, #1
 8015b2c:	4638      	mov	r0, r7
 8015b2e:	f8c8 5010 	str.w	r5, [r8, #16]
 8015b32:	4621      	mov	r1, r4
 8015b34:	f7ff fdf5 	bl	8015722 <_Bfree>
 8015b38:	4640      	mov	r0, r8
 8015b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b3e:	3101      	adds	r1, #1
 8015b40:	005b      	lsls	r3, r3, #1
 8015b42:	e7c7      	b.n	8015ad4 <__lshift+0x1c>
 8015b44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015b48:	3301      	adds	r3, #1
 8015b4a:	e7cd      	b.n	8015ae8 <__lshift+0x30>
 8015b4c:	4651      	mov	r1, sl
 8015b4e:	e7dc      	b.n	8015b0a <__lshift+0x52>
 8015b50:	3904      	subs	r1, #4
 8015b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b56:	f841 2f04 	str.w	r2, [r1, #4]!
 8015b5a:	459c      	cmp	ip, r3
 8015b5c:	d8f9      	bhi.n	8015b52 <__lshift+0x9a>
 8015b5e:	e7e4      	b.n	8015b2a <__lshift+0x72>

08015b60 <__mcmp>:
 8015b60:	6903      	ldr	r3, [r0, #16]
 8015b62:	690a      	ldr	r2, [r1, #16]
 8015b64:	1a9b      	subs	r3, r3, r2
 8015b66:	b530      	push	{r4, r5, lr}
 8015b68:	d10c      	bne.n	8015b84 <__mcmp+0x24>
 8015b6a:	0092      	lsls	r2, r2, #2
 8015b6c:	3014      	adds	r0, #20
 8015b6e:	3114      	adds	r1, #20
 8015b70:	1884      	adds	r4, r0, r2
 8015b72:	4411      	add	r1, r2
 8015b74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015b78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015b7c:	4295      	cmp	r5, r2
 8015b7e:	d003      	beq.n	8015b88 <__mcmp+0x28>
 8015b80:	d305      	bcc.n	8015b8e <__mcmp+0x2e>
 8015b82:	2301      	movs	r3, #1
 8015b84:	4618      	mov	r0, r3
 8015b86:	bd30      	pop	{r4, r5, pc}
 8015b88:	42a0      	cmp	r0, r4
 8015b8a:	d3f3      	bcc.n	8015b74 <__mcmp+0x14>
 8015b8c:	e7fa      	b.n	8015b84 <__mcmp+0x24>
 8015b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8015b92:	e7f7      	b.n	8015b84 <__mcmp+0x24>

08015b94 <__mdiff>:
 8015b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b98:	460d      	mov	r5, r1
 8015b9a:	4607      	mov	r7, r0
 8015b9c:	4611      	mov	r1, r2
 8015b9e:	4628      	mov	r0, r5
 8015ba0:	4614      	mov	r4, r2
 8015ba2:	f7ff ffdd 	bl	8015b60 <__mcmp>
 8015ba6:	1e06      	subs	r6, r0, #0
 8015ba8:	d108      	bne.n	8015bbc <__mdiff+0x28>
 8015baa:	4631      	mov	r1, r6
 8015bac:	4638      	mov	r0, r7
 8015bae:	f7ff fd84 	bl	80156ba <_Balloc>
 8015bb2:	2301      	movs	r3, #1
 8015bb4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bbc:	bfa4      	itt	ge
 8015bbe:	4623      	movge	r3, r4
 8015bc0:	462c      	movge	r4, r5
 8015bc2:	4638      	mov	r0, r7
 8015bc4:	6861      	ldr	r1, [r4, #4]
 8015bc6:	bfa6      	itte	ge
 8015bc8:	461d      	movge	r5, r3
 8015bca:	2600      	movge	r6, #0
 8015bcc:	2601      	movlt	r6, #1
 8015bce:	f7ff fd74 	bl	80156ba <_Balloc>
 8015bd2:	692b      	ldr	r3, [r5, #16]
 8015bd4:	60c6      	str	r6, [r0, #12]
 8015bd6:	6926      	ldr	r6, [r4, #16]
 8015bd8:	f105 0914 	add.w	r9, r5, #20
 8015bdc:	f104 0214 	add.w	r2, r4, #20
 8015be0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015be4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015be8:	f100 0514 	add.w	r5, r0, #20
 8015bec:	f04f 0e00 	mov.w	lr, #0
 8015bf0:	f852 ab04 	ldr.w	sl, [r2], #4
 8015bf4:	f859 4b04 	ldr.w	r4, [r9], #4
 8015bf8:	fa1e f18a 	uxtah	r1, lr, sl
 8015bfc:	b2a3      	uxth	r3, r4
 8015bfe:	1ac9      	subs	r1, r1, r3
 8015c00:	0c23      	lsrs	r3, r4, #16
 8015c02:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015c06:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8015c0a:	b289      	uxth	r1, r1
 8015c0c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015c10:	45c8      	cmp	r8, r9
 8015c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015c16:	4694      	mov	ip, r2
 8015c18:	f845 3b04 	str.w	r3, [r5], #4
 8015c1c:	d8e8      	bhi.n	8015bf0 <__mdiff+0x5c>
 8015c1e:	45bc      	cmp	ip, r7
 8015c20:	d304      	bcc.n	8015c2c <__mdiff+0x98>
 8015c22:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015c26:	b183      	cbz	r3, 8015c4a <__mdiff+0xb6>
 8015c28:	6106      	str	r6, [r0, #16]
 8015c2a:	e7c5      	b.n	8015bb8 <__mdiff+0x24>
 8015c2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015c30:	fa1e f381 	uxtah	r3, lr, r1
 8015c34:	141a      	asrs	r2, r3, #16
 8015c36:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015c3a:	b29b      	uxth	r3, r3
 8015c3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015c40:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015c44:	f845 3b04 	str.w	r3, [r5], #4
 8015c48:	e7e9      	b.n	8015c1e <__mdiff+0x8a>
 8015c4a:	3e01      	subs	r6, #1
 8015c4c:	e7e9      	b.n	8015c22 <__mdiff+0x8e>
	...

08015c50 <__ulp>:
 8015c50:	4b12      	ldr	r3, [pc, #72]	; (8015c9c <__ulp+0x4c>)
 8015c52:	ee10 2a90 	vmov	r2, s1
 8015c56:	401a      	ands	r2, r3
 8015c58:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	dd04      	ble.n	8015c6a <__ulp+0x1a>
 8015c60:	2000      	movs	r0, #0
 8015c62:	4619      	mov	r1, r3
 8015c64:	ec41 0b10 	vmov	d0, r0, r1
 8015c68:	4770      	bx	lr
 8015c6a:	425b      	negs	r3, r3
 8015c6c:	151b      	asrs	r3, r3, #20
 8015c6e:	2b13      	cmp	r3, #19
 8015c70:	f04f 0000 	mov.w	r0, #0
 8015c74:	f04f 0100 	mov.w	r1, #0
 8015c78:	dc04      	bgt.n	8015c84 <__ulp+0x34>
 8015c7a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015c7e:	fa42 f103 	asr.w	r1, r2, r3
 8015c82:	e7ef      	b.n	8015c64 <__ulp+0x14>
 8015c84:	3b14      	subs	r3, #20
 8015c86:	2b1e      	cmp	r3, #30
 8015c88:	f04f 0201 	mov.w	r2, #1
 8015c8c:	bfda      	itte	le
 8015c8e:	f1c3 031f 	rsble	r3, r3, #31
 8015c92:	fa02 f303 	lslle.w	r3, r2, r3
 8015c96:	4613      	movgt	r3, r2
 8015c98:	4618      	mov	r0, r3
 8015c9a:	e7e3      	b.n	8015c64 <__ulp+0x14>
 8015c9c:	7ff00000 	.word	0x7ff00000

08015ca0 <__b2d>:
 8015ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ca2:	6905      	ldr	r5, [r0, #16]
 8015ca4:	f100 0714 	add.w	r7, r0, #20
 8015ca8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015cac:	1f2e      	subs	r6, r5, #4
 8015cae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015cb2:	4620      	mov	r0, r4
 8015cb4:	f7ff fdc5 	bl	8015842 <__hi0bits>
 8015cb8:	f1c0 0320 	rsb	r3, r0, #32
 8015cbc:	280a      	cmp	r0, #10
 8015cbe:	600b      	str	r3, [r1, #0]
 8015cc0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8015d38 <__b2d+0x98>
 8015cc4:	dc14      	bgt.n	8015cf0 <__b2d+0x50>
 8015cc6:	f1c0 0e0b 	rsb	lr, r0, #11
 8015cca:	fa24 f10e 	lsr.w	r1, r4, lr
 8015cce:	42b7      	cmp	r7, r6
 8015cd0:	ea41 030c 	orr.w	r3, r1, ip
 8015cd4:	bf34      	ite	cc
 8015cd6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015cda:	2100      	movcs	r1, #0
 8015cdc:	3015      	adds	r0, #21
 8015cde:	fa04 f000 	lsl.w	r0, r4, r0
 8015ce2:	fa21 f10e 	lsr.w	r1, r1, lr
 8015ce6:	ea40 0201 	orr.w	r2, r0, r1
 8015cea:	ec43 2b10 	vmov	d0, r2, r3
 8015cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cf0:	42b7      	cmp	r7, r6
 8015cf2:	bf3a      	itte	cc
 8015cf4:	f1a5 0608 	subcc.w	r6, r5, #8
 8015cf8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015cfc:	2100      	movcs	r1, #0
 8015cfe:	380b      	subs	r0, #11
 8015d00:	d015      	beq.n	8015d2e <__b2d+0x8e>
 8015d02:	4084      	lsls	r4, r0
 8015d04:	f1c0 0520 	rsb	r5, r0, #32
 8015d08:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8015d0c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8015d10:	42be      	cmp	r6, r7
 8015d12:	fa21 fc05 	lsr.w	ip, r1, r5
 8015d16:	ea44 030c 	orr.w	r3, r4, ip
 8015d1a:	bf8c      	ite	hi
 8015d1c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015d20:	2400      	movls	r4, #0
 8015d22:	fa01 f000 	lsl.w	r0, r1, r0
 8015d26:	40ec      	lsrs	r4, r5
 8015d28:	ea40 0204 	orr.w	r2, r0, r4
 8015d2c:	e7dd      	b.n	8015cea <__b2d+0x4a>
 8015d2e:	ea44 030c 	orr.w	r3, r4, ip
 8015d32:	460a      	mov	r2, r1
 8015d34:	e7d9      	b.n	8015cea <__b2d+0x4a>
 8015d36:	bf00      	nop
 8015d38:	3ff00000 	.word	0x3ff00000

08015d3c <__d2b>:
 8015d3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015d40:	460e      	mov	r6, r1
 8015d42:	2101      	movs	r1, #1
 8015d44:	ec59 8b10 	vmov	r8, r9, d0
 8015d48:	4615      	mov	r5, r2
 8015d4a:	f7ff fcb6 	bl	80156ba <_Balloc>
 8015d4e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015d52:	4607      	mov	r7, r0
 8015d54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015d58:	bb34      	cbnz	r4, 8015da8 <__d2b+0x6c>
 8015d5a:	9301      	str	r3, [sp, #4]
 8015d5c:	f1b8 0300 	subs.w	r3, r8, #0
 8015d60:	d027      	beq.n	8015db2 <__d2b+0x76>
 8015d62:	a802      	add	r0, sp, #8
 8015d64:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015d68:	f7ff fd8a 	bl	8015880 <__lo0bits>
 8015d6c:	9900      	ldr	r1, [sp, #0]
 8015d6e:	b1f0      	cbz	r0, 8015dae <__d2b+0x72>
 8015d70:	9a01      	ldr	r2, [sp, #4]
 8015d72:	f1c0 0320 	rsb	r3, r0, #32
 8015d76:	fa02 f303 	lsl.w	r3, r2, r3
 8015d7a:	430b      	orrs	r3, r1
 8015d7c:	40c2      	lsrs	r2, r0
 8015d7e:	617b      	str	r3, [r7, #20]
 8015d80:	9201      	str	r2, [sp, #4]
 8015d82:	9b01      	ldr	r3, [sp, #4]
 8015d84:	61bb      	str	r3, [r7, #24]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	bf14      	ite	ne
 8015d8a:	2102      	movne	r1, #2
 8015d8c:	2101      	moveq	r1, #1
 8015d8e:	6139      	str	r1, [r7, #16]
 8015d90:	b1c4      	cbz	r4, 8015dc4 <__d2b+0x88>
 8015d92:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015d96:	4404      	add	r4, r0
 8015d98:	6034      	str	r4, [r6, #0]
 8015d9a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015d9e:	6028      	str	r0, [r5, #0]
 8015da0:	4638      	mov	r0, r7
 8015da2:	b003      	add	sp, #12
 8015da4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015da8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015dac:	e7d5      	b.n	8015d5a <__d2b+0x1e>
 8015dae:	6179      	str	r1, [r7, #20]
 8015db0:	e7e7      	b.n	8015d82 <__d2b+0x46>
 8015db2:	a801      	add	r0, sp, #4
 8015db4:	f7ff fd64 	bl	8015880 <__lo0bits>
 8015db8:	9b01      	ldr	r3, [sp, #4]
 8015dba:	617b      	str	r3, [r7, #20]
 8015dbc:	2101      	movs	r1, #1
 8015dbe:	6139      	str	r1, [r7, #16]
 8015dc0:	3020      	adds	r0, #32
 8015dc2:	e7e5      	b.n	8015d90 <__d2b+0x54>
 8015dc4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015dc8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015dcc:	6030      	str	r0, [r6, #0]
 8015dce:	6918      	ldr	r0, [r3, #16]
 8015dd0:	f7ff fd37 	bl	8015842 <__hi0bits>
 8015dd4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015dd8:	e7e1      	b.n	8015d9e <__d2b+0x62>

08015dda <__ratio>:
 8015dda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dde:	4688      	mov	r8, r1
 8015de0:	4669      	mov	r1, sp
 8015de2:	4681      	mov	r9, r0
 8015de4:	f7ff ff5c 	bl	8015ca0 <__b2d>
 8015de8:	a901      	add	r1, sp, #4
 8015dea:	4640      	mov	r0, r8
 8015dec:	ec57 6b10 	vmov	r6, r7, d0
 8015df0:	f7ff ff56 	bl	8015ca0 <__b2d>
 8015df4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015df8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015dfc:	eba3 0c02 	sub.w	ip, r3, r2
 8015e00:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015e04:	1a9b      	subs	r3, r3, r2
 8015e06:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015e0a:	ec5b ab10 	vmov	sl, fp, d0
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	bfce      	itee	gt
 8015e12:	463a      	movgt	r2, r7
 8015e14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015e18:	465a      	movle	r2, fp
 8015e1a:	4659      	mov	r1, fp
 8015e1c:	463d      	mov	r5, r7
 8015e1e:	bfd4      	ite	le
 8015e20:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015e24:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8015e28:	4630      	mov	r0, r6
 8015e2a:	ee10 2a10 	vmov	r2, s0
 8015e2e:	460b      	mov	r3, r1
 8015e30:	4629      	mov	r1, r5
 8015e32:	f7f2 fc43 	bl	80086bc <__aeabi_ddiv>
 8015e36:	ec41 0b10 	vmov	d0, r0, r1
 8015e3a:	b003      	add	sp, #12
 8015e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015e40 <__copybits>:
 8015e40:	3901      	subs	r1, #1
 8015e42:	b510      	push	{r4, lr}
 8015e44:	1149      	asrs	r1, r1, #5
 8015e46:	6914      	ldr	r4, [r2, #16]
 8015e48:	3101      	adds	r1, #1
 8015e4a:	f102 0314 	add.w	r3, r2, #20
 8015e4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015e52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015e56:	42a3      	cmp	r3, r4
 8015e58:	4602      	mov	r2, r0
 8015e5a:	d303      	bcc.n	8015e64 <__copybits+0x24>
 8015e5c:	2300      	movs	r3, #0
 8015e5e:	428a      	cmp	r2, r1
 8015e60:	d305      	bcc.n	8015e6e <__copybits+0x2e>
 8015e62:	bd10      	pop	{r4, pc}
 8015e64:	f853 2b04 	ldr.w	r2, [r3], #4
 8015e68:	f840 2b04 	str.w	r2, [r0], #4
 8015e6c:	e7f3      	b.n	8015e56 <__copybits+0x16>
 8015e6e:	f842 3b04 	str.w	r3, [r2], #4
 8015e72:	e7f4      	b.n	8015e5e <__copybits+0x1e>

08015e74 <__any_on>:
 8015e74:	f100 0214 	add.w	r2, r0, #20
 8015e78:	6900      	ldr	r0, [r0, #16]
 8015e7a:	114b      	asrs	r3, r1, #5
 8015e7c:	4298      	cmp	r0, r3
 8015e7e:	b510      	push	{r4, lr}
 8015e80:	db11      	blt.n	8015ea6 <__any_on+0x32>
 8015e82:	dd0a      	ble.n	8015e9a <__any_on+0x26>
 8015e84:	f011 011f 	ands.w	r1, r1, #31
 8015e88:	d007      	beq.n	8015e9a <__any_on+0x26>
 8015e8a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015e8e:	fa24 f001 	lsr.w	r0, r4, r1
 8015e92:	fa00 f101 	lsl.w	r1, r0, r1
 8015e96:	428c      	cmp	r4, r1
 8015e98:	d10b      	bne.n	8015eb2 <__any_on+0x3e>
 8015e9a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015e9e:	4293      	cmp	r3, r2
 8015ea0:	d803      	bhi.n	8015eaa <__any_on+0x36>
 8015ea2:	2000      	movs	r0, #0
 8015ea4:	bd10      	pop	{r4, pc}
 8015ea6:	4603      	mov	r3, r0
 8015ea8:	e7f7      	b.n	8015e9a <__any_on+0x26>
 8015eaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015eae:	2900      	cmp	r1, #0
 8015eb0:	d0f5      	beq.n	8015e9e <__any_on+0x2a>
 8015eb2:	2001      	movs	r0, #1
 8015eb4:	e7f6      	b.n	8015ea4 <__any_on+0x30>

08015eb6 <_calloc_r>:
 8015eb6:	b538      	push	{r3, r4, r5, lr}
 8015eb8:	fb02 f401 	mul.w	r4, r2, r1
 8015ebc:	4621      	mov	r1, r4
 8015ebe:	f7fb fa97 	bl	80113f0 <_malloc_r>
 8015ec2:	4605      	mov	r5, r0
 8015ec4:	b118      	cbz	r0, 8015ece <_calloc_r+0x18>
 8015ec6:	4622      	mov	r2, r4
 8015ec8:	2100      	movs	r1, #0
 8015eca:	f7fb fa3a 	bl	8011342 <memset>
 8015ece:	4628      	mov	r0, r5
 8015ed0:	bd38      	pop	{r3, r4, r5, pc}

08015ed2 <_realloc_r>:
 8015ed2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ed4:	4607      	mov	r7, r0
 8015ed6:	4614      	mov	r4, r2
 8015ed8:	460e      	mov	r6, r1
 8015eda:	b921      	cbnz	r1, 8015ee6 <_realloc_r+0x14>
 8015edc:	4611      	mov	r1, r2
 8015ede:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015ee2:	f7fb ba85 	b.w	80113f0 <_malloc_r>
 8015ee6:	b922      	cbnz	r2, 8015ef2 <_realloc_r+0x20>
 8015ee8:	f7fb fa34 	bl	8011354 <_free_r>
 8015eec:	4625      	mov	r5, r4
 8015eee:	4628      	mov	r0, r5
 8015ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ef2:	f000 f9ce 	bl	8016292 <_malloc_usable_size_r>
 8015ef6:	42a0      	cmp	r0, r4
 8015ef8:	d20f      	bcs.n	8015f1a <_realloc_r+0x48>
 8015efa:	4621      	mov	r1, r4
 8015efc:	4638      	mov	r0, r7
 8015efe:	f7fb fa77 	bl	80113f0 <_malloc_r>
 8015f02:	4605      	mov	r5, r0
 8015f04:	2800      	cmp	r0, #0
 8015f06:	d0f2      	beq.n	8015eee <_realloc_r+0x1c>
 8015f08:	4631      	mov	r1, r6
 8015f0a:	4622      	mov	r2, r4
 8015f0c:	f7fb fa0e 	bl	801132c <memcpy>
 8015f10:	4631      	mov	r1, r6
 8015f12:	4638      	mov	r0, r7
 8015f14:	f7fb fa1e 	bl	8011354 <_free_r>
 8015f18:	e7e9      	b.n	8015eee <_realloc_r+0x1c>
 8015f1a:	4635      	mov	r5, r6
 8015f1c:	e7e7      	b.n	8015eee <_realloc_r+0x1c>

08015f1e <__ssputs_r>:
 8015f1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015f22:	688e      	ldr	r6, [r1, #8]
 8015f24:	429e      	cmp	r6, r3
 8015f26:	4682      	mov	sl, r0
 8015f28:	460c      	mov	r4, r1
 8015f2a:	4690      	mov	r8, r2
 8015f2c:	4699      	mov	r9, r3
 8015f2e:	d837      	bhi.n	8015fa0 <__ssputs_r+0x82>
 8015f30:	898a      	ldrh	r2, [r1, #12]
 8015f32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015f36:	d031      	beq.n	8015f9c <__ssputs_r+0x7e>
 8015f38:	6825      	ldr	r5, [r4, #0]
 8015f3a:	6909      	ldr	r1, [r1, #16]
 8015f3c:	1a6f      	subs	r7, r5, r1
 8015f3e:	6965      	ldr	r5, [r4, #20]
 8015f40:	2302      	movs	r3, #2
 8015f42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015f46:	fb95 f5f3 	sdiv	r5, r5, r3
 8015f4a:	f109 0301 	add.w	r3, r9, #1
 8015f4e:	443b      	add	r3, r7
 8015f50:	429d      	cmp	r5, r3
 8015f52:	bf38      	it	cc
 8015f54:	461d      	movcc	r5, r3
 8015f56:	0553      	lsls	r3, r2, #21
 8015f58:	d530      	bpl.n	8015fbc <__ssputs_r+0x9e>
 8015f5a:	4629      	mov	r1, r5
 8015f5c:	f7fb fa48 	bl	80113f0 <_malloc_r>
 8015f60:	4606      	mov	r6, r0
 8015f62:	b950      	cbnz	r0, 8015f7a <__ssputs_r+0x5c>
 8015f64:	230c      	movs	r3, #12
 8015f66:	f8ca 3000 	str.w	r3, [sl]
 8015f6a:	89a3      	ldrh	r3, [r4, #12]
 8015f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015f70:	81a3      	strh	r3, [r4, #12]
 8015f72:	f04f 30ff 	mov.w	r0, #4294967295
 8015f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f7a:	463a      	mov	r2, r7
 8015f7c:	6921      	ldr	r1, [r4, #16]
 8015f7e:	f7fb f9d5 	bl	801132c <memcpy>
 8015f82:	89a3      	ldrh	r3, [r4, #12]
 8015f84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015f88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015f8c:	81a3      	strh	r3, [r4, #12]
 8015f8e:	6126      	str	r6, [r4, #16]
 8015f90:	6165      	str	r5, [r4, #20]
 8015f92:	443e      	add	r6, r7
 8015f94:	1bed      	subs	r5, r5, r7
 8015f96:	6026      	str	r6, [r4, #0]
 8015f98:	60a5      	str	r5, [r4, #8]
 8015f9a:	464e      	mov	r6, r9
 8015f9c:	454e      	cmp	r6, r9
 8015f9e:	d900      	bls.n	8015fa2 <__ssputs_r+0x84>
 8015fa0:	464e      	mov	r6, r9
 8015fa2:	4632      	mov	r2, r6
 8015fa4:	4641      	mov	r1, r8
 8015fa6:	6820      	ldr	r0, [r4, #0]
 8015fa8:	f7ff fb6c 	bl	8015684 <memmove>
 8015fac:	68a3      	ldr	r3, [r4, #8]
 8015fae:	1b9b      	subs	r3, r3, r6
 8015fb0:	60a3      	str	r3, [r4, #8]
 8015fb2:	6823      	ldr	r3, [r4, #0]
 8015fb4:	441e      	add	r6, r3
 8015fb6:	6026      	str	r6, [r4, #0]
 8015fb8:	2000      	movs	r0, #0
 8015fba:	e7dc      	b.n	8015f76 <__ssputs_r+0x58>
 8015fbc:	462a      	mov	r2, r5
 8015fbe:	f7ff ff88 	bl	8015ed2 <_realloc_r>
 8015fc2:	4606      	mov	r6, r0
 8015fc4:	2800      	cmp	r0, #0
 8015fc6:	d1e2      	bne.n	8015f8e <__ssputs_r+0x70>
 8015fc8:	6921      	ldr	r1, [r4, #16]
 8015fca:	4650      	mov	r0, sl
 8015fcc:	f7fb f9c2 	bl	8011354 <_free_r>
 8015fd0:	e7c8      	b.n	8015f64 <__ssputs_r+0x46>
	...

08015fd4 <_svfiprintf_r>:
 8015fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fd8:	461d      	mov	r5, r3
 8015fda:	898b      	ldrh	r3, [r1, #12]
 8015fdc:	061f      	lsls	r7, r3, #24
 8015fde:	b09d      	sub	sp, #116	; 0x74
 8015fe0:	4680      	mov	r8, r0
 8015fe2:	460c      	mov	r4, r1
 8015fe4:	4616      	mov	r6, r2
 8015fe6:	d50f      	bpl.n	8016008 <_svfiprintf_r+0x34>
 8015fe8:	690b      	ldr	r3, [r1, #16]
 8015fea:	b96b      	cbnz	r3, 8016008 <_svfiprintf_r+0x34>
 8015fec:	2140      	movs	r1, #64	; 0x40
 8015fee:	f7fb f9ff 	bl	80113f0 <_malloc_r>
 8015ff2:	6020      	str	r0, [r4, #0]
 8015ff4:	6120      	str	r0, [r4, #16]
 8015ff6:	b928      	cbnz	r0, 8016004 <_svfiprintf_r+0x30>
 8015ff8:	230c      	movs	r3, #12
 8015ffa:	f8c8 3000 	str.w	r3, [r8]
 8015ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8016002:	e0c8      	b.n	8016196 <_svfiprintf_r+0x1c2>
 8016004:	2340      	movs	r3, #64	; 0x40
 8016006:	6163      	str	r3, [r4, #20]
 8016008:	2300      	movs	r3, #0
 801600a:	9309      	str	r3, [sp, #36]	; 0x24
 801600c:	2320      	movs	r3, #32
 801600e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8016012:	2330      	movs	r3, #48	; 0x30
 8016014:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016018:	9503      	str	r5, [sp, #12]
 801601a:	f04f 0b01 	mov.w	fp, #1
 801601e:	4637      	mov	r7, r6
 8016020:	463d      	mov	r5, r7
 8016022:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016026:	b10b      	cbz	r3, 801602c <_svfiprintf_r+0x58>
 8016028:	2b25      	cmp	r3, #37	; 0x25
 801602a:	d13e      	bne.n	80160aa <_svfiprintf_r+0xd6>
 801602c:	ebb7 0a06 	subs.w	sl, r7, r6
 8016030:	d00b      	beq.n	801604a <_svfiprintf_r+0x76>
 8016032:	4653      	mov	r3, sl
 8016034:	4632      	mov	r2, r6
 8016036:	4621      	mov	r1, r4
 8016038:	4640      	mov	r0, r8
 801603a:	f7ff ff70 	bl	8015f1e <__ssputs_r>
 801603e:	3001      	adds	r0, #1
 8016040:	f000 80a4 	beq.w	801618c <_svfiprintf_r+0x1b8>
 8016044:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016046:	4453      	add	r3, sl
 8016048:	9309      	str	r3, [sp, #36]	; 0x24
 801604a:	783b      	ldrb	r3, [r7, #0]
 801604c:	2b00      	cmp	r3, #0
 801604e:	f000 809d 	beq.w	801618c <_svfiprintf_r+0x1b8>
 8016052:	2300      	movs	r3, #0
 8016054:	f04f 32ff 	mov.w	r2, #4294967295
 8016058:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801605c:	9304      	str	r3, [sp, #16]
 801605e:	9307      	str	r3, [sp, #28]
 8016060:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016064:	931a      	str	r3, [sp, #104]	; 0x68
 8016066:	462f      	mov	r7, r5
 8016068:	2205      	movs	r2, #5
 801606a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801606e:	4850      	ldr	r0, [pc, #320]	; (80161b0 <_svfiprintf_r+0x1dc>)
 8016070:	f7f1 ffee 	bl	8008050 <memchr>
 8016074:	9b04      	ldr	r3, [sp, #16]
 8016076:	b9d0      	cbnz	r0, 80160ae <_svfiprintf_r+0xda>
 8016078:	06d9      	lsls	r1, r3, #27
 801607a:	bf44      	itt	mi
 801607c:	2220      	movmi	r2, #32
 801607e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016082:	071a      	lsls	r2, r3, #28
 8016084:	bf44      	itt	mi
 8016086:	222b      	movmi	r2, #43	; 0x2b
 8016088:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801608c:	782a      	ldrb	r2, [r5, #0]
 801608e:	2a2a      	cmp	r2, #42	; 0x2a
 8016090:	d015      	beq.n	80160be <_svfiprintf_r+0xea>
 8016092:	9a07      	ldr	r2, [sp, #28]
 8016094:	462f      	mov	r7, r5
 8016096:	2000      	movs	r0, #0
 8016098:	250a      	movs	r5, #10
 801609a:	4639      	mov	r1, r7
 801609c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80160a0:	3b30      	subs	r3, #48	; 0x30
 80160a2:	2b09      	cmp	r3, #9
 80160a4:	d94d      	bls.n	8016142 <_svfiprintf_r+0x16e>
 80160a6:	b1b8      	cbz	r0, 80160d8 <_svfiprintf_r+0x104>
 80160a8:	e00f      	b.n	80160ca <_svfiprintf_r+0xf6>
 80160aa:	462f      	mov	r7, r5
 80160ac:	e7b8      	b.n	8016020 <_svfiprintf_r+0x4c>
 80160ae:	4a40      	ldr	r2, [pc, #256]	; (80161b0 <_svfiprintf_r+0x1dc>)
 80160b0:	1a80      	subs	r0, r0, r2
 80160b2:	fa0b f000 	lsl.w	r0, fp, r0
 80160b6:	4318      	orrs	r0, r3
 80160b8:	9004      	str	r0, [sp, #16]
 80160ba:	463d      	mov	r5, r7
 80160bc:	e7d3      	b.n	8016066 <_svfiprintf_r+0x92>
 80160be:	9a03      	ldr	r2, [sp, #12]
 80160c0:	1d11      	adds	r1, r2, #4
 80160c2:	6812      	ldr	r2, [r2, #0]
 80160c4:	9103      	str	r1, [sp, #12]
 80160c6:	2a00      	cmp	r2, #0
 80160c8:	db01      	blt.n	80160ce <_svfiprintf_r+0xfa>
 80160ca:	9207      	str	r2, [sp, #28]
 80160cc:	e004      	b.n	80160d8 <_svfiprintf_r+0x104>
 80160ce:	4252      	negs	r2, r2
 80160d0:	f043 0302 	orr.w	r3, r3, #2
 80160d4:	9207      	str	r2, [sp, #28]
 80160d6:	9304      	str	r3, [sp, #16]
 80160d8:	783b      	ldrb	r3, [r7, #0]
 80160da:	2b2e      	cmp	r3, #46	; 0x2e
 80160dc:	d10c      	bne.n	80160f8 <_svfiprintf_r+0x124>
 80160de:	787b      	ldrb	r3, [r7, #1]
 80160e0:	2b2a      	cmp	r3, #42	; 0x2a
 80160e2:	d133      	bne.n	801614c <_svfiprintf_r+0x178>
 80160e4:	9b03      	ldr	r3, [sp, #12]
 80160e6:	1d1a      	adds	r2, r3, #4
 80160e8:	681b      	ldr	r3, [r3, #0]
 80160ea:	9203      	str	r2, [sp, #12]
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	bfb8      	it	lt
 80160f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80160f4:	3702      	adds	r7, #2
 80160f6:	9305      	str	r3, [sp, #20]
 80160f8:	4d2e      	ldr	r5, [pc, #184]	; (80161b4 <_svfiprintf_r+0x1e0>)
 80160fa:	7839      	ldrb	r1, [r7, #0]
 80160fc:	2203      	movs	r2, #3
 80160fe:	4628      	mov	r0, r5
 8016100:	f7f1 ffa6 	bl	8008050 <memchr>
 8016104:	b138      	cbz	r0, 8016116 <_svfiprintf_r+0x142>
 8016106:	2340      	movs	r3, #64	; 0x40
 8016108:	1b40      	subs	r0, r0, r5
 801610a:	fa03 f000 	lsl.w	r0, r3, r0
 801610e:	9b04      	ldr	r3, [sp, #16]
 8016110:	4303      	orrs	r3, r0
 8016112:	3701      	adds	r7, #1
 8016114:	9304      	str	r3, [sp, #16]
 8016116:	7839      	ldrb	r1, [r7, #0]
 8016118:	4827      	ldr	r0, [pc, #156]	; (80161b8 <_svfiprintf_r+0x1e4>)
 801611a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801611e:	2206      	movs	r2, #6
 8016120:	1c7e      	adds	r6, r7, #1
 8016122:	f7f1 ff95 	bl	8008050 <memchr>
 8016126:	2800      	cmp	r0, #0
 8016128:	d038      	beq.n	801619c <_svfiprintf_r+0x1c8>
 801612a:	4b24      	ldr	r3, [pc, #144]	; (80161bc <_svfiprintf_r+0x1e8>)
 801612c:	bb13      	cbnz	r3, 8016174 <_svfiprintf_r+0x1a0>
 801612e:	9b03      	ldr	r3, [sp, #12]
 8016130:	3307      	adds	r3, #7
 8016132:	f023 0307 	bic.w	r3, r3, #7
 8016136:	3308      	adds	r3, #8
 8016138:	9303      	str	r3, [sp, #12]
 801613a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801613c:	444b      	add	r3, r9
 801613e:	9309      	str	r3, [sp, #36]	; 0x24
 8016140:	e76d      	b.n	801601e <_svfiprintf_r+0x4a>
 8016142:	fb05 3202 	mla	r2, r5, r2, r3
 8016146:	2001      	movs	r0, #1
 8016148:	460f      	mov	r7, r1
 801614a:	e7a6      	b.n	801609a <_svfiprintf_r+0xc6>
 801614c:	2300      	movs	r3, #0
 801614e:	3701      	adds	r7, #1
 8016150:	9305      	str	r3, [sp, #20]
 8016152:	4619      	mov	r1, r3
 8016154:	250a      	movs	r5, #10
 8016156:	4638      	mov	r0, r7
 8016158:	f810 2b01 	ldrb.w	r2, [r0], #1
 801615c:	3a30      	subs	r2, #48	; 0x30
 801615e:	2a09      	cmp	r2, #9
 8016160:	d903      	bls.n	801616a <_svfiprintf_r+0x196>
 8016162:	2b00      	cmp	r3, #0
 8016164:	d0c8      	beq.n	80160f8 <_svfiprintf_r+0x124>
 8016166:	9105      	str	r1, [sp, #20]
 8016168:	e7c6      	b.n	80160f8 <_svfiprintf_r+0x124>
 801616a:	fb05 2101 	mla	r1, r5, r1, r2
 801616e:	2301      	movs	r3, #1
 8016170:	4607      	mov	r7, r0
 8016172:	e7f0      	b.n	8016156 <_svfiprintf_r+0x182>
 8016174:	ab03      	add	r3, sp, #12
 8016176:	9300      	str	r3, [sp, #0]
 8016178:	4622      	mov	r2, r4
 801617a:	4b11      	ldr	r3, [pc, #68]	; (80161c0 <_svfiprintf_r+0x1ec>)
 801617c:	a904      	add	r1, sp, #16
 801617e:	4640      	mov	r0, r8
 8016180:	f7fb fb64 	bl	801184c <_printf_float>
 8016184:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016188:	4681      	mov	r9, r0
 801618a:	d1d6      	bne.n	801613a <_svfiprintf_r+0x166>
 801618c:	89a3      	ldrh	r3, [r4, #12]
 801618e:	065b      	lsls	r3, r3, #25
 8016190:	f53f af35 	bmi.w	8015ffe <_svfiprintf_r+0x2a>
 8016194:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016196:	b01d      	add	sp, #116	; 0x74
 8016198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801619c:	ab03      	add	r3, sp, #12
 801619e:	9300      	str	r3, [sp, #0]
 80161a0:	4622      	mov	r2, r4
 80161a2:	4b07      	ldr	r3, [pc, #28]	; (80161c0 <_svfiprintf_r+0x1ec>)
 80161a4:	a904      	add	r1, sp, #16
 80161a6:	4640      	mov	r0, r8
 80161a8:	f7fb fe06 	bl	8011db8 <_printf_i>
 80161ac:	e7ea      	b.n	8016184 <_svfiprintf_r+0x1b0>
 80161ae:	bf00      	nop
 80161b0:	08016850 	.word	0x08016850
 80161b4:	08016856 	.word	0x08016856
 80161b8:	0801685a 	.word	0x0801685a
 80161bc:	0801184d 	.word	0x0801184d
 80161c0:	08015f1f 	.word	0x08015f1f

080161c4 <_putc_r>:
 80161c4:	b570      	push	{r4, r5, r6, lr}
 80161c6:	460d      	mov	r5, r1
 80161c8:	4614      	mov	r4, r2
 80161ca:	4606      	mov	r6, r0
 80161cc:	b118      	cbz	r0, 80161d6 <_putc_r+0x12>
 80161ce:	6983      	ldr	r3, [r0, #24]
 80161d0:	b90b      	cbnz	r3, 80161d6 <_putc_r+0x12>
 80161d2:	f7fa ff7d 	bl	80110d0 <__sinit>
 80161d6:	4b13      	ldr	r3, [pc, #76]	; (8016224 <_putc_r+0x60>)
 80161d8:	429c      	cmp	r4, r3
 80161da:	d112      	bne.n	8016202 <_putc_r+0x3e>
 80161dc:	6874      	ldr	r4, [r6, #4]
 80161de:	68a3      	ldr	r3, [r4, #8]
 80161e0:	3b01      	subs	r3, #1
 80161e2:	2b00      	cmp	r3, #0
 80161e4:	60a3      	str	r3, [r4, #8]
 80161e6:	da16      	bge.n	8016216 <_putc_r+0x52>
 80161e8:	69a2      	ldr	r2, [r4, #24]
 80161ea:	4293      	cmp	r3, r2
 80161ec:	db02      	blt.n	80161f4 <_putc_r+0x30>
 80161ee:	b2eb      	uxtb	r3, r5
 80161f0:	2b0a      	cmp	r3, #10
 80161f2:	d110      	bne.n	8016216 <_putc_r+0x52>
 80161f4:	4622      	mov	r2, r4
 80161f6:	4629      	mov	r1, r5
 80161f8:	4630      	mov	r0, r6
 80161fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80161fe:	f7fd bf85 	b.w	801410c <__swbuf_r>
 8016202:	4b09      	ldr	r3, [pc, #36]	; (8016228 <_putc_r+0x64>)
 8016204:	429c      	cmp	r4, r3
 8016206:	d101      	bne.n	801620c <_putc_r+0x48>
 8016208:	68b4      	ldr	r4, [r6, #8]
 801620a:	e7e8      	b.n	80161de <_putc_r+0x1a>
 801620c:	4b07      	ldr	r3, [pc, #28]	; (801622c <_putc_r+0x68>)
 801620e:	429c      	cmp	r4, r3
 8016210:	bf08      	it	eq
 8016212:	68f4      	ldreq	r4, [r6, #12]
 8016214:	e7e3      	b.n	80161de <_putc_r+0x1a>
 8016216:	6823      	ldr	r3, [r4, #0]
 8016218:	1c5a      	adds	r2, r3, #1
 801621a:	6022      	str	r2, [r4, #0]
 801621c:	701d      	strb	r5, [r3, #0]
 801621e:	b2e8      	uxtb	r0, r5
 8016220:	bd70      	pop	{r4, r5, r6, pc}
 8016222:	bf00      	nop
 8016224:	0801680c 	.word	0x0801680c
 8016228:	0801682c 	.word	0x0801682c
 801622c:	080167ec 	.word	0x080167ec

08016230 <_read_r>:
 8016230:	b538      	push	{r3, r4, r5, lr}
 8016232:	4c07      	ldr	r4, [pc, #28]	; (8016250 <_read_r+0x20>)
 8016234:	4605      	mov	r5, r0
 8016236:	4608      	mov	r0, r1
 8016238:	4611      	mov	r1, r2
 801623a:	2200      	movs	r2, #0
 801623c:	6022      	str	r2, [r4, #0]
 801623e:	461a      	mov	r2, r3
 8016240:	f7f6 ffb4 	bl	800d1ac <_read>
 8016244:	1c43      	adds	r3, r0, #1
 8016246:	d102      	bne.n	801624e <_read_r+0x1e>
 8016248:	6823      	ldr	r3, [r4, #0]
 801624a:	b103      	cbz	r3, 801624e <_read_r+0x1e>
 801624c:	602b      	str	r3, [r5, #0]
 801624e:	bd38      	pop	{r3, r4, r5, pc}
 8016250:	2000a74c 	.word	0x2000a74c

08016254 <strncmp>:
 8016254:	b510      	push	{r4, lr}
 8016256:	b16a      	cbz	r2, 8016274 <strncmp+0x20>
 8016258:	3901      	subs	r1, #1
 801625a:	1884      	adds	r4, r0, r2
 801625c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016260:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016264:	4293      	cmp	r3, r2
 8016266:	d103      	bne.n	8016270 <strncmp+0x1c>
 8016268:	42a0      	cmp	r0, r4
 801626a:	d001      	beq.n	8016270 <strncmp+0x1c>
 801626c:	2b00      	cmp	r3, #0
 801626e:	d1f5      	bne.n	801625c <strncmp+0x8>
 8016270:	1a98      	subs	r0, r3, r2
 8016272:	bd10      	pop	{r4, pc}
 8016274:	4610      	mov	r0, r2
 8016276:	e7fc      	b.n	8016272 <strncmp+0x1e>

08016278 <__ascii_wctomb>:
 8016278:	b149      	cbz	r1, 801628e <__ascii_wctomb+0x16>
 801627a:	2aff      	cmp	r2, #255	; 0xff
 801627c:	bf85      	ittet	hi
 801627e:	238a      	movhi	r3, #138	; 0x8a
 8016280:	6003      	strhi	r3, [r0, #0]
 8016282:	700a      	strbls	r2, [r1, #0]
 8016284:	f04f 30ff 	movhi.w	r0, #4294967295
 8016288:	bf98      	it	ls
 801628a:	2001      	movls	r0, #1
 801628c:	4770      	bx	lr
 801628e:	4608      	mov	r0, r1
 8016290:	4770      	bx	lr

08016292 <_malloc_usable_size_r>:
 8016292:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016296:	1f18      	subs	r0, r3, #4
 8016298:	2b00      	cmp	r3, #0
 801629a:	bfbc      	itt	lt
 801629c:	580b      	ldrlt	r3, [r1, r0]
 801629e:	18c0      	addlt	r0, r0, r3
 80162a0:	4770      	bx	lr
	...

080162a4 <_init>:
 80162a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162a6:	bf00      	nop
 80162a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162aa:	bc08      	pop	{r3}
 80162ac:	469e      	mov	lr, r3
 80162ae:	4770      	bx	lr

080162b0 <_fini>:
 80162b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162b2:	bf00      	nop
 80162b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80162b6:	bc08      	pop	{r3}
 80162b8:	469e      	mov	lr, r3
 80162ba:	4770      	bx	lr
