
ubuntu-preinstalled/sg_write_x:     file format elf32-littlearm


Disassembly of section .init:

00000e14 <.init>:
 e14:	push	{r3, lr}
 e18:	bl	3294 <set_scsi_pt_cdb@plt+0x2190>
 e1c:	pop	{r3, pc}

Disassembly of section .plt:

00000e20 <raise@plt-0x14>:
     e20:	push	{lr}		; (str lr, [sp, #-4]!)
     e24:	ldr	lr, [pc, #4]	; e30 <raise@plt-0x4>
     e28:	add	lr, pc, lr
     e2c:	ldr	pc, [lr, #8]!
     e30:	andeq	r9, r1, r8, lsr #1

00000e34 <raise@plt>:
     e34:	add	ip, pc, #0, 12
     e38:	add	ip, ip, #102400	; 0x19000
     e3c:	ldr	pc, [ip, #168]!	; 0xa8

00000e40 <sg_ll_readcap_10@plt>:
     e40:	add	ip, pc, #0, 12
     e44:	add	ip, ip, #102400	; 0x19000
     e48:	ldr	pc, [ip, #160]!	; 0xa0

00000e4c <get_scsi_pt_os_err@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #102400	; 0x19000
     e54:	ldr	pc, [ip, #152]!	; 0x98

00000e58 <sg_ll_readcap_16@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #102400	; 0x19000
     e60:	ldr	pc, [ip, #144]!	; 0x90

00000e64 <sg_set_binary_mode@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #102400	; 0x19000
     e6c:	ldr	pc, [ip, #136]!	; 0x88

00000e70 <__cxa_finalize@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #102400	; 0x19000
     e78:	ldr	pc, [ip, #128]!	; 0x80

00000e7c <set_scsi_pt_data_out@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #102400	; 0x19000
     e84:	ldr	pc, [ip, #120]!	; 0x78

00000e88 <read@plt>:
     e88:	add	ip, pc, #0, 12
     e8c:	add	ip, ip, #102400	; 0x19000
     e90:	ldr	pc, [ip, #112]!	; 0x70

00000e94 <free@plt>:
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #102400	; 0x19000
     e9c:	ldr	pc, [ip, #104]!	; 0x68

00000ea0 <fgets@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #102400	; 0x19000
     ea8:	ldr	pc, [ip, #96]!	; 0x60

00000eac <construct_scsi_pt_obj@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #102400	; 0x19000
     eb4:	ldr	pc, [ip, #88]!	; 0x58

00000eb8 <memcpy@plt>:
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #102400	; 0x19000
     ec0:	ldr	pc, [ip, #80]!	; 0x50

00000ec4 <sg_cmds_close_device@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #102400	; 0x19000
     ecc:	ldr	pc, [ip, #72]!	; 0x48

00000ed0 <__stack_chk_fail@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #102400	; 0x19000
     ed8:	ldr	pc, [ip, #64]!	; 0x40

00000edc <pr2serr@plt>:
     edc:			; <UNDEFINED> instruction: 0xe7fd4778
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #102400	; 0x19000
     ee8:	ldr	pc, [ip, #52]!	; 0x34

00000eec <perror@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #102400	; 0x19000
     ef4:	ldr	pc, [ip, #44]!	; 0x2c

00000ef8 <__fxstat64@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #102400	; 0x19000
     f00:	ldr	pc, [ip, #36]!	; 0x24

00000f04 <__memcpy_chk@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #102400	; 0x19000
     f0c:	ldr	pc, [ip, #28]!

00000f10 <hex2stdout@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #102400	; 0x19000
     f18:	ldr	pc, [ip, #20]!

00000f1c <lseek64@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #102400	; 0x19000
     f24:	ldr	pc, [ip, #12]!

00000f28 <__strcpy_chk@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #102400	; 0x19000
     f30:	ldr	pc, [ip, #4]!

00000f34 <open64@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #24, 20	; 0x18000
     f3c:	ldr	pc, [ip, #4092]!	; 0xffc

00000f40 <puts@plt>:
     f40:			; <UNDEFINED> instruction: 0xe7fd4778
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #24, 20	; 0x18000
     f4c:	ldr	pc, [ip, #4080]!	; 0xff0

00000f50 <__libc_start_main@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #24, 20	; 0x18000
     f58:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f5c <__ctype_toupper_loc@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #24, 20	; 0x18000
     f64:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f68 <__gmon_start__@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #24, 20	; 0x18000
     f70:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f74 <getopt_long@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #24, 20	; 0x18000
     f7c:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f80 <strlen@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #24, 20	; 0x18000
     f88:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f8c <strchr@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #24, 20	; 0x18000
     f94:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f98 <sg_if_can2stderr@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #24, 20	; 0x18000
     fa0:	ldr	pc, [ip, #4024]!	; 0xfb8

00000fa4 <do_scsi_pt@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #24, 20	; 0x18000
     fac:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fb0 <__errno_location@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #24, 20	; 0x18000
     fb8:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fbc <destruct_scsi_pt_obj@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #24, 20	; 0x18000
     fc4:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fc8 <memset@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #24, 20	; 0x18000
     fd0:	ldr	pc, [ip, #3992]!	; 0xf98

00000fd4 <putchar@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #24, 20	; 0x18000
     fdc:	ldr	pc, [ip, #3984]!	; 0xf90

00000fe0 <__printf_chk@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #24, 20	; 0x18000
     fe8:	ldr	pc, [ip, #3976]!	; 0xf88

00000fec <write@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #24, 20	; 0x18000
     ff4:	ldr	pc, [ip, #3968]!	; 0xf80

00000ff8 <sg_get_llnum@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #24, 20	; 0x18000
    1000:	ldr	pc, [ip, #3960]!	; 0xf78

00001004 <sg_convert_errno@plt>:
    1004:			; <UNDEFINED> instruction: 0xe7fd4778
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #24, 20	; 0x18000
    1010:	ldr	pc, [ip, #3948]!	; 0xf6c

00001014 <fclose@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #24, 20	; 0x18000
    101c:	ldr	pc, [ip, #3940]!	; 0xf64

00001020 <sg_get_sense_cmd_spec_fld@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #24, 20	; 0x18000
    1028:	ldr	pc, [ip, #3932]!	; 0xf5c

0000102c <set_scsi_pt_sense@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #24, 20	; 0x18000
    1034:	ldr	pc, [ip, #3924]!	; 0xf54

00001038 <safe_strerror@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #24, 20	; 0x18000
    1040:	ldr	pc, [ip, #3916]!	; 0xf4c

00001044 <get_scsi_pt_sense_len@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #24, 20	; 0x18000
    104c:	ldr	pc, [ip, #3908]!	; 0xf44

00001050 <sg_cmds_process_resp@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #24, 20	; 0x18000
    1058:	ldr	pc, [ip, #3900]!	; 0xf3c

0000105c <fopen64@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #24, 20	; 0x18000
    1064:	ldr	pc, [ip, #3892]!	; 0xf34

00001068 <strpbrk@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #24, 20	; 0x18000
    1070:	ldr	pc, [ip, #3884]!	; 0xf2c

00001074 <sg_get_category_sense_str@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #24, 20	; 0x18000
    107c:	ldr	pc, [ip, #3876]!	; 0xf24

00001080 <sg_get_num@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #24, 20	; 0x18000
    1088:	ldr	pc, [ip, #3868]!	; 0xf1c

0000108c <hex2stderr@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #24, 20	; 0x18000
    1094:	ldr	pc, [ip, #3860]!	; 0xf14

00001098 <sg_cmds_open_device@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #24, 20	; 0x18000
    10a0:	ldr	pc, [ip, #3852]!	; 0xf0c

000010a4 <sg_all_zeros@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #24, 20	; 0x18000
    10ac:	ldr	pc, [ip, #3844]!	; 0xf04

000010b0 <__xstat64@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #24, 20	; 0x18000
    10b8:	ldr	pc, [ip, #3836]!	; 0xefc

000010bc <sg_memalign@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #24, 20	; 0x18000
    10c4:	ldr	pc, [ip, #3828]!	; 0xef4

000010c8 <abort@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #24, 20	; 0x18000
    10d0:	ldr	pc, [ip, #3820]!	; 0xeec

000010d4 <close@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #24, 20	; 0x18000
    10dc:	ldr	pc, [ip, #3812]!	; 0xee4

000010e0 <__snprintf_chk@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #24, 20	; 0x18000
    10e8:	ldr	pc, [ip, #3804]!	; 0xedc

000010ec <strspn@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #24, 20	; 0x18000
    10f4:	ldr	pc, [ip, #3796]!	; 0xed4

000010f8 <sg_get_sense_info_fld@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #24, 20	; 0x18000
    1100:	ldr	pc, [ip, #3788]!	; 0xecc

00001104 <set_scsi_pt_cdb@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #24, 20	; 0x18000
    110c:	ldr	pc, [ip, #3780]!	; 0xec4

Disassembly of section .text:

00001110 <.text>:
    1110:	svcmi	0x00f0e92d
    1114:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    1118:	strbtmi	r8, [r0], r2, lsl #22
    111c:	stc	8, cr15, [r8], {223}	; 0xdf
    1120:			; <UNDEFINED> instruction: 0xf8df2500
    1124:	strtmi	ip, [r9], -r8, lsl #24
    1128:			; <UNDEFINED> instruction: 0xf8df44fe
    112c:			; <UNDEFINED> instruction: 0xf6adac04
    1130:	ssatmi	r1, #10, ip, asr #26
    1134:	blge	66ce24 <set_scsi_pt_cdb@plt+0x66bd20>
    1138:	bge	6a6d60 <set_scsi_pt_cdb@plt+0x6a5c5c>
    113c:	blvc	ffd3f4c0 <set_scsi_pt_cdb@plt+0xffd3e3bc>
    1140:	andls	sl, r9, #432	; 0x1b0
    1144:	ldrbtmi	sl, [pc], #-3156	; 114c <set_scsi_pt_cdb@plt+0x48>
    1148:	movwls	r9, #54790	; 0xd606
    114c:	bleq	fe03d588 <set_scsi_pt_cdb@plt+0xfe03c484>
    1150:	bvc	43c978 <set_scsi_pt_cdb@plt+0x43b874>
    1154:	blvc	ff83f4d8 <set_scsi_pt_cdb@plt+0xff83e3d4>
    1158:	adcscs	r4, r0, #6291456	; 0x600000
    115c:	smlsdxls	fp, pc, r4, r4	; <UNPREDICTABLE>
    1160:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    1164:	ldrbtmi	r4, [sl], #1568	; 0x620
    1168:			; <UNDEFINED> instruction: 0xf8dc4647
    116c:			; <UNDEFINED> instruction: 0xf8cdc000
    1170:			; <UNDEFINED> instruction: 0xf04fc954
    1174:	andshi	r0, sp, r0, lsl #24
    1178:	andsvs	r9, sp, r9, lsl #22
    117c:	movwls	sl, #31518	; 0x7b1e
    1180:	andsvs	r9, sp, r6, lsl #22
    1184:	svc	0x0020f7ff
    1188:	rsbcs	r4, r8, #42991616	; 0x2900000
    118c:			; <UNDEFINED> instruction: 0xf7ff4658
    1190:	qadd16mi	lr, r9, ip
    1194:	rsbcs	r9, r8, #8, 16	; 0x80000
    1198:			; <UNDEFINED> instruction: 0xf7ff950a
    119c:	strls	lr, [ip, #-3862]	; 0xfffff0ea
    11a0:	mvnsvc	pc, #82837504	; 0x4f00000
    11a4:	blpl	fe53f528 <set_scsi_pt_cdb@plt+0xfe53e424>
    11a8:	subcc	pc, r4, r4, lsr #17
    11ac:	ldrbtmi	r2, [sp], #-888	; 0xfffffc88
    11b0:			; <UNDEFINED> instruction: 0xf04f62e3
    11b4:			; <UNDEFINED> instruction: 0x960533ff
    11b8:	strtvs	r6, [r3], -r3, ror #4
    11bc:	cdpls	7, 0, cr8, cr7, cr3, {3}
    11c0:	stceq	0, cr15, [r0], {79}	; 0x4f
    11c4:	bcs	43ca2c <set_scsi_pt_cdb@plt+0x43b928>
    11c8:	stmdals	r5, {r0, r1, r4, r6, r9, sl, lr}
    11cc:			; <UNDEFINED> instruction: 0x96004639
    11d0:	andgt	pc, r0, r6, asr #17
    11d4:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    11d8:			; <UNDEFINED> instruction: 0xf0001c46
    11dc:			; <UNDEFINED> instruction: 0xf1a08226
    11e0:	blcs	1141eb4 <set_scsi_pt_cdb@plt+0x1140db0>
    11e4:	andshi	pc, r5, #0, 4
    11e8:			; <UNDEFINED> instruction: 0xf013e8df
    11ec:	andseq	r0, r3, #16, 4
    11f0:	andeq	r0, sp, #805306369	; 0x30000001
    11f4:	andseq	r0, r3, #805306369	; 0x30000001
    11f8:	andseq	r0, r3, #805306369	; 0x30000001
    11fc:	andseq	r0, r3, #805306369	; 0x30000001
    1200:	andseq	r0, r3, #805306369	; 0x30000001
    1204:	andseq	r0, r3, #-1073741765	; 0xc000003b
    1208:			; <UNDEFINED> instruction: 0x01bd01dc
    120c:			; <UNDEFINED> instruction: 0x01ad0213
    1210:	andseq	r0, r3, #805306369	; 0x30000001
    1214:	andseq	r0, r3, #-1073741792	; 0xc0000020
    1218:	andseq	r0, r3, #-1073741796	; 0xc000001c
    121c:	andseq	r0, r3, #805306369	; 0x30000001
    1220:	cmpeq	r7, pc, asr r1
    1224:	andseq	r0, r3, #-1073741805	; 0xc0000013
    1228:	cmpeq	r9, ip, asr #2
    122c:			; <UNDEFINED> instruction: 0x01230135
    1230:			; <UNDEFINED> instruction: 0x01200213
    1234:	andseq	r0, r3, #805306369	; 0x30000001
    1238:	andseq	r0, r3, #805306369	; 0x30000001
    123c:	andseq	r0, r3, #805306369	; 0x30000001
    1240:	andseq	r0, r3, #805306369	; 0x30000001
    1244:	andseq	r0, r3, #805306369	; 0x30000001
    1248:	tsteq	r3, r4, lsl r1
    124c:	ldrshteq	r0, [r3], #6
    1250:	rscseq	r0, r0, r3, lsl r2
    1254:	sbcseq	r0, ip, r0, ror #1
    1258:	andseq	r0, r3, #213	; 0xd5
    125c:	sbceq	r0, fp, r3, lsl r2
    1260:	sbceq	r0, r1, r3, lsl r2
    1264:	andseq	r0, r3, #149	; 0x95
    1268:	addeq	r0, r1, lr, lsl #1
    126c:	rsbseq	r0, r0, sp, ror r0
    1270:	subseq	r0, sl, r0, rrx
    1274:	subeq	r0, r6, sl, asr #32
    1278:	movwcc	r6, #6563	; 0x19a3
    127c:	ldr	r6, [lr, r3, lsr #3]
    1280:	bcc	fef3f604 <set_scsi_pt_cdb@plt+0xfef3e500>
    1284:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1288:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    128c:	cmnvs	r0, #458752	; 0x70000
    1290:	strbthi	pc, [lr], r0, lsl #4	; <UNPREDICTABLE>
    1294:	svclt	0x00d42800
    1298:	andcs	r2, r1, r0
    129c:	str	r7, [lr, r0, ror #6]
    12a0:	andcs	r6, r1, #35840	; 0x8c00
    12a4:	ldrmi	r7, [r3], #-1122	; 0xfffffb9e
    12a8:	str	r6, [r8, r3, lsr #6]
    12ac:	bcc	fe43f630 <set_scsi_pt_cdb@plt+0xfe43e52c>
    12b0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    12b4:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    12b8:	vadd.i8	d2, d0, d3
    12bc:			; <UNDEFINED> instruction: 0xf00086e0
    12c0:	vsubw.u8	q8, q0, d1
    12c4:	rscvc	r0, r3, #64	; 0x40
    12c8:	ldrb	r7, [r8, -r0, lsr #1]!
    12cc:	bcc	1c3f650 <set_scsi_pt_cdb@plt+0x1c3e54c>
    12d0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    12d4:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    12d8:	svccc	0x0080f5b0
    12dc:	ldrbhi	pc, [r6], r0, lsl #1	; <UNPREDICTABLE>
    12e0:	subeq	pc, r4, r4, lsr #17
    12e4:	bvs	fe8fb098 <set_scsi_pt_cdb@plt+0xfe8f9f94>
    12e8:	adcvs	r3, r3, #67108864	; 0x4000000
    12ec:			; <UNDEFINED> instruction: 0xf8dfe767
    12f0:	stmiapl	fp!, {r4, r6, r9, fp, ip, sp}^
    12f4:			; <UNDEFINED> instruction: 0xf7ff6818
    12f8:	stmdbcs	r1, {r7, r9, sl, fp, sp, lr, pc}
    12fc:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1300:	strbhi	pc, [fp], r0, lsl #1	; <UNPREDICTABLE>
    1304:	ldrb	r6, [sl, -r0, lsr #12]
    1308:	bcc	d3f68c <set_scsi_pt_cdb@plt+0xd3e588>
    130c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1310:	addcc	pc, ip, r4, asr #17
    1314:			; <UNDEFINED> instruction: 0xf8dfe753
    1318:			; <UNDEFINED> instruction: 0xf8553a28
    131c:			; <UNDEFINED> instruction: 0xf8d88003
    1320:			; <UNDEFINED> instruction: 0xf7ff0000
    1324:	strmi	lr, [fp], -sl, ror #28
    1328:			; <UNDEFINED> instruction: 0x46021c59
    132c:			; <UNDEFINED> instruction: 0xf1b2bf08
    1330:			; <UNDEFINED> instruction: 0xf0003fff
    1334:			; <UNDEFINED> instruction: 0xf8d886c0
    1338:			; <UNDEFINED> instruction: 0x212c0000
    133c:	tstcs	ip, #196, 18	; 0x310000
    1340:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1344:			; <UNDEFINED> instruction: 0xf43f2800
    1348:	andcc	sl, r1, sl, lsr pc
    134c:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    1350:	strmi	r1, [r2], -lr, asr #24
    1354:			; <UNDEFINED> instruction: 0xf1b0bf08
    1358:			; <UNDEFINED> instruction: 0x460b3fff
    135c:	strhi	pc, [r2, r0]!
    1360:			; <UNDEFINED> instruction: 0xf1732800
    1364:	vaddw.s8	q0, q0, d1
    1368:	strvs	r8, [r2, #-1942]!	; 0xfffff86a
    136c:			; <UNDEFINED> instruction: 0xf1b9e727
    1370:			; <UNDEFINED> instruction: 0xf0400f00
    1374:			; <UNDEFINED> instruction: 0xf8df863e
    1378:	stmiapl	fp!, {r3, r6, r7, r8, fp, ip, sp}^
    137c:	ldrdls	pc, [r0], -r3
    1380:	blls	2baffc <set_scsi_pt_cdb@plt+0x2b9ef8>
    1384:			; <UNDEFINED> instruction: 0xf0402b00
    1388:			; <UNDEFINED> instruction: 0xf8df863b
    138c:	stmiapl	fp!, {r2, r4, r5, r7, r8, fp, ip, sp}^
    1390:	movwls	r6, #43035	; 0xa81b
    1394:			; <UNDEFINED> instruction: 0xf8dfe713
    1398:	stmiapl	fp!, {r3, r5, r7, r8, fp, ip, sp}^
    139c:			; <UNDEFINED> instruction: 0xf8c4681b
    13a0:	str	r3, [ip, -r8, lsl #1]
    13a4:	movwcc	r6, #6691	; 0x1a23
    13a8:	str	r6, [r8, -r3, lsr #4]
    13ac:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13b0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    13b4:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    13b8:	mvnvs	r2, pc, lsr r8
    13bc:	mrcge	6, 7, APSR_nzcv, cr15, cr15, {3}
    13c0:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13c4:			; <UNDEFINED> instruction: 0xf7ff4478
    13c8:	smlabb	r8, ip, sp, lr
    13cc:	mvnvc	r2, #67108864	; 0x4000000
    13d0:	movwcs	lr, #5877	; 0x16f5
    13d4:	ldrbt	r7, [r2], r3, lsr #7
    13d8:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13dc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    13e0:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    13e4:	vmlal.s8	q9, d0, d0
    13e8:	movwcs	r8, #5685	; 0x1635
    13ec:			; <UNDEFINED> instruction: 0x712387e0
    13f0:			; <UNDEFINED> instruction: 0xf8dfe6e5
    13f4:	stmiapl	fp!, {r2, r3, r6, r8, fp, ip, sp}^
    13f8:			; <UNDEFINED> instruction: 0xf7ff6818
    13fc:			; <UNDEFINED> instruction: 0xf1b0ee42
    1400:	strmi	r5, [r1], -r0, lsl #31
    1404:	strbhi	pc, [lr, #512]!	; 0x200	; <UNPREDICTABLE>
    1408:			; <UNDEFINED> instruction: 0xf0402800
    140c:	stmib	r4, {r0, r1, r6, r9, pc}^
    1410:			; <UNDEFINED> instruction: 0xe6d41112
    1414:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1418:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    141c:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
    1420:	svccc	0x0080f5b0
    1424:	ldrbhi	pc, [sl, #128]!	; 0x80	; <UNPREDICTABLE>
    1428:	strb	r8, [r8], r0, ror #14
    142c:	strtvc	r2, [r3], #769	; 0x301
    1430:			; <UNDEFINED> instruction: 0xf8dfe6c5
    1434:	stmiapl	fp!, {r2, r3, r8, fp, ip, sp}^
    1438:			; <UNDEFINED> instruction: 0xf7ff6818
    143c:			; <UNDEFINED> instruction: 0xf5b0ee22
    1440:			; <UNDEFINED> instruction: 0xf0803f80
    1444:	bls	2e2c14 <set_scsi_pt_cdb@plt+0x2e1b10>
    1448:			; <UNDEFINED> instruction: 0xf8a42301
    144c:	adcvc	r0, r3, #66	; 0x42
    1450:	addscs	pc, r0, r4, asr #17
    1454:			; <UNDEFINED> instruction: 0xf8dfe6b3
    1458:	stmiapl	fp!, {r3, r5, r6, r7, fp, ip, sp}^
    145c:			; <UNDEFINED> instruction: 0xf7ff6818
    1460:			; <UNDEFINED> instruction: 0xf5b0ee10
    1464:			; <UNDEFINED> instruction: 0xf0803f80
    1468:			; <UNDEFINED> instruction: 0xf8df85e7
    146c:	andcs	r3, r1, #220, 16	; 0xdc0000
    1470:	subeq	pc, r0, r4, lsr #17
    1474:	rsbvc	r4, r2, #2063597568	; 0x7b000000
    1478:	addscc	pc, r0, r4, asr #17
    147c:	movwcs	lr, #5791	; 0x169f
    1480:	ldr	r7, [ip], r3, ror #3
    1484:			; <UNDEFINED> instruction: 0x71a32301
    1488:			; <UNDEFINED> instruction: 0xf8dfe699
    148c:	andcs	r3, r1, #192, 16	; 0xc00000
    1490:	ldrbtmi	r7, [fp], #-354	; 0xfffffe9e
    1494:	addscc	pc, r0, r4, asr #17
    1498:			; <UNDEFINED> instruction: 0xf8dfe691
    149c:	andcs	r3, r1, #180, 16	; 0xb40000
    14a0:	ldrbtmi	r7, [fp], #-802	; 0xfffffcde
    14a4:	addscc	pc, r0, r4, asr #17
    14a8:			; <UNDEFINED> instruction: 0xf8dfe689
    14ac:	stmiapl	fp!, {r2, r4, r7, fp, ip, sp}^
    14b0:			; <UNDEFINED> instruction: 0xf7ff6818
    14b4:	stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    14b8:	strbhi	pc, [r5, #512]	; 0x200	; <UNPREDICTABLE>
    14bc:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    14c0:	andeq	pc, r1, r0
    14c4:	strtvc	r2, [r0], #-513	; 0xfffffdff
    14c8:	eorvc	r4, r2, #2063597568	; 0x7b000000
    14cc:	addscc	pc, r0, r4, asr #17
    14d0:			; <UNDEFINED> instruction: 0xf8dfe675
    14d4:	stmiapl	fp!, {r2, r3, r5, r6, fp, ip, sp}^
    14d8:			; <UNDEFINED> instruction: 0xf7ff6818
    14dc:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    14e0:			; <UNDEFINED> instruction: 0xf6bf62e0
    14e4:			; <UNDEFINED> instruction: 0xf8dfae6c
    14e8:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    14ec:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    14f0:			; <UNDEFINED> instruction: 0xf8dfe075
    14f4:			; <UNDEFINED> instruction: 0xf855384c
    14f8:			; <UNDEFINED> instruction: 0xf8d88003
    14fc:			; <UNDEFINED> instruction: 0xf7ff0000
    1500:			; <UNDEFINED> instruction: 0x460bed7c
    1504:	addsmi	r2, r9, #0, 2
    1508:			; <UNDEFINED> instruction: 0xf04f4602
    150c:	svclt	0x000830ff
    1510:			; <UNDEFINED> instruction: 0xf0c04290
    1514:			; <UNDEFINED> instruction: 0xf8d885a6
    1518:			; <UNDEFINED> instruction: 0x212c0000
    151c:			; <UNDEFINED> instruction: 0xf7ff65a2
    1520:	stmdacs	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
    1524:	strbhi	pc, [lr]	; <UNPREDICTABLE>
    1528:			; <UNDEFINED> instruction: 0xf7ff3001
    152c:	strmi	lr, [fp], -r6, ror #26
    1530:	addsmi	r2, r9, #0, 2
    1534:			; <UNDEFINED> instruction: 0xf04f4602
    1538:	svclt	0x000830ff
    153c:			; <UNDEFINED> instruction: 0xf0c04290
    1540:	strbvs	r8, [r2, #1480]!	; 0x5c8
    1544:			; <UNDEFINED> instruction: 0xf8dfe63b
    1548:	stmiapl	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    154c:			; <UNDEFINED> instruction: 0xf7ff6818
    1550:	stmdacs	r7, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1554:			; <UNDEFINED> instruction: 0xf67f6160
    1558:			; <UNDEFINED> instruction: 0xf8dfae32
    155c:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    1560:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1564:			; <UNDEFINED> instruction: 0xf8dfe03b
    1568:			; <UNDEFINED> instruction: 0xf85537d8
    156c:			; <UNDEFINED> instruction: 0xf8d88003
    1570:			; <UNDEFINED> instruction: 0xf7ff0000
    1574:	stmdacs	r7, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    1578:	vmax.s8	d4, d0, d3
    157c:			; <UNDEFINED> instruction: 0xf8d88548
    1580:			; <UNDEFINED> instruction: 0x212c0000
    1584:	eorscc	pc, r8, r4, lsl #17
    1588:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    158c:			; <UNDEFINED> instruction: 0xf43f2800
    1590:	andcc	sl, r1, r6, lsl lr
    1594:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1598:	vadd.i8	d2, d0, d15
    159c:			; <UNDEFINED> instruction: 0xf884868a
    15a0:			; <UNDEFINED> instruction: 0xe60c0039
    15a4:			; <UNDEFINED> instruction: 0x3798f8df
    15a8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    15ac:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    15b0:	svccc	0x0080f5b0
    15b4:	ldrbhi	pc, [r8, #-128]!	; 0xffffff80	; <UNPREDICTABLE>
    15b8:	sbfxcc	pc, pc, #17, #5
    15bc:	strhi	r2, [r0, r1, lsl #4]!
    15c0:	rscvc	r4, r2, fp, ror r4
    15c4:	addscc	pc, r0, r4, asr #17
    15c8:			; <UNDEFINED> instruction: 0xf8dfe5f9
    15cc:	ldrbtmi	r0, [r8], #-1944	; 0xfffff868
    15d0:	stc	7, cr15, [r6], {255}	; 0xff
    15d4:	b	81be5c <set_scsi_pt_cdb@plt+0x81ad58>
    15d8:			; <UNDEFINED> instruction: 0xf00170e0
    15dc:	strcs	pc, [r1, #-4023]	; 0xfffff049
    15e0:			; <UNDEFINED> instruction: 0x2784f8df
    15e4:			; <UNDEFINED> instruction: 0x3744f8df
    15e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    15ec:			; <UNDEFINED> instruction: 0xf8dd681a
    15f0:	subsmi	r3, sl, r4, asr r9
    15f4:	mvnshi	pc, r1, asr #32
    15f8:			; <UNDEFINED> instruction: 0xf60d4628
    15fc:	ldc	13, cr1, [sp], #368	; 0x170
    1600:	pop	{r1, r8, r9, fp, pc}
    1604:	movwcs	r8, #8176	; 0x1ff0
    1608:	ldrb	r7, [r8, #35]	; 0x23
    160c:	rsbvc	r2, r3, r1, lsl #6
    1610:			; <UNDEFINED> instruction: 0x4601e5d5
    1614:	smmlseq	r4, pc, r8, pc	; <UNPREDICTABLE>
    1618:			; <UNDEFINED> instruction: 0xf7ff4478
    161c:	bvs	83c7ac <set_scsi_pt_cdb@plt+0x83b6a8>
    1620:	rscvc	lr, r0, r0, lsr #20
    1624:			; <UNDEFINED> instruction: 0xff92f001
    1628:			; <UNDEFINED> instruction: 0xf8dfe7d9
    162c:	strmi	r3, [r0], r4, asr #14
    1630:	ldrtmi	r9, [r9], -r5, lsl #28
    1634:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    1638:	sfmle	f4, 2, [sl], #-632	; 0xfffffd88
    163c:	blls	31c0d8 <set_scsi_pt_cdb@plt+0x31afd4>
    1640:	svclt	0x00082d00
    1644:	ldrmi	r2, [sp], -r0, lsl #6
    1648:	bicle	r2, r8, r0, lsl #22
    164c:	stmdacs	r0, {r5, r9, fp, sp, lr}
    1650:	adcshi	pc, r1, r0, lsl #6
    1654:	blcs	207e8 <set_scsi_pt_cdb@plt+0x1f6e4>
    1658:	stcvc	0, cr13, [r3], #496	; 0x1f0
    165c:	cmnle	r4, r0, lsl #22
    1660:	stmdavc	r3!, {r0, r5, r8, r9, fp, sp, lr}
    1664:	tstls	r5, r2, ror #16
    1668:			; <UNDEFINED> instruction: 0xf0002b00
    166c:	smlawblt	sl, r1, r0, r8
    1670:	eorvc	r2, r3, r0, lsl #6
    1674:	blcs	68290 <set_scsi_pt_cdb@plt+0x6718c>
    1678:	subhi	pc, r7, #0, 6
    167c:	stmiavc	r3!, {r1, r5, r8, r9, fp, ip, sp, lr}^
    1680:	ldrmi	r7, [r3], #-2401	; 0xfffff69f
    1684:	strmi	r7, [fp], #-2594	; 0xfffff5de
    1688:	ldrmi	r7, [r3], #-2657	; 0xfffff59f
    168c:	strmi	r7, [fp], #-2722	; 0xfffff55e
    1690:	blcs	526e4 <set_scsi_pt_cdb@plt+0x515e0>
    1694:	eorhi	pc, r2, #0, 6
    1698:	bvs	fe8efc6c <set_scsi_pt_cdb@plt+0xfe8eeb68>
    169c:			; <UNDEFINED> instruction: 0xf0402b00
    16a0:			; <UNDEFINED> instruction: 0xf8df83a7
    16a4:	andcs	r3, r1, #208, 12	; 0xd000000
    16a8:	ldrbtmi	r7, [fp], #-802	; 0xfffffcde
    16ac:	addscc	pc, r0, r4, asr #17
    16b0:	blcs	282cc <set_scsi_pt_cdb@plt+0x271c8>
    16b4:	rschi	pc, r6, #64	; 0x40
    16b8:			; <UNDEFINED> instruction: 0xf50d7820
    16bc:			; <UNDEFINED> instruction: 0xf8d47af2
    16c0:	tstcs	ip, #144	; 0x90
    16c4:			; <UNDEFINED> instruction: 0xf8df2800
    16c8:	svclt	0x001426b0
    16cc:	eorcs	r2, r0, r0, lsl r0
    16d0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    16d4:	andls	r1, r0, #1
    16d8:	andcs	r4, r1, #80, 12	; 0x5000000
    16dc:			; <UNDEFINED> instruction: 0xf7ff2118
    16e0:	stmdbvc	r3!, {r8, sl, fp, sp, lr, pc}
    16e4:	rsble	r2, r9, r0, lsl #22
    16e8:	blcs	2007c <set_scsi_pt_cdb@plt+0x1ef78>
    16ec:	orrhi	pc, r8, #0
    16f0:	ldrdcc	pc, [ip], r4
    16f4:			; <UNDEFINED> instruction: 0xf0402b00
    16f8:	blls	2a2298 <set_scsi_pt_cdb@plt+0x2a1194>
    16fc:	movweq	lr, #39507	; 0x9a53
    1700:	mvnshi	pc, r0
    1704:			; <UNDEFINED> instruction: 0x0674f8df
    1708:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    170c:	bl	ffa3f710 <set_scsi_pt_cdb@plt+0xffa3e60c>
    1710:			; <UNDEFINED> instruction: 0xf8d4e766
    1714:	bcs	992c <set_scsi_pt_cdb@plt+0x8828>
    1718:	sbcshi	pc, sl, r0
    171c:			; <UNDEFINED> instruction: 0x8660f8df
    1720:	ldrbtmi	r4, [r8], #1551	; 0x60f
    1724:			; <UNDEFINED> instruction: 0xf857e007
    1728:	strbmi	r1, [r0], -r3, lsr #32
    172c:	bl	ff63f730 <set_scsi_pt_cdb@plt+0xff63e62c>
    1730:	movwcc	r6, #6187	; 0x182b
    1734:	stmdavs	fp!, {r0, r1, r3, r5, sp, lr}
    1738:	lfmle	f4, 2, [r4], #632	; 0x278
    173c:	strcs	r6, [r1, #-2592]	; 0xfffff5e0
    1740:	rscvc	lr, r0, r0, lsr #20
    1744:			; <UNDEFINED> instruction: 0xff02f001
    1748:			; <UNDEFINED> instruction: 0xf8dfe74a
    174c:	ldrbtmi	r0, [r8], #-1592	; 0xfffff9c8
    1750:	bl	ff1bf754 <set_scsi_pt_cdb@plt+0xff1be650>
    1754:	blcs	209e8 <set_scsi_pt_cdb@plt+0x1f8e4>
    1758:			; <UNDEFINED> instruction: 0xf8dfd082
    175c:	vmax.s8	d17, d2, d28
    1760:			; <UNDEFINED> instruction: 0xf8df750f
    1764:	ldrbtmi	r0, [r9], #-1576	; 0xfffff9d8
    1768:			; <UNDEFINED> instruction: 0xf7ff4478
    176c:			; <UNDEFINED> instruction: 0xe737ebba
    1770:	orrle	r2, r3, r0, lsl #20
    1774:	addsmi	r2, r9, #67108864	; 0x4000000
    1778:			; <UNDEFINED> instruction: 0xf77f7023
    177c:			; <UNDEFINED> instruction: 0xf8dfaf7f
    1780:	ldrbtmi	r0, [r8], #-1552	; 0xfffff9f0
    1784:	bl	feb3f788 <set_scsi_pt_cdb@plt+0xfeb3e684>
    1788:			; <UNDEFINED> instruction: 0xf8dfe778
    178c:	ldrbtmi	r0, [r8], #-1544	; 0xfffff9f8
    1790:	bl	fe9bf794 <set_scsi_pt_cdb@plt+0xfe9be690>
    1794:	blcs	683b0 <set_scsi_pt_cdb@plt+0x672ac>
    1798:			; <UNDEFINED> instruction: 0xf8dfdd04
    179c:	ldrbtmi	r0, [r8], #-1532	; 0xfffffa04
    17a0:	bl	fe7bf7a4 <set_scsi_pt_cdb@plt+0xfe7be6a0>
    17a4:	ldrbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    17a8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    17ac:	bl	fe63f7b0 <set_scsi_pt_cdb@plt+0xfe63e6ac>
    17b0:	b	81c038 <set_scsi_pt_cdb@plt+0x81af34>
    17b4:			; <UNDEFINED> instruction: 0xf00170e0
    17b8:	ldr	pc, [r1, -r9, asr #29]
    17bc:	ldrdpl	pc, [ip], r4
    17c0:			; <UNDEFINED> instruction: 0xf0002d00
    17c4:			; <UNDEFINED> instruction: 0xf1b98334
    17c8:	bls	2823d0 <set_scsi_pt_cdb@plt+0x2812cc>
    17cc:	movwcs	fp, #7960	; 0x1f18
    17d0:	b	14a6410 <set_scsi_pt_cdb@plt+0x14a530c>
    17d4:	svclt	0x00140309
    17d8:	tstcs	r0, r1, lsl #2
    17dc:	tstls	r6, r7, lsl lr
    17e0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    17e4:			; <UNDEFINED> instruction: 0xf0402b00
    17e8:			; <UNDEFINED> instruction: 0x46288274
    17ec:	bl	ff23f7f0 <set_scsi_pt_cdb@plt+0xff23e6ec>
    17f0:			; <UNDEFINED> instruction: 0xf0002801
    17f4:	blls	16212c <set_scsi_pt_cdb@plt+0x161028>
    17f8:	stmdavc	r3!, {r0, r1, r3, r4, r8, ip, sp, pc}
    17fc:			; <UNDEFINED> instruction: 0xf0402b00
    1800:	stfvcd	f0, [r3], #-492	; 0xfffffe14
    1804:	blcs	26438 <set_scsi_pt_cdb@plt+0x25334>
    1808:	stfvsd	f5, [r3, #-432]!	; 0xfffffe50
    180c:	ldrdpl	pc, [r8], r4
    1810:	stccs	3, cr9, [r0, #-60]	; 0xffffffc4
    1814:			; <UNDEFINED> instruction: 0x4628d0b9
    1818:	bl	fecbf81c <set_scsi_pt_cdb@plt+0xfecbe718>
    181c:	strmi	r2, [r6], -r1, lsl #16
    1820:	stmdavc	fp!, {r2, r3, r8, ip, lr, pc}
    1824:	tstle	r9, sp, lsr #22
    1828:			; <UNDEFINED> instruction: 0xf7ff980b
    182c:	stmdacs	r0, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
    1830:			; <UNDEFINED> instruction: 0x83bdf2c0
    1834:	stmib	sp, {r0, r1, r3, r8, r9, fp, ip, pc}^
    1838:	ands	r6, ip, fp, lsl #6
    183c:	tstcs	r0, r8, lsr #12
    1840:	bl	1e3f844 <set_scsi_pt_cdb@plt+0x1e3e740>
    1844:	movwls	r1, #52739	; 0xce03
    1848:	mvnhi	pc, r0, asr #5
    184c:	bl	2bf850 <set_scsi_pt_cdb@plt+0x2be74c>
    1850:	vmlal.s8	q9, d0, d0
    1854:	stmdbls	ip, {r2, r3, r5, r7, r8, r9, pc}
    1858:	andcs	r4, r3, sl, asr r6
    185c:	bl	133f860 <set_scsi_pt_cdb@plt+0x133e75c>
    1860:	vmlal.s8	q9, d0, d0
    1864:			; <UNDEFINED> instruction: 0xf8db84d4
    1868:	vst4.8	{d3-d6}, [r3 :64], r0
    186c:			; <UNDEFINED> instruction: 0xf5b34370
    1870:			; <UNDEFINED> instruction: 0xf0004f00
    1874:	ldmib	r4, {r0, r1, r2, r3, r8, r9, pc}^
    1878:	b	148a4f0 <set_scsi_pt_cdb@plt+0x14893ec>
    187c:			; <UNDEFINED> instruction: 0xf0000103
    1880:	blls	162740 <set_scsi_pt_cdb@plt+0x16163c>
    1884:			; <UNDEFINED> instruction: 0xf0402b00
    1888:	andcs	r8, r0, #-83886080	; 0xfb000000
    188c:	stmib	sp, {r8, r9, sp}^
    1890:	eors	r2, r1, r0, lsl r3
    1894:	svcvc	0x0000f5b0
    1898:	andhi	pc, ip, #192, 4
    189c:			; <UNDEFINED> instruction: 0xf0400748
    18a0:	cdpls	2, 0, cr8, cr5, cr0, {0}
    18a4:	strmi	r2, [sl], -r0
    18a8:			; <UNDEFINED> instruction: 0xf0124603
    18ac:	b	13c54b8 <set_scsi_pt_cdb@plt+0x13c43b4>
    18b0:	svclt	0x00180262
    18b4:	movwcc	r4, #5656	; 0x1618
    18b8:	mvnsle	r2, ip, lsl fp
    18bc:	strls	r2, [r5], -r1, lsl #6
    18c0:			; <UNDEFINED> instruction: 0xf000fa03
    18c4:			; <UNDEFINED> instruction: 0xf43f4281
    18c8:	stmib	r4, {r1, r5, r7, r8, sl, fp, sp, pc}^
    18cc:	ldrbt	r0, [r6], #-274	; 0xfffffeee
    18d0:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    18d4:	addsmi	r3, lr, #67108864	; 0x4000000
    18d8:			; <UNDEFINED> instruction: 0xf8c4602b
    18dc:			; <UNDEFINED> instruction: 0xf77f2084
    18e0:	ldr	sl, [fp, -sp, lsr #29]
    18e4:	mrscs	r2, LR_irq
    18e8:	movwls	r2, #45568	; 0xb200
    18ec:			; <UNDEFINED> instruction: 0xf04f930f
    18f0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    18f4:	movwls	r1, #49680	; 0xc210
    18f8:	ldrdeq	pc, [r4], r4
    18fc:			; <UNDEFINED> instruction: 0xf0002800
    1900:	bls	162104 <set_scsi_pt_cdb@plt+0x161000>
    1904:			; <UNDEFINED> instruction: 0xf7ff2100
    1908:			; <UNDEFINED> instruction: 0xf1b0ebc8
    190c:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    1910:	stfvsd	f0, [r3], #920	; 0x398
    1914:	blcs	26564 <set_scsi_pt_cdb@plt+0x25460>
    1918:	rscshi	pc, ip, r0
    191c:	stccs	12, cr6, [r0, #-916]	; 0xfffffc6c
    1920:	cmphi	r4, r0	; <UNPREDICTABLE>
    1924:	stmdblt	r3!, {r0, r1, r5, sl, fp, ip, sp, lr}^
    1928:	strtmi	r9, [r9], -pc, lsl #16
    192c:			; <UNDEFINED> instruction: 0xffc2f002
    1930:	bvs	fe8ede1c <set_scsi_pt_cdb@plt+0xfe8ecd18>
    1934:	vqrdmulh.s<illegal width 8>	d2, d0, d1
    1938:	bls	162dd4 <set_scsi_pt_cdb@plt+0x161cd0>
    193c:			; <UNDEFINED> instruction: 0xf0404313
    1940:			; <UNDEFINED> instruction: 0xf50d855d
    1944:	bge	fe01a74c <set_scsi_pt_cdb@plt+0xfe019648>
    1948:	andsls	r2, r2, #0, 2
    194c:			; <UNDEFINED> instruction: 0x46184615
    1950:	addvs	pc, r0, #1325400064	; 0x4f000000
    1954:			; <UNDEFINED> instruction: 0xf7ff9314
    1958:			; <UNDEFINED> instruction: 0x4628eb38
    195c:	andvc	pc, r0, #1325400064	; 0x4f000000
    1960:			; <UNDEFINED> instruction: 0xf7ff2100
    1964:	svccs	0x0000eb32
    1968:	addhi	pc, sl, #0
    196c:	strtmi	r9, [r8], -sl, lsl #26
    1970:	bl	1bf974 <set_scsi_pt_cdb@plt+0x1be870>
    1974:	blcs	b5fa28 <set_scsi_pt_cdb@plt+0xb5e924>
    1978:			; <UNDEFINED> instruction: 0xf0004605
    197c:			; <UNDEFINED> instruction: 0xf8df86ab
    1980:	stmdals	sl, {r5, sl, ip}
    1984:			; <UNDEFINED> instruction: 0xf7ff4479
    1988:	addmi	lr, r5, #182272	; 0x2c800
    198c:	strbthi	pc, [sp], #64	; 0x40	; <UNPREDICTABLE>
    1990:	mcr	14, 0, r9, cr8, cr4, {0}
    1994:	svcls	0x000aaa10
    1998:	and	r2, sl, r0, lsl #10
    199c:			; <UNDEFINED> instruction: 0xf0002800
    19a0:	strmi	r8, [r2, #631]	; 0x277
    19a4:	rsbshi	pc, r4, #64, 4
    19a8:	strcc	r3, [r1, -r1, lsl #10]
    19ac:			; <UNDEFINED> instruction: 0xf0012d80
    19b0:	ldrtmi	r8, [r8], -sp, lsr #32
    19b4:	bl	83f9b8 <set_scsi_pt_cdb@plt+0x83e8b4>
    19b8:	mcrrne	6, 0, r4, r8, cr2
    19bc:			; <UNDEFINED> instruction: 0xf1b2bf08
    19c0:			; <UNDEFINED> instruction: 0x460b3fff
    19c4:	ldrhi	pc, [sp]
    19c8:	ldrtmi	r2, [r8], -ip, lsr #2
    19cc:	movwcs	lr, #10470	; 0x28e6
    19d0:	b	ff73f9d4 <set_scsi_pt_cdb@plt+0xff73e8d0>
    19d4:	strmi	r2, [r2], r0, lsr #2
    19d8:			; <UNDEFINED> instruction: 0xf7ff4638
    19dc:			; <UNDEFINED> instruction: 0x4607ead8
    19e0:	svceq	0x0000f1ba
    19e4:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
    19e8:	blls	3b6168 <set_scsi_pt_cdb@plt+0x3b5064>
    19ec:	cfmul32	mvfx3, mvfx8, mvfx1
    19f0:			; <UNDEFINED> instruction: 0x462faa10
    19f4:			; <UNDEFINED> instruction: 0xf0002b00
    19f8:			; <UNDEFINED> instruction: 0x46488412
    19fc:	b	ff03fa00 <set_scsi_pt_cdb@plt+0xff03e8fc>
    1a00:	mulcc	r0, r9, r8
    1a04:	strmi	r2, [r5], -sp, lsr #22
    1a08:	strbthi	pc, [sl], -r0	; <UNPREDICTABLE>
    1a0c:	strbmi	r4, [r8], -r5, ror #19
    1a10:			; <UNDEFINED> instruction: 0xf7ff4479
    1a14:	addmi	lr, r5, #108, 22	; 0x1b000
    1a18:	ldrhi	pc, [r6], #64	; 0x40
    1a1c:	bge	43d244 <set_scsi_pt_cdb@plt+0x43c140>
    1a20:	strbmi	r9, [lr], -sl, lsl #14
    1a24:	strcs	r9, [r0, #-3858]	; 0xfffff0ee
    1a28:	and	r4, sl, r2, lsr #13
    1a2c:			; <UNDEFINED> instruction: 0xf0002800
    1a30:	addmi	r8, r4, #-805306366	; 0xd0000002
    1a34:	eorhi	pc, sl, #64, 4
    1a38:	strcc	r3, [r1], -r1, lsl #10
    1a3c:			; <UNDEFINED> instruction: 0xf0002d80
    1a40:			; <UNDEFINED> instruction: 0x463085d2
    1a44:	b	ff63fa48 <set_scsi_pt_cdb@plt+0xff63e944>
    1a48:	mrrcne	6, 0, r4, r9, cr11
    1a4c:	svclt	0x00084602
    1a50:	svccc	0x00fff1b2
    1a54:	strbhi	pc, [r1, #0]!	; <UNPREDICTABLE>
    1a58:	rscscc	pc, pc, pc, asr #32
    1a5c:			; <UNDEFINED> instruction: 0xf04f4290
    1a60:	orrsmi	r0, r9, r0, lsl #2
    1a64:	strbhi	pc, [sl, #704]	; 0x2c0	; <UNPREDICTABLE>
    1a68:	ldrtmi	r2, [r0], -ip, lsr #2
    1a6c:	eorcs	pc, r5, r7, asr #16
    1a70:	b	fe33fa74 <set_scsi_pt_cdb@plt+0xfe33e970>
    1a74:	strmi	r2, [r4], -r0, lsr #2
    1a78:			; <UNDEFINED> instruction: 0xf7ff4630
    1a7c:	strmi	lr, [r6], -r8, lsl #21
    1a80:	bicsle	r2, r3, r0, lsl #24
    1a84:	bicsle	r2, r7, r0, lsl #16
    1a88:	ldrbmi	r9, [r4], -sl, lsl #30
    1a8c:	cdp	12, 1, cr1, cr8, cr14, {3}
    1a90:	svccs	0x0001aa10
    1a94:	strhi	pc, [r2, #-576]!	; 0xfffffdc0
    1a98:			; <UNDEFINED> instruction: 0xf04042be
    1a9c:	ldrtmi	r8, [lr], -r1, lsl #5
    1aa0:	ldrdne	pc, [ip], r4
    1aa4:			; <UNDEFINED> instruction: 0xf0002900
    1aa8:	bls	22276c <set_scsi_pt_cdb@plt+0x221668>
    1aac:			; <UNDEFINED> instruction: 0xf7ff2003
    1ab0:	stmdacs	r0, {r8, r9, fp, sp, lr, pc}
    1ab4:	ldrbhi	pc, [r9], -r0, asr #5	; <UNPREDICTABLE>
    1ab8:	blcs	2024c <set_scsi_pt_cdb@plt+0x1f148>
    1abc:	strbthi	pc, [fp], #-0	; <UNPREDICTABLE>
    1ac0:	ldmdbvs	fp, {r3, r8, r9, fp, ip, pc}
    1ac4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1ac8:	svcmi	0x0000f5b3
    1acc:	strbhi	pc, [sl, #0]!	; <UNPREDICTABLE>
    1ad0:	strcs	r4, [pc, #-2229]	; 1223 <set_scsi_pt_cdb@plt+0x11f>
    1ad4:			; <UNDEFINED> instruction: 0xf7ff4478
    1ad8:	rsbs	lr, ip, r4, lsl #20
    1adc:	ldrcs	r4, [pc, #-2227]	; 1231 <set_scsi_pt_cdb@plt+0x12d>
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ae4:	ldrb	lr, [fp, #-2558]!	; 0xfffff602
    1ae8:	movwls	r7, #59875	; 0xe9e3
    1aec:			; <UNDEFINED> instruction: 0xf0402b00
    1af0:	svcls	0x000e839b
    1af4:			; <UNDEFINED> instruction: 0xe67e9716
    1af8:	movwcc	r6, #7715	; 0x1e23
    1afc:			; <UNDEFINED> instruction: 0x83aaf000
    1b00:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
    1b04:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b08:	stmiami	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b10:	ldr	lr, [r3, #2536]!	; 0x9e8
    1b14:	tstls	r4, #35840	; 0x8c00
    1b18:			; <UNDEFINED> instruction: 0xf0002b00
    1b1c:	blcc	62390 <set_scsi_pt_cdb@plt+0x6128c>
    1b20:	blls	5e6784 <set_scsi_pt_cdb@plt+0x5e5680>
    1b24:			; <UNDEFINED> instruction: 0xf60d2501
    1b28:	andcs	r0, r0, #4, 12	; 0x400000
    1b2c:	ldrbmi	r2, [r8], -r0, lsl #2
    1b30:			; <UNDEFINED> instruction: 0x23209303
    1b34:	stmib	sp, {r9, sl, ip, pc}^
    1b38:	movwcs	r3, #1281	; 0x501
    1b3c:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b40:	strmi	r2, [r5], -r6, lsl #16
    1b44:	addhi	pc, fp, r0
    1b48:			; <UNDEFINED> instruction: 0xf0402d00
    1b4c:	blls	52236c <set_scsi_pt_cdb@plt+0x521268>
    1b50:	vqrdmulh.s<illegal width 8>	d2, d0, d3
    1b54:	ldm	r6, {r2, r3, r4, r5, r7, r8, r9, pc}
    1b58:	stcls	0, cr0, [r7, #-12]
    1b5c:			; <UNDEFINED> instruction: 0xf896ba0b
    1b60:	movwcc	ip, #4108	; 0x100c
    1b64:	stm	r5, {r1, r4, r5, r7, fp, sp, lr}
    1b68:	blt	1b7c <set_scsi_pt_cdb@plt+0xa78>
    1b6c:	andeq	pc, r0, r0, asr #2
    1b70:	streq	pc, [r1, #-28]	; 0xffffffe4
    1b74:			; <UNDEFINED> instruction: 0x67e0ba11
    1b78:	blvs	181ba0c <set_scsi_pt_cdb@plt+0x181a908>
    1b7c:			; <UNDEFINED> instruction: 0xf00064a1
    1b80:	blvc	1ca28f4 <set_scsi_pt_cdb@plt+0x1ca17f0>
    1b84:	vmlal.u8	q9, d12, d0
    1b88:			; <UNDEFINED> instruction: 0xf04f0342
    1b8c:			; <UNDEFINED> instruction: 0xf1030c08
    1b90:	rsbvs	r0, r3, #67108864	; 0x4000000
    1b94:	andsne	lr, r2, #323584	; 0x4f000
    1b98:	vpmax.u8	d15, d2, d12
    1b9c:	stcle	3, cr9, [r5, #-72]	; 0xffffffb8
    1ba0:	stmiane	fp, {r2, r4, fp, ip, pc}^
    1ba4:	stmdacs	r1, {r0, r1, r5, r6, r7, sl, sp, lr}
    1ba8:	ldrbhi	pc, [r3, #-768]!	; 0xfffffd00	; <UNPREDICTABLE>
    1bac:	blcs	28804 <set_scsi_pt_cdb@plt+0x27700>
    1bb0:	ldrbhi	pc, [r3, #64]!	; 0x40	; <UNPREDICTABLE>
    1bb4:	vstmiavs	r3!, {d7-<overflow reg d55>}
    1bb8:			; <UNDEFINED> instruction: 0xf0002a00
    1bbc:			; <UNDEFINED> instruction: 0xf1038200
    1bc0:	strbtvs	r0, [r5], #1288	; 0x508
    1bc4:	blcs	2e020 <set_scsi_pt_cdb@plt+0x2cf1c>
    1bc8:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    1bcc:	strcs	r4, [r1, #-2170]	; 0xfffff786
    1bd0:			; <UNDEFINED> instruction: 0xf7ff4478
    1bd4:	blls	1bc1f4 <set_scsi_pt_cdb@plt+0x1bb0f0>
    1bd8:	tstlt	r8, r8, lsl r8
    1bdc:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1be0:			; <UNDEFINED> instruction: 0xf7ff4658
    1be4:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr, pc}
    1be8:	addshi	pc, r5, r0, asr #5
    1bec:	svceq	0x0000f1b8
    1bf0:	strbmi	sp, [r0], -r5, lsl #22
    1bf4:	b	1bbfbf8 <set_scsi_pt_cdb@plt+0x1bbeaf4>
    1bf8:	vmlal.s8	q9, d0, d0
    1bfc:	blls	2e1fc8 <set_scsi_pt_cdb@plt+0x2e0ec4>
    1c00:	andle	r2, r8, r1, lsl #22
    1c04:	blcs	2883c <set_scsi_pt_cdb@plt+0x27738>
    1c08:	stmdals	ip, {r0, r2, r8, r9, fp, ip, lr, pc}
    1c0c:	b	18bfc10 <set_scsi_pt_cdb@plt+0x18beb0c>
    1c10:	vmlal.s8	q9, d0, d0
    1c14:	blvs	8e20a0 <set_scsi_pt_cdb@plt+0x8e0f9c>
    1c18:	stmibvc	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    1c1c:			; <UNDEFINED> instruction: 0xf0002b00
    1c20:	stccs	0, cr8, [r0, #-988]	; 0xfffffc24
    1c24:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
    1c28:			; <UNDEFINED> instruction: 0xf7ffe4da
    1c2c:	bmi	18fc33c <set_scsi_pt_cdb@plt+0x18fb238>
    1c30:	ldrdne	pc, [r8], r4
    1c34:			; <UNDEFINED> instruction: 0xf60d447a
    1c38:	stmdavs	r5, {r2, r4, r6, sl}
    1c3c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1c40:	andls	r9, r0, #1073741824	; 0x40000000
    1c44:	andcs	r4, r1, #26214400	; 0x1900000
    1c48:			; <UNDEFINED> instruction: 0xf7ff4620
    1c4c:	strtmi	lr, [r0], -sl, asr #20
    1c50:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c54:			; <UNDEFINED> instruction: 0xf7ff4628
    1c58:			; <UNDEFINED> instruction: 0x4605e9d8
    1c5c:	ldmdami	r8, {r6, r7, sl, sp, lr, pc}^
    1c60:			; <UNDEFINED> instruction: 0xf7ff4478
    1c64:	blls	5fc164 <set_scsi_pt_cdb@plt+0x5fb060>
    1c68:	andcs	r2, r0, #32, 2
    1c6c:	ldrbmi	r9, [r8], -r1, lsl #2
    1c70:	tstcs	r0, r3, lsl #6
    1c74:	strls	r2, [r0], -r1, lsl #6
    1c78:	movwcs	r9, #770	; 0x302
    1c7c:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c80:	strb	r4, [r1, -r5, lsl #12]!
    1c84:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    1c88:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c8c:	stmdavc	fp!, {r2, r4, r8, sl, sp, lr, pc}
    1c90:			; <UNDEFINED> instruction: 0xf47f2b2d
    1c94:	stmdami	ip, {r4, r5, r7, r8, sl, fp, sp, pc}^
    1c98:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1c9c:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ca0:	stmdami	sl, {r1, r2, r3, r4, r7, sl, sp, lr, pc}^
    1ca4:	tstls	lr, r1, lsl #6
    1ca8:	movwls	r4, #50296	; 0xc478
    1cac:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cb0:	ldrb	r9, [r6, #2318]!	; 0x90e
    1cb4:	movwcs	r9, #4110	; 0x100e
    1cb8:	movwls	r4, #51269	; 0xc845
    1cbc:			; <UNDEFINED> instruction: 0xf7ff4478
    1cc0:	stmdbls	lr, {r4, r8, fp, sp, lr, pc}
    1cc4:	stmdami	r3, {r1, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    1cc8:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1ccc:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cd0:	stmdami	r1, {r1, r2, r7, sl, sp, lr, pc}^
    1cd4:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1cd8:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cdc:	blvs	8faee4 <set_scsi_pt_cdb@plt+0x8f9de0>
    1ce0:	bleq	3e414 <set_scsi_pt_cdb@plt+0x3d310>
    1ce4:			; <UNDEFINED> instruction: 0xf0402b00
    1ce8:	ldrbmi	r8, [r8], -ip, ror #2
    1cec:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cf0:	blls	19350c <set_scsi_pt_cdb@plt+0x192408>
    1cf4:	stmdacs	r0, {r3, r4, fp, sp, lr}
    1cf8:			; <UNDEFINED> instruction: 0xf7ffd081
    1cfc:	ldrb	lr, [lr, -ip, asr #17]!
    1d00:	strcs	r4, [r1, #-2102]	; 0xfffff7ca
    1d04:			; <UNDEFINED> instruction: 0xf7ff4478
    1d08:	bvs	83c0c0 <set_scsi_pt_cdb@plt+0x83afbc>
    1d0c:	rscvc	lr, r0, r0, lsr #20
    1d10:	ldc2	0, cr15, [ip], {1}
    1d14:	stmibvc	r3!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1d18:			; <UNDEFINED> instruction: 0xf0002b00
    1d1c:	sfmcs	f0, 1, [r0, #-440]	; 0xfffffe48
    1d20:	strcs	fp, [pc, #-3848]	; e20 <raise@plt-0x14>
    1d24:	svclt	0x0000e762
    1d28:	andeq	r8, r1, ip, lsr #27
    1d2c:	andeq	r0, r0, r8, lsl #2
    1d30:	muleq	r1, lr, lr
    1d34:	andeq	r6, r0, r6, asr r4
    1d38:	andeq	r6, r0, r4, ror #18
    1d3c:	andeq	r8, r1, r6, lsr #26
    1d40:	andeq	r0, r0, r4, lsr #2
    1d44:	andeq	r6, r0, ip, lsl #8
    1d48:	andeq	r6, r0, ip, asr #11
    1d4c:	andeq	r6, r0, r6, lsr #10
    1d50:	andeq	r6, r0, sl, lsl #9
    1d54:	andeq	r6, r0, r4, lsr r4
    1d58:	andeq	r6, r0, r2, lsr #7
    1d5c:	andeq	r6, r0, lr, lsr r2
    1d60:	muleq	r0, r0, r0
    1d64:	andeq	r6, r0, lr, lsr #23
    1d68:	andeq	r8, r1, ip, ror #17
    1d6c:	andeq	r6, r0, r4, lsl #10
    1d70:	andeq	r0, r0, ip, lsl #2
    1d74:	andeq	r6, r0, r2, lsl #5
    1d78:	andeq	r6, r0, r8, lsr #12
    1d7c:	andeq	r6, r0, r6, lsr #13
    1d80:	andeq	r6, r0, lr, lsl r4
    1d84:	andeq	r6, r0, r2, lsl r4
    1d88:	andeq	r6, r0, lr, lsr #8
    1d8c:	andeq	r6, r0, ip, lsr r4
    1d90:	andeq	r6, r0, sl, lsr r4
    1d94:	ldrdeq	r6, [r0], -r2
    1d98:	andeq	r6, r0, lr, ror #15
    1d9c:	ldrdeq	r6, [r0], -r2
    1da0:	andeq	r6, r0, r4, ror #23
    1da4:	andeq	r6, r0, r8, asr fp
    1da8:	andeq	r6, r0, r8, lsl ip
    1dac:	andeq	r6, r0, ip, lsr r1
    1db0:	andeq	r7, r0, r2, ror r2
    1db4:	andeq	r6, r0, r0, ror #1
    1db8:	andeq	r6, r0, r0, ror r8
    1dbc:	muleq	r0, r0, r3
    1dc0:	andeq	r6, r0, r4, lsr r5
    1dc4:	andeq	r6, r0, r2, asr #32
    1dc8:	andeq	r6, r0, r2, lsl #5
    1dcc:	andeq	r5, r0, ip, lsr #20
    1dd0:	ldrdeq	r5, [r0], -r4
    1dd4:	muleq	r0, r2, r0
    1dd8:	andeq	r6, r0, r6, ror #3
    1ddc:	andeq	r6, r0, r4, ror #8
    1de0:	blcs	20474 <set_scsi_pt_cdb@plt+0x1f370>
    1de4:	andhi	pc, r3, #0
    1de8:	svclt	0x00082d00
    1dec:	str	r2, [r6, -pc, lsl #10]
    1df0:	stceq	8, cr15, [r4], {223}	; 0xdf
    1df4:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1df8:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dfc:	bllt	ffc3fe00 <set_scsi_pt_cdb@plt+0xffc3ecfc>
    1e00:	ldcleq	8, cr15, [r8], #-892	; 0xfffffc84
    1e04:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1e08:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e0c:	bllt	ffa3fe10 <set_scsi_pt_cdb@plt+0xffa3ed0c>
    1e10:	stcleq	8, cr15, [ip], #-892	; 0xfffffc84
    1e14:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1e18:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e1c:			; <UNDEFINED> instruction: 0xf47f2800
    1e20:			; <UNDEFINED> instruction: 0xf8dfaf00
    1e24:	ldrbtmi	r0, [r8], #-3168	; 0xfffff3a0
    1e28:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e2c:	stmibvc	r3!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1e30:			; <UNDEFINED> instruction: 0xf0402b00
    1e34:			; <UNDEFINED> instruction: 0xf1b981d4
    1e38:	svclt	0x00180300
    1e3c:	movwls	r2, #58113	; 0xe301
    1e40:	ldrmi	r9, [sl], -sl, lsl #22
    1e44:	andeq	lr, r9, #335872	; 0x52000
    1e48:	andcs	fp, r1, #20, 30	; 0x50
    1e4c:	cdpne	2, 1, cr2, cr15, cr0, {0}
    1e50:	svclt	0x00189216
    1e54:	strb	r2, [lr], #1793	; 0x701
    1e58:	cmplt	fp, r3, lsr #19
    1e5c:			; <UNDEFINED> instruction: 0xf47f2d00
    1e60:	blvs	8ed9d0 <set_scsi_pt_cdb@plt+0x8ec8cc>
    1e64:	stmibvc	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    1e68:			; <UNDEFINED> instruction: 0xf0002b00
    1e6c:	strcs	r8, [pc, #-1030]	; 1a6e <set_scsi_pt_cdb@plt+0x96a>
    1e70:	bllt	fedbfe74 <set_scsi_pt_cdb@plt+0xfedbed70>
    1e74:	ldceq	8, cr15, [r0], {223}	; 0xdf
    1e78:			; <UNDEFINED> instruction: 0xf7ff4478
    1e7c:			; <UNDEFINED> instruction: 0xe7ede838
    1e80:	blcs	28ae0 <set_scsi_pt_cdb@plt+0x279dc>
    1e84:	cfldrsge	mvf15, [r9, #508]!	; 0x1fc
    1e88:			; <UNDEFINED> instruction: 0xe609461e
    1e8c:	ldrb	r4, [r3, #1574]	; 0x626
    1e90:	str	r4, [r9, #1623]	; 0x657
    1e94:	ldmib	fp, {r0, r1, r2, r3, r8, fp, ip, pc}^
    1e98:	ldmib	r4, {r2, r3, sl, fp, ip, sp, pc}^
    1e9c:			; <UNDEFINED> instruction: 0x4608231c
    1ea0:	svclt	0x00082900
    1ea4:	b	16d380c <set_scsi_pt_cdb@plt+0x16d2708>
    1ea8:	stmib	sp, {r2, r3, r8}^
    1eac:	andls	fp, pc, r0, lsl ip	; <UNPREDICTABLE>
    1eb0:			; <UNDEFINED> instruction: 0xf11bd00c
    1eb4:			; <UNDEFINED> instruction: 0x911231ff
    1eb8:	mvnscc	pc, ip, asr #2
    1ebc:	ldmib	sp, {r0, r1, r4, r8, ip, pc}^
    1ec0:	addmi	r0, r2, #-2147483644	; 0x80000004
    1ec4:	tsteq	r1, r3, ror fp
    1ec8:	bichi	pc, pc, r0, lsl #5
    1ecc:	tsteq	r3, r2, asr sl
    1ed0:	cfldrsge	mvf15, [r2, #-252]	; 0xffffff04
    1ed4:	stmdals	ip, {r8, sp}
    1ed8:			; <UNDEFINED> instruction: 0xf7ff9100
    1edc:	stmdacs	r0, {r5, fp, sp, lr, pc}
    1ee0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    1ee4:	ldrhi	pc, [r0, #-704]	; 0xfffffd40
    1ee8:			; <UNDEFINED> instruction: 0xbc10e9dd
    1eec:	svcvs	0x00636f22
    1ef0:	streq	lr, [r2, #-3003]	; 0xfffff445
    1ef4:	bl	1b2734c <set_scsi_pt_cdb@plt+0x1b26248>
    1ef8:	ldrls	r0, [r5, #-1283]	; 0xfffffafd
    1efc:			; <UNDEFINED> instruction: 0x5614e9dd
    1f00:	stmib	sp, {r0, r8, sl, fp, sp}^
    1f04:			; <UNDEFINED> instruction: 0xf1765610
    1f08:	vabal.s8	q8, d0, d0
    1f0c:	bvs	fe8e338c <set_scsi_pt_cdb@plt+0xfe8e2288>
    1f10:	ldmib	sp, {r0, r1, r6, r8, ip, sp, pc}^
    1f14:	tstcs	r0, r0, lsl r6
    1f18:	addmi	r6, r5, #32, 26	; 0x800
    1f1c:	movweq	lr, #7030	; 0x1b76
    1f20:	ldrbhi	pc, [r9, #-704]!	; 0xfffffd40	; <UNPREDICTABLE>
    1f24:	blls	3cb72c <set_scsi_pt_cdb@plt+0x3ca628>
    1f28:	ldmib	sp, {r0, r4, r5, r9, sl, lr}^
    1f2c:	addsmi	r5, sp, #20, 12	; 0x1400000
    1f30:	tsteq	r1, r6, ror fp
    1f34:			; <UNDEFINED> instruction: 0x462bbfb8
    1f38:	blls	166b7c <set_scsi_pt_cdb@plt+0x165a78>
    1f3c:			; <UNDEFINED> instruction: 0xf77f2b02
    1f40:			; <UNDEFINED> instruction: 0xf8dfacdb
    1f44:	ldrmi	r0, [r1], -r8, asr #22
    1f48:	bls	3e8ba0 <set_scsi_pt_cdb@plt+0x3e7a9c>
    1f4c:			; <UNDEFINED> instruction: 0xf7fe4478
    1f50:	ldrb	lr, [r1], #4040	; 0xfc8
    1f54:	tstls	r7, #20, 22	; 0x5000
    1f58:	svcne	0x006be5e3
    1f5c:	andeq	pc, r4, #51	; 0x33
    1f60:			; <UNDEFINED> instruction: 0xf0409b14
    1f64:	blcs	22620 <set_scsi_pt_cdb@plt+0x2151c>
    1f68:	subshi	pc, r1, #64	; 0x40
    1f6c:	andcs	r9, r1, #23552	; 0x5c00
    1f70:	movwls	r4, #9816	; 0x2658
    1f74:	stmib	sp, {r3, r8, r9, sp}^
    1f78:	ldrtmi	r3, [r3], -r0, lsl #4
    1f7c:			; <UNDEFINED> instruction: 0x46119a14
    1f80:	svc	0x005ef7fe
    1f84:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1f88:	cmphi	r6, #64	; 0x40	; <UNPREDICTABLE>
    1f8c:	tstcs	r0, r3, lsr r8
    1f90:	blt	6dc160 <set_scsi_pt_cdb@plt+0x6db05c>
    1f94:	movwcc	r6, #6113	; 0x17e1
    1f98:			; <UNDEFINED> instruction: 0x67a3ba12
    1f9c:	str	r6, [r9], -r2, lsr #9
    1fa0:	beq	ffb40324 <set_scsi_pt_cdb@plt+0xffb3f220>
    1fa4:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1fa8:	svc	0x009af7fe
    1fac:			; <UNDEFINED> instruction: 0xf8dfe613
    1fb0:	strcs	r0, [pc, #-2788]	; 14d4 <set_scsi_pt_cdb@plt+0x3d0>
    1fb4:			; <UNDEFINED> instruction: 0xf7fe4478
    1fb8:			; <UNDEFINED> instruction: 0xf7ffef9a
    1fbc:			; <UNDEFINED> instruction: 0x461dbb11
    1fc0:			; <UNDEFINED> instruction: 0xf8d4e5ff
    1fc4:	ldrbmi	r1, [r8], -r4, lsl #1
    1fc8:			; <UNDEFINED> instruction: 0xf7ff9105
    1fcc:	stmdbls	r5, {r1, r2, r4, r5, fp, sp, lr, pc}
    1fd0:			; <UNDEFINED> instruction: 0xf8df4602
    1fd4:	ldrbtmi	r0, [r8], #-2756	; 0xfffff53c
    1fd8:	svc	0x0082f7fe
    1fdc:	stmib	sp, {r0, r2, r7, r9, sl, sp, lr, pc}^
    1fe0:	str	r2, [r9], #784	; 0x310
    1fe4:	beq	fed40368 <set_scsi_pt_cdb@plt+0xfed3f264>
    1fe8:			; <UNDEFINED> instruction: 0xf7fe4478
    1fec:			; <UNDEFINED> instruction: 0xf7ffef7a
    1ff0:			; <UNDEFINED> instruction: 0xf8dfbaf6
    1ff4:	ldrbtmi	r0, [r8], #-2732	; 0xfffff554
    1ff8:	svc	0x0072f7fe
    1ffc:	blt	ffc00000 <set_scsi_pt_cdb@plt+0xffbfeefc>
    2000:	beq	fe840384 <set_scsi_pt_cdb@plt+0xfe83f280>
    2004:			; <UNDEFINED> instruction: 0xf7fe4478
    2008:			; <UNDEFINED> instruction: 0xf7ffef6c
    200c:			; <UNDEFINED> instruction: 0xf8dfbae8
    2010:	ldrbtmi	r0, [r8], #-2712	; 0xfffff568
    2014:	svc	0x0064f7fe
    2018:	blt	ff88001c <set_scsi_pt_cdb@plt+0xff87ef18>
    201c:	beq	fe3403a0 <set_scsi_pt_cdb@plt+0xfe33f29c>
    2020:			; <UNDEFINED> instruction: 0xf7fe4478
    2024:			; <UNDEFINED> instruction: 0xf7ffef5e
    2028:			; <UNDEFINED> instruction: 0xf8dfbada
    202c:	ldrbtmi	r0, [r8], #-2692	; 0xfffff57c
    2030:	svc	0x0056f7fe
    2034:	blt	ff500038 <set_scsi_pt_cdb@plt+0xff4fef34>
    2038:	beq	1e403bc <set_scsi_pt_cdb@plt+0x1e3f2b8>
    203c:			; <UNDEFINED> instruction: 0xf7fe4478
    2040:			; <UNDEFINED> instruction: 0xf7ffef50
    2044:			; <UNDEFINED> instruction: 0xf8dfbacc
    2048:	ldrbtmi	r0, [r8], #-2672	; 0xfffff590
    204c:	svc	0x0048f7fe
    2050:	blt	ff180054 <set_scsi_pt_cdb@plt+0xff17ef50>
    2054:	beq	19403d8 <set_scsi_pt_cdb@plt+0x193f2d4>
    2058:			; <UNDEFINED> instruction: 0xf7fe4478
    205c:			; <UNDEFINED> instruction: 0xf7ffef42
    2060:			; <UNDEFINED> instruction: 0xf8dfbabe
    2064:	ldrbtmi	r0, [r8], #-2652	; 0xfffff5a4
    2068:	svc	0x003af7fe
    206c:	blt	fee00070 <set_scsi_pt_cdb@plt+0xfedfef6c>
    2070:	beq	14403f4 <set_scsi_pt_cdb@plt+0x143f2f0>
    2074:			; <UNDEFINED> instruction: 0xf7fe4478
    2078:			; <UNDEFINED> instruction: 0xf7ffef34
    207c:			; <UNDEFINED> instruction: 0xf8dfbab0
    2080:	ldrbtmi	r0, [r8], #-2632	; 0xfffff5b8
    2084:	svc	0x002cf7fe
    2088:	blt	fea8008c <set_scsi_pt_cdb@plt+0xfea7ef88>
    208c:	beq	f40410 <set_scsi_pt_cdb@plt+0xf3f30c>
    2090:			; <UNDEFINED> instruction: 0xf7fe4478
    2094:			; <UNDEFINED> instruction: 0xf7ffef26
    2098:			; <UNDEFINED> instruction: 0xf8dfbaa2
    209c:	ldrbtmi	r0, [r8], #-2612	; 0xfffff5cc
    20a0:	svc	0x001ef7fe
    20a4:	blt	fe7000a8 <set_scsi_pt_cdb@plt+0xfe6fefa4>
    20a8:	beq	a4042c <set_scsi_pt_cdb@plt+0xa3f328>
    20ac:			; <UNDEFINED> instruction: 0xf7fe4478
    20b0:			; <UNDEFINED> instruction: 0xf7ffef18
    20b4:			; <UNDEFINED> instruction: 0xf8dfba94
    20b8:	ldrbtmi	r0, [r8], #-2592	; 0xfffff5e0
    20bc:	svc	0x0010f7fe
    20c0:	blt	fe3800c4 <set_scsi_pt_cdb@plt+0xfe37efc0>
    20c4:	beq	540448 <set_scsi_pt_cdb@plt+0x53f344>
    20c8:			; <UNDEFINED> instruction: 0xf7fe4478
    20cc:			; <UNDEFINED> instruction: 0xf7ffef0a
    20d0:			; <UNDEFINED> instruction: 0xf8dfba86
    20d4:	ldrbtmi	r0, [r8], #-2572	; 0xfffff5f4
    20d8:	svc	0x0002f7fe
    20dc:	blt	20000e0 <set_scsi_pt_cdb@plt+0x1ffefdc>
    20e0:	stmdals	r5, {r1, r5, r7, r9, fp, sp, lr}
    20e4:	andle	r4, pc, r2, lsl #6
    20e8:			; <UNDEFINED> instruction: 0xf8df9300
    20ec:			; <UNDEFINED> instruction: 0xf8df29f8
    20f0:			; <UNDEFINED> instruction: 0xf8df39f8
    20f4:	ldrbtmi	r0, [sl], #-2552	; 0xfffff608
    20f8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    20fc:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    2100:	blcs	1cb94 <set_scsi_pt_cdb@plt+0x1ba90>
    2104:	adchi	pc, r4, r0, asr #32
    2108:	bvc	18cb510 <set_scsi_pt_cdb@plt+0x18ca40c>
    210c:			; <UNDEFINED> instruction: 0xf0402b00
    2110:	cdpcs	2, 0, cr8, cr0, cr6, {0}
    2114:	rschi	pc, r6, r0
    2118:	vmovcs.32	d1[0], r9
    211c:	blls	51c188 <set_scsi_pt_cdb@plt+0x51b084>
    2120:	ldmib	r3, {r0, r5, r6, r8, sl, sp, lr}^
    2124:	stmib	r4, {r8, r9, sp}^
    2128:	andle	r2, r7, sl, lsl r3
    212c:			; <UNDEFINED> instruction: 0xb12b9b05
    2130:	ldmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2134:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2138:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    213c:	blcs	209d0 <set_scsi_pt_cdb@plt+0x1f8cc>
    2140:	mvnhi	pc, r0
    2144:	blcs	211d8 <set_scsi_pt_cdb@plt+0x200d4>
    2148:	msrhi	CPSR_sc, #64	; 0x40
    214c:			; <UNDEFINED> instruction: 0xf8c46ce3
    2150:			; <UNDEFINED> instruction: 0xf8d43080
    2154:	cdpcs	0, 0, cr6, cr0, cr0, {4}
    2158:	sbchi	pc, r8, #0
    215c:	bls	18ad64 <set_scsi_pt_cdb@plt+0x189c60>
    2160:			; <UNDEFINED> instruction: 0x46304619
    2164:	svc	0x00aaf7fe
    2168:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    216c:	strbhi	pc, [r3], #-0	; <UNPREDICTABLE>
    2170:	strmi	r9, [r1], -pc, lsl #22
    2174:	adcsmi	r9, r3, #12, 16	; 0xc0000
    2178:	ldrtmi	fp, [r3], -r8, lsr #30
    217c:			; <UNDEFINED> instruction: 0xf8df461a
    2180:	ldrbtmi	r3, [fp], #-2420	; 0xfffff68c
    2184:	blx	9be190 <set_scsi_pt_cdb@plt+0x9bd08c>
    2188:	stmdacs	r0, {r0, r2, r9, sl, lr}
    218c:	cfstrsge	mvf15, [r3, #-508]!	; 0xfffffe04
    2190:			; <UNDEFINED> instruction: 0x46394632
    2194:	ldrbmi	r4, [r8], -r3, lsr #12
    2198:	blx	11be1a4 <set_scsi_pt_cdb@plt+0x11bd0a0>
    219c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    21a0:	cfldrsge	mvf15, [r9, #-252]	; 0xffffff04
    21a4:	blcs	20838 <set_scsi_pt_cdb@plt+0x1f734>
    21a8:	cfldrsge	mvf15, [r5, #-508]	; 0xfffffe04
    21ac:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    21b0:	streq	pc, [r4], -sp, lsl #12
    21b4:	ldrbtmi	r2, [sl], #-3328	; 0xfffff300
    21b8:	bgt	1d3a8c <set_scsi_pt_cdb@plt+0x1d2988>
    21bc:	andsvc	ip, sl, r3, lsl #6
    21c0:	blls	1795dc <set_scsi_pt_cdb@plt+0x1784d8>
    21c4:	cmpcs	r0, r2, lsr r6
    21c8:			; <UNDEFINED> instruction: 0xf7fe4628
    21cc:			; <UNDEFINED> instruction: 0xf8dfef54
    21d0:	ldrtmi	r0, [r2], -ip, lsr #18
    21d4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    21d8:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    21dc:			; <UNDEFINED> instruction: 0xf8dfe4fb
    21e0:	ldrcs	r0, [pc, #-2336]	; 18c8 <set_scsi_pt_cdb@plt+0x7c4>
    21e4:			; <UNDEFINED> instruction: 0xf7fe4478
    21e8:			; <UNDEFINED> instruction: 0xf7ffee7c
    21ec:			; <UNDEFINED> instruction: 0xf8dfb9f9
    21f0:	ldrbtmi	r0, [r8], #-2324	; 0xfffff6ec
    21f4:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    21f8:	submi	lr, r0, #1031798784	; 0x3d800000
    21fc:	svc	0x001cf7fe
    2200:			; <UNDEFINED> instruction: 0xf8df4601
    2204:	ldrbtmi	r0, [r8], #-2308	; 0xfffff6fc
    2208:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    220c:			; <UNDEFINED> instruction: 0xf7fee587
    2210:			; <UNDEFINED> instruction: 0xf8dfeed0
    2214:			; <UNDEFINED> instruction: 0xf8d428f8
    2218:	ldrbtmi	r1, [sl], #-136	; 0xffffff78
    221c:	cfstr32cs	mvfx14, [r1, #-44]	; 0xffffffd4
    2220:	mrcge	4, 5, APSR_nzcv, cr14, cr15, {3}
    2224:	ldrt	r2, [fp], #-1537	; 0xfffff9ff
    2228:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    222c:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    2230:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    2234:	ldmiblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2238:	blls	50c240 <set_scsi_pt_cdb@plt+0x50b13c>
    223c:	vhsub.u8	q11, q0, <illegal reg q10.5>
    2240:	blcs	22674 <set_scsi_pt_cdb@plt+0x21570>
    2244:	rsbshi	pc, r1, #64	; 0x40
    2248:	blcs	1ccdc <set_scsi_pt_cdb@plt+0x1bbd8>
    224c:	cfldrsge	mvf15, [r2], #252	; 0xfc
    2250:	strb	r2, [r0], #1295	; 0x50f
    2254:	strhne	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2258:	rscsvc	pc, pc, #82837504	; 0x4f00000
    225c:	andmi	r8, fp, r3, ror #30
    2260:			; <UNDEFINED> instruction: 0xf47f4293
    2264:			; <UNDEFINED> instruction: 0xf7ffac4d
    2268:	ldrbmi	fp, [r8], -ip, asr #21
    226c:	stmib	sp, {r0, r5, r6, r9, sl, lr}^
    2270:	strcs	r0, [pc, #-256]	; 2178 <set_scsi_pt_cdb@plt+0x1074>
    2274:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2278:			; <UNDEFINED> instruction: 0xf7fe4478
    227c:	ldr	lr, [r8, #-3634]!	; 0xfffff1ce
    2280:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2284:	movwcs	r2, #512	; 0x200
    2288:	tstcs	r0, #3358720	; 0x334000
    228c:			; <UNDEFINED> instruction: 0xf7fe4478
    2290:			; <UNDEFINED> instruction: 0xf7ffee28
    2294:			; <UNDEFINED> instruction: 0xf8dfbb31
    2298:	ldrbtmi	r0, [r8], #-2180	; 0xfffff77c
    229c:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    22a0:	ldmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22a4:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22a8:			; <UNDEFINED> instruction: 0xf7fe4478
    22ac:			; <UNDEFINED> instruction: 0xf7ffee1a
    22b0:			; <UNDEFINED> instruction: 0xf8dfb996
    22b4:	ldrbtmi	r0, [r8], #-2160	; 0xfffff790
    22b8:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    22bc:	stmiblt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    22c0:			; <UNDEFINED> instruction: 0xf0402b00
    22c4:	sfmcs	f0, 1, [r0, #-84]	; 0xffffffac
    22c8:	stcge	7, cr15, [r5], {63}	; 0x3f
    22cc:			; <UNDEFINED> instruction: 0xf8dfe7c0
    22d0:	ldrbtmi	r0, [r8], #-2136	; 0xfffff7a8
    22d4:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    22d8:			; <UNDEFINED> instruction: 0x21202201
    22dc:			; <UNDEFINED> instruction: 0xf7fe4630
    22e0:	ldrt	lr, [r8], #-3798	; 0xfffff12a
    22e4:	ldrdeq	pc, [ip], r4
    22e8:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr}
    22ec:	eorshi	pc, r2, #0
    22f0:			; <UNDEFINED> instruction: 0xf0002b00
    22f4:	ldccs	3, cr8, [pc, #-204]!	; 2230 <set_scsi_pt_cdb@plt+0x112c>
    22f8:	msrhi	CPSR_c, #64, 4
    22fc:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2300:	ldrbeq	pc, [r4], -sp, lsl #12	; <UNPREDICTABLE>
    2304:	strbmi	r2, [r0], -r0, asr #4
    2308:			; <UNDEFINED> instruction: 0x4631447b
    230c:			; <UNDEFINED> instruction: 0xf962f001
    2310:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2314:	cfldrdge	mvd15, [pc], {127}	; 0x7f
    2318:	strtmi	r9, [r2], -r9, lsl #22
    231c:	cmpcs	r0, sp, lsl #26
    2320:	movwls	r4, #1584	; 0x630
    2324:			; <UNDEFINED> instruction: 0xf001462b
    2328:	stmdacs	r0, {r0, r3, r4, fp, ip, sp, lr, pc}
    232c:	stmdahi	sl!, {r4, r7, ip, lr, pc}
    2330:			; <UNDEFINED> instruction: 0xf0002a01
    2334:			; <UNDEFINED> instruction: 0xf8df84c8
    2338:			; <UNDEFINED> instruction: 0xf8df17f8
    233c:	ldrbtmi	r0, [r9], #-2040	; 0xfffff808
    2340:			; <UNDEFINED> instruction: 0xf7fe4478
    2344:	str	lr, [r3, lr, asr #27]
    2348:	ubfxne	pc, pc, #17, #13
    234c:			; <UNDEFINED> instruction: 0xf8df1c42
    2350:	ldrbtmi	r0, [r9], #-2028	; 0xfffff814
    2354:	teqcc	ip, r8, ror r4
    2358:	stcl	7, cr15, [r2, #1016]	; 0x3f8
    235c:	ubfxeq	pc, pc, #17, #1
    2360:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    2364:	ldc	7, cr15, [ip, #1016]!	; 0x3f8
    2368:	cfstrdne	mvd14, [r1], {53}	; 0x35
    236c:			; <UNDEFINED> instruction: 0x07d4f8df
    2370:			; <UNDEFINED> instruction: 0xf7fe4478
    2374:			; <UNDEFINED> instruction: 0xf8dfedb6
    2378:	strcs	r0, [r1, #-2000]	; 0xfffff830
    237c:			; <UNDEFINED> instruction: 0xf7fe4478
    2380:	strt	lr, [r8], #-3504	; 0xfffff250
    2384:			; <UNDEFINED> instruction: 0x07c4f8df
    2388:	stmdbls	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    238c:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    2390:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    2394:			; <UNDEFINED> instruction: 0xf8b4e41f
    2398:	blcs	e4a0 <set_scsi_pt_cdb@plt+0xd39c>
    239c:	msrhi	SPSR_fxc, r0
    23a0:	cmpeq	r9, r1, lsl #6
    23a4:	movwcs	r7, #2658	; 0xa62
    23a8:	svcls	0x000d9102
    23ac:	andeq	pc, r1, #130	; 0x82
    23b0:	strls	r9, [r0, -r9, lsl #18]
    23b4:	stmdavc	r1!, {r0, r8, ip, pc}
    23b8:	ldrdeq	pc, [ip], r4
    23bc:	cdp2	0, 1, cr15, cr2, cr1, {0}
    23c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    23c4:	cfstrsge	mvf15, [r7], {127}	; 0x7f
    23c8:	strhne	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    23cc:			; <UNDEFINED> instruction: 0xf43f2900
    23d0:	ldmdahi	fp!, {r0, r1, r3, r4, r7, r9, sl, fp, sp, pc}
    23d4:			; <UNDEFINED> instruction: 0xf43f4299
    23d8:			; <UNDEFINED> instruction: 0xf67fae97
    23dc:	movwls	sl, #3713	; 0xe81
    23e0:			; <UNDEFINED> instruction: 0xf8df250f
    23e4:			; <UNDEFINED> instruction: 0xf8df376c
    23e8:			; <UNDEFINED> instruction: 0xf8df276c
    23ec:	ldrbtmi	r0, [fp], #-1900	; 0xfffff894
    23f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    23f4:	ldcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    23f8:	bllt	ffb803fc <set_scsi_pt_cdb@plt+0xffb7f2f8>
    23fc:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    2400:	stmdbls	pc, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    2404:			; <UNDEFINED> instruction: 0xf7fe4478
    2408:			; <UNDEFINED> instruction: 0xf7ffed6c
    240c:			; <UNDEFINED> instruction: 0xf8dfba9a
    2410:	andsls	r0, r2, #80, 14	; 0x1400000
    2414:			; <UNDEFINED> instruction: 0xf7fe4478
    2418:	blls	5fd9b0 <set_scsi_pt_cdb@plt+0x5fc8ac>
    241c:	andls	r2, r1, #268435456	; 0x10000000
    2420:	tstcs	r8, r2, lsl sl
    2424:	ldrbmi	r9, [r8], -r2, lsl #6
    2428:	ldrtmi	r9, [r3], -r0, lsl #2
    242c:			; <UNDEFINED> instruction: 0xf7fe4611
    2430:	strmi	lr, [r5], -r8, lsl #26
    2434:			; <UNDEFINED> instruction: 0xf0402800
    2438:	blls	52283c <set_scsi_pt_cdb@plt+0x521738>
    243c:			; <UNDEFINED> instruction: 0xf77f2b03
    2440:			; <UNDEFINED> instruction: 0xf8dfada5
    2444:	ldrbtmi	r0, [r8], #-1824	; 0xfffff8e0
    2448:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    244c:	tstcs	r8, r1, lsl #4
    2450:			; <UNDEFINED> instruction: 0xf7fe4630
    2454:	ldr	lr, [r9, #3612]	; 0xe1c
    2458:			; <UNDEFINED> instruction: 0xf43f2b00
    245c:			; <UNDEFINED> instruction: 0xf8dfabab
    2460:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    2464:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2468:	ldmdals	r2, {r0, r5, r7, sl, fp, sp, lr}
    246c:	tstcs	lr, #212, 18	; 0x350000
    2470:	mul	ip, r6, r8
    2474:	stmib	sp, {r3, sl, lr}^
    2478:			; <UNDEFINED> instruction: 0xf1121000
    247c:			; <UNDEFINED> instruction: 0xf8df32ff
    2480:	vmlsl.u<illegal width 8>	q8, d30, d0[7]
    2484:			; <UNDEFINED> instruction: 0xf1430142
    2488:	strdls	r3, [r2, -pc]
    248c:			; <UNDEFINED> instruction: 0xf7fe4478
    2490:			; <UNDEFINED> instruction: 0xf996ed28
    2494:	blvc	1cc24d4 <set_scsi_pt_cdb@plt+0x1cc13d0>
    2498:	bvs	1893d44 <set_scsi_pt_cdb@plt+0x1892c40>
    249c:	streq	pc, [pc, #-3]	; 24a1 <set_scsi_pt_cdb@plt+0x139d>
    24a0:	svceq	0x00c59500
    24a4:			; <UNDEFINED> instruction: 0x06c8f8df
    24a8:	ldmdbeq	fp, {r0, r8, sl, ip, pc}
    24ac:			; <UNDEFINED> instruction: 0xf7fe4478
    24b0:	ldmibhi	r2!, {r3, r4, r8, sl, fp, sp, lr, pc}^
    24b4:			; <UNDEFINED> instruction: 0xf0027bb1
    24b8:			; <UNDEFINED> instruction: 0xf8df053f
    24bc:			; <UNDEFINED> instruction: 0xf8ad06b8
    24c0:	vmov.i16	q9, #148	; 0x0094
    24c4:			; <UNDEFINED> instruction: 0xf88d1180
    24c8:	ldrbtmi	r5, [r8], #-2132	; 0xfffff7ac
    24cc:	ldmdacs	r4, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
    24d0:	addslt	fp, r2, #335872	; 0x52000
    24d4:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    24d8:	bllt	1b404dc <set_scsi_pt_cdb@plt+0x1b3f3d8>
    24dc:			; <UNDEFINED> instruction: 0xf47f2f00
    24e0:	cdpcs	14, 0, cr10, cr1, cr1, {5}
    24e4:	cfldrdge	mvd15, [ip, #-508]	; 0xfffffe04
    24e8:	ldmdavs	r9, {r1, r4, r8, r9, fp, ip, pc}
    24ec:			; <UNDEFINED> instruction: 0xf43f2900
    24f0:			; <UNDEFINED> instruction: 0xf8dfaad7
    24f4:	ldrtmi	r0, [r5], -r4, lsl #13
    24f8:			; <UNDEFINED> instruction: 0xf7fe4478
    24fc:			; <UNDEFINED> instruction: 0xf7ffecf2
    2500:	blls	2b12b0 <set_scsi_pt_cdb@plt+0x2b01ac>
    2504:			; <UNDEFINED> instruction: 0x0674f8df
    2508:	strdcc	r1, [r1, -r9]
    250c:			; <UNDEFINED> instruction: 0xf7fe4478
    2510:	ldr	lr, [r0, -r8, ror #25]!
    2514:	stclvs	13, cr6, [r3], #392	; 0x188
    2518:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    251c:	blls	27bd80 <set_scsi_pt_cdb@plt+0x27ac7c>
    2520:	msreq	SPSR_sx, sp, lsl #2
    2524:	mulgt	r4, r4, r8
    2528:	tstls	r5, ip, lsl r8
    252c:	blls	35c5b0 <set_scsi_pt_cdb@plt+0x35b4ac>
    2530:	ldrls	r9, [ip, -r8]
    2534:	blge	7645a4 <set_scsi_pt_cdb@plt+0x7634a0>
    2538:	blvs	8e7164 <set_scsi_pt_cdb@plt+0x8e6060>
    253c:	rsbcs	pc, r6, sp, lsr #17
    2540:	movwls	r2, #41472	; 0xa200
    2544:	andsvs	r9, sl, r9, lsl #22
    2548:	svceq	0x0000f1bc
    254c:	msrhi	CPSR_fc, r0
    2550:	svccs	0x00008fe7
    2554:	rsbhi	pc, r9, #0
    2558:	blx	9d8ea <set_scsi_pt_cdb@plt+0x9c7e6>
    255c:	movwcs	pc, #1799	; 0x707	; <UNPREDICTABLE>
    2560:	ldrmi	r9, [r9], -r9, lsl #20
    2564:			; <UNDEFINED> instruction: 0xf7fe4638
    2568:	strmi	lr, [r1], sl, lsr #27
    256c:			; <UNDEFINED> instruction: 0xf0002800
    2570:	bls	3e3860 <set_scsi_pt_cdb@plt+0x3e275c>
    2574:			; <UNDEFINED> instruction: 0xf8df4601
    2578:	adcsmi	r3, sl, #8, 12	; 0x800000
    257c:	ldrbtmi	r9, [fp], #-2060	; 0xfffff7f4
    2580:	ldrtmi	fp, [sl], -r8, lsr #30
    2584:			; <UNDEFINED> instruction: 0xf826f001
    2588:	bllt	613da4 <set_scsi_pt_cdb@plt+0x612ca0>
    258c:	strtmi	r9, [r2], -r8, lsl #22
    2590:			; <UNDEFINED> instruction: 0x46484639
    2594:	blls	16719c <set_scsi_pt_cdb@plt+0x166098>
    2598:	cdp2	0, 14, cr15, cr0, cr0, {0}
    259c:			; <UNDEFINED> instruction: 0xf0002800
    25a0:	blls	1633e8 <set_scsi_pt_cdb@plt+0x1622e4>
    25a4:	strhne	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    25a8:	stmdbcs	r0, {r0, r1, r3, r4, fp, pc}
    25ac:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    25b0:			; <UNDEFINED> instruction: 0xf0004299
    25b4:	vcgt.s8	q12, q0, <illegal reg q1.5>
    25b8:			; <UNDEFINED> instruction: 0xf8df851c
    25bc:	strcs	r2, [pc, #-1480]	; 1ffc <set_scsi_pt_cdb@plt+0xef8>
    25c0:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    25c4:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    25c8:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    25cc:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    25d0:	stc	7, cr15, [r6], {254}	; 0xfe
    25d4:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
    25d8:			; <UNDEFINED> instruction: 0xf43f2800
    25dc:			; <UNDEFINED> instruction: 0xf7feaafc
    25e0:			; <UNDEFINED> instruction: 0xf7ffec5a
    25e4:			; <UNDEFINED> instruction: 0xf8dfbaf8
    25e8:	ldrbmi	r1, [r4], -r8, lsr #11
    25ec:	streq	pc, [r4, #2271]!	; 0x8df
    25f0:	teqcc	ip, r9, ror r4
    25f4:			; <UNDEFINED> instruction: 0xf7fe4478
    25f8:	sxtb	lr, r4, ror #24
    25fc:	ldrcc	pc, [r8, #2271]	; 0x8df
    2600:	andeq	lr, r9, #169984	; 0x29800
    2604:	ldreq	pc, [r4, #2271]	; 0x8df
    2608:	ldrbtmi	r3, [fp], #-513	; 0xfffffdff
    260c:			; <UNDEFINED> instruction: 0xf1034654
    2610:	ldrbtmi	r0, [r8], #-316	; 0xfffffec4
    2614:	stcl	7, cr15, [r4], #-1016	; 0xfffffc08
    2618:			; <UNDEFINED> instruction: 0xf8dfe6a0
    261c:	bl	fe98fc34 <set_scsi_pt_cdb@plt+0xfe98eb30>
    2620:			; <UNDEFINED> instruction: 0xf8df0209
    2624:	andcc	r0, r1, #128, 10	; 0x20000000
    2628:			; <UNDEFINED> instruction: 0x4654447b
    262c:	teqeq	ip, r3, lsl #2	; <UNPREDICTABLE>
    2630:			; <UNDEFINED> instruction: 0xf7fe4478
    2634:			; <UNDEFINED> instruction: 0xe691ec56
    2638:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    263c:	ldrbeq	pc, [r4], -sp, lsl #12	; <UNPREDICTABLE>
    2640:	ldrbtmi	r2, [sl], #-3328	; 0xfffff300
    2644:	bgt	1d3f18 <set_scsi_pt_cdb@plt+0x1d2e14>
    2648:	andsvc	ip, sl, r3, lsl #6
    264c:			; <UNDEFINED> instruction: 0x81bbf340
    2650:			; <UNDEFINED> instruction: 0x46329b14
    2654:			; <UNDEFINED> instruction: 0x46282150
    2658:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    265c:	strbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2660:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2664:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    2668:	strbeq	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    266c:			; <UNDEFINED> instruction: 0xf7fe4478
    2670:			; <UNDEFINED> instruction: 0xf7ffec38
    2674:			; <UNDEFINED> instruction: 0x4619bab0
    2678:			; <UNDEFINED> instruction: 0xf8dfe694
    267c:	tstcs	pc, r8, lsr r5	; <UNPREDICTABLE>
    2680:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    2684:	stc	7, cr15, [r8], {254}	; 0xfe
    2688:			; <UNDEFINED> instruction: 0xf47e2800
    268c:			; <UNDEFINED> instruction: 0xf7ffafa9
    2690:			; <UNDEFINED> instruction: 0xf8dfbbc8
    2694:	ldrbtmi	r0, [r8], #-1316	; 0xfffffadc
    2698:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    269c:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    26a0:			; <UNDEFINED> instruction: 0xe6df4478
    26a4:	tstcs	r0, r8, lsl #22
    26a8:	ldrdeq	pc, [ip], r4
    26ac:			; <UNDEFINED> instruction: 0xf7fe6b1d
    26b0:			; <UNDEFINED> instruction: 0xf1b0ec42
    26b4:	vmlal.s8	q8, d0, d0
    26b8:			; <UNDEFINED> instruction: 0xf7fe81ca
    26bc:	stmdacs	r0, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    26c0:	stcge	6, cr15, [r3, #-764]!	; 0xfffffd04
    26c4:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    26c8:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    26cc:	stc	7, cr15, [lr], {254}	; 0xfe
    26d0:	blt	fe0806d4 <set_scsi_pt_cdb@plt+0xfe07f5d0>
    26d4:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    26d8:			; <UNDEFINED> instruction: 0xf7fe4478
    26dc:	strb	lr, [sl], -r2, lsl #24
    26e0:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    26e4:			; <UNDEFINED> instruction: 0xf7fe4478
    26e8:			; <UNDEFINED> instruction: 0xe637ebfc
    26ec:	strb	r4, [pc, #-1591]	; 20bd <set_scsi_pt_cdb@plt+0xfb9>
    26f0:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    26f4:	ldrbeq	pc, [r4, -sp, lsl #12]	; <UNPREDICTABLE>
    26f8:	ldrbtmi	r2, [sl], #-3328	; 0xfffff300
    26fc:	bgt	1d3ff0 <set_scsi_pt_cdb@plt+0x1d2eec>
    2700:	andsvc	ip, sl, r3, lsl #6
    2704:	blls	539b20 <set_scsi_pt_cdb@plt+0x538a1c>
    2708:	cmpcs	r0, sl, lsr r6
    270c:			; <UNDEFINED> instruction: 0xf7fe4628
    2710:			; <UNDEFINED> instruction: 0xf8dfecb2
    2714:			; <UNDEFINED> instruction: 0x463904bc
    2718:			; <UNDEFINED> instruction: 0xf7fe4478
    271c:			; <UNDEFINED> instruction: 0xf8dfebe2
    2720:	ldrbtmi	r0, [r8], #-1204	; 0xfffffb4c
    2724:	bl	ff740724 <set_scsi_pt_cdb@plt+0xff73f620>
    2728:	strmi	lr, [r1], -sp, asr #11
    272c:	strteq	pc, [r8], #2271	; 0x8df
    2730:	ldrdcs	pc, [r4], r4
    2734:			; <UNDEFINED> instruction: 0xf7fe4478
    2738:	bvs	fe8fd690 <set_scsi_pt_cdb@plt+0xfe8fc58c>
    273c:			; <UNDEFINED> instruction: 0xf47f2b00
    2740:			; <UNDEFINED> instruction: 0xf8dfad87
    2744:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
    2748:	bl	ff2c0748 <set_scsi_pt_cdb@plt+0xff2bf644>
    274c:	ldreq	pc, [r0], #2271	; 0x8df
    2750:	sxtab16	r4, r7, r8, ror #8
    2754:			; <UNDEFINED> instruction: 0xf47f2b00
    2758:			; <UNDEFINED> instruction: 0xf8dfadce
    275c:	strcs	r0, [r1, #-1160]	; 0xfffffb78
    2760:			; <UNDEFINED> instruction: 0xf7fe4478
    2764:			; <UNDEFINED> instruction: 0xf7ffebbe
    2768:			; <UNDEFINED> instruction: 0xf7feba36
    276c:			; <UNDEFINED> instruction: 0xf8d4ec22
    2770:	smlabbls	r5, ip, r0, r1
    2774:	strtmi	r6, [r8], -r5, lsl #16
    2778:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    277c:	strmi	r9, [r2], -r5, lsl #18
    2780:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2784:			; <UNDEFINED> instruction: 0xf7fe4478
    2788:	strtmi	lr, [r8], -ip, lsr #23
    278c:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    2790:			; <UNDEFINED> instruction: 0xf7ff4605
    2794:	movwcs	fp, #2592	; 0xa20
    2798:			; <UNDEFINED> instruction: 0xf8dfe4d9
    279c:	ldrbtmi	r0, [r8], #-1104	; 0xfffffbb0
    27a0:	tstlt	lr, r0, ror #12
    27a4:	andshi	r9, lr, r5, lsl #22
    27a8:	ldrdcs	pc, [ip], r4
    27ac:	bcs	20f40 <set_scsi_pt_cdb@plt+0x1fe3c>
    27b0:	addshi	pc, r9, #0
    27b4:			; <UNDEFINED> instruction: 0xf0402b00
    27b8:	blls	1633bc <set_scsi_pt_cdb@plt+0x1622b8>
    27bc:	ldmdahi	sp, {r1, r2, r5, r6, r7, sl, fp, sp, lr}
    27c0:	strcc	r4, [r1, #-1585]	; 0xfffff9cf
    27c4:	strtmi	r0, [r8], -sp, ror #2
    27c8:			; <UNDEFINED> instruction: 0xf874f002
    27cc:	smlabblt	r1, r0, r2, fp
    27d0:	strbhi	r3, [r0, r1]!
    27d4:	svchi	0x00e02300
    27d8:	bls	254044 <set_scsi_pt_cdb@plt+0x252f40>
    27dc:	blx	1938c6 <set_scsi_pt_cdb@plt+0x1927c2>
    27e0:			; <UNDEFINED> instruction: 0xf7fef000
    27e4:	strmi	lr, [r1], ip, ror #24
    27e8:			; <UNDEFINED> instruction: 0xf0002800
    27ec:	bls	163a18 <set_scsi_pt_cdb@plt+0x162914>
    27f0:	stccs	3, cr2, [r0, #-0]
    27f4:	svcls	0x00089905
    27f8:	bls	22284c <set_scsi_pt_cdb@plt+0x221748>
    27fc:	svchi	0x00e5bf08
    2800:	svclt	0x00086013
    2804:	bvc	189db98 <set_scsi_pt_cdb@plt+0x189ca94>
    2808:	svclt	0x00089701
    280c:	tstls	r0, sp, asr r3
    2810:			; <UNDEFINED> instruction: 0xf0824603
    2814:	strls	r0, [r2, #-513]	; 0xfffffdff
    2818:			; <UNDEFINED> instruction: 0xf8d47821
    281c:			; <UNDEFINED> instruction: 0xf001008c
    2820:	strmi	pc, [r5], -r1, ror #23
    2824:			; <UNDEFINED> instruction: 0xf47f2800
    2828:	stclvs	14, cr10, [r2], #852	; 0x354
    282c:	stcvs	8, cr6, [r3, #-244]!	; 0xffffff0c
    2830:	blx	16a07a <set_scsi_pt_cdb@plt+0x168f76>
    2834:	addsmi	pc, sp, #8388608	; 0x800000
    2838:	movhi	pc, #128	; 0x80
    283c:	bls	29d2d0 <set_scsi_pt_cdb@plt+0x29c1cc>
    2840:			; <UNDEFINED> instruction: 0xf0404313
    2844:			; <UNDEFINED> instruction: 0xb32e8410
    2848:	eorle	r4, r3, lr, lsr #5
    284c:	svclt	0x002842b5
    2850:	stclvs	6, cr4, [r1], #212	; 0xd4
    2854:			; <UNDEFINED> instruction: 0xf0024628
    2858:	bicslt	pc, r9, sp, lsr #16
    285c:	ldmdblt	r3, {r1, r3, r8, r9, fp, ip, pc}
    2860:	blcs	5d2f4 <set_scsi_pt_cdb@plt+0x5c1f0>
    2864:	stmiami	r2!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    2868:	stcvs	6, cr4, [r2], #164	; 0xa4
    286c:			; <UNDEFINED> instruction: 0xf7fe4478
    2870:	ldmib	r4, {r3, r4, r5, r8, r9, fp, sp, lr, pc}^
    2874:	addmi	r3, fp, #-2147483644	; 0x80000004
    2878:	ldmmi	lr, {r2, ip, lr, pc}^
    287c:	ldrbtmi	r1, [r8], #-2761	; 0xfffff537
    2880:	bl	bc0880 <set_scsi_pt_cdb@plt+0xbbf77c>
    2884:	blcs	5d318 <set_scsi_pt_cdb@plt+0x5c214>
    2888:	strbhi	pc, [r4], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    288c:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
    2890:	bl	9c0890 <set_scsi_pt_cdb@plt+0x9bf78c>
    2894:	strtmi	r8, [sl], -r6, ror #31
    2898:	blmi	ff61dc24 <set_scsi_pt_cdb@plt+0xff61cb20>
    289c:	blx	688d6 <set_scsi_pt_cdb@plt+0x677d2>
    28a0:	ldrbtmi	r9, [fp], #-262	; 0xfffffefa
    28a4:	cdp2	0, 9, cr15, cr6, cr0, {0}
    28a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    28ac:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {3}
    28b0:	vstmiavs	r2!, {d25-d28}
    28b4:	ldmdavs	fp, {r1, r2, r5, r6, r7, r8, r9, sl, fp, pc}
    28b8:	strbvs	r4, [r3, #-1054]!	; 0xfffffbe2
    28bc:			; <UNDEFINED> instruction: 0xf103fb02
    28c0:	vqrdmulh.s<illegal width 8>	d15, d6, d2
    28c4:	addne	pc, r0, r4, asr #17
    28c8:	bls	1674e4 <set_scsi_pt_cdb@plt+0x1663e0>
    28cc:	strtmi	r4, [r3], -r9, asr #12
    28d0:			; <UNDEFINED> instruction: 0xf0004658
    28d4:	cdpne	14, 0, cr15, cr5, cr9, {5}
    28d8:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {1}
    28dc:			; <UNDEFINED> instruction: 0xf60d4ac8
    28e0:	ldrbtmi	r0, [sl], #-1876	; 0xfffff8ac
    28e4:	bgt	1d41d8 <set_scsi_pt_cdb@plt+0x1d30d4>
    28e8:	andsvc	ip, sl, r3, lsl #6
    28ec:	blls	2b9d08 <set_scsi_pt_cdb@plt+0x2b8c04>
    28f0:	cmpcs	r0, sl, lsr r6
    28f4:			; <UNDEFINED> instruction: 0xf7fe4628
    28f8:	stmiami	r2, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    28fc:			; <UNDEFINED> instruction: 0x4651463a
    2900:			; <UNDEFINED> instruction: 0xf7fe4478
    2904:	strbt	lr, [r5], -lr, ror #21
    2908:	bl	14c0908 <set_scsi_pt_cdb@plt+0x14bf804>
    290c:	ldrdne	pc, [r8], r4
    2910:	ldrbeq	pc, [r4, #-1549]	; 0xfffff9f3	; <UNPREDICTABLE>
    2914:	vst1.32	{d20-d21}, [pc :256], ip
    2918:	ldrbtmi	r7, [sl], #-896	; 0xfffffc80
    291c:	strtmi	r6, [r8], -r6, lsl #16
    2920:	ldrmi	r9, [r9], -r1, lsl #2
    2924:	andcs	r9, r1, #0, 4
    2928:	bl	ff6c0928 <set_scsi_pt_cdb@plt+0xff6bf824>
    292c:			; <UNDEFINED> instruction: 0xf7fe4628
    2930:			; <UNDEFINED> instruction: 0x4630eade
    2934:	bl	1a40934 <set_scsi_pt_cdb@plt+0x1a3f830>
    2938:			; <UNDEFINED> instruction: 0xf7ff4605
    293c:	ldmmi	r3!, {r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}
    2940:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2944:	b	ff340944 <set_scsi_pt_cdb@plt+0xff33f840>
    2948:	ldmmi	r1!, {r1, r7, sl, sp, lr, pc}
    294c:	stmib	sp, {r0, r1, r2, r3, r8, sl, sp}^
    2950:	ldrbtmi	fp, [r8], #-3072	; 0xfffff400
    2954:	b	ff140954 <set_scsi_pt_cdb@plt+0xff13f850>
    2958:	stmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    295c:			; <UNDEFINED> instruction: 0xf60d9d09
    2960:	blls	3446b8 <set_scsi_pt_cdb@plt+0x3435b4>
    2964:	andls	r2, r2, #96, 4
    2968:	strls	r2, [r1, #-513]	; 0xfffffdff
    296c:	ldrtmi	r9, [fp], -r0, lsl #6
    2970:	stmdavc	r1!, {r1, r2, r3, r5, sp, lr}
    2974:	blx	dbe982 <set_scsi_pt_cdb@plt+0xdbd87e>
    2978:	stmdacs	r0, {r0, r2, r9, sl, lr}
    297c:	stmdbge	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    2980:	orrslt	r9, r2, r5, lsl #20
    2984:	ldmdahi	r9, {r0, r2, r3, r8, r9, fp, ip, pc}
    2988:	stmdble	r3, {r0, r8, fp, sp}
    298c:	ldrbtmi	r4, [r8], #-2209	; 0xfffff75f
    2990:	b	fe9c0990 <set_scsi_pt_cdb@plt+0xfe9bf88c>
    2994:	blcs	a95b0 <set_scsi_pt_cdb@plt+0xa84ac>
    2998:	blls	279dbc <set_scsi_pt_cdb@plt+0x278cb8>
    299c:	ldmdavs	sl, {r1, r2, r3, r4, r7, fp, lr}
    29a0:	blls	353b88 <set_scsi_pt_cdb@plt+0x352a84>
    29a4:			; <UNDEFINED> instruction: 0xf7fe8819
    29a8:	blls	37d420 <set_scsi_pt_cdb@plt+0x37c31c>
    29ac:	blcs	64a20 <set_scsi_pt_cdb@plt+0x6391c>
    29b0:	rsbshi	pc, fp, #0
    29b4:	strcs	r4, [pc, #-2201]	; 2123 <set_scsi_pt_cdb@plt+0x101f>
    29b8:	ldrdne	pc, [ip], r4
    29bc:			; <UNDEFINED> instruction: 0xf7fe4478
    29c0:			; <UNDEFINED> instruction: 0xf7ffea90
    29c4:	svcmi	0x0096b908
    29c8:			; <UNDEFINED> instruction: 0x46192350
    29cc:	strls	r2, [r1, #-513]	; 0xfffffdff
    29d0:			; <UNDEFINED> instruction: 0x4630447f
    29d4:			; <UNDEFINED> instruction: 0xf7fe9700
    29d8:	ldmmi	r2, {r2, r7, r8, r9, fp, sp, lr, pc}
    29dc:	strcs	r4, [pc, #-1585]	; 23b3 <set_scsi_pt_cdb@plt+0x12af>
    29e0:			; <UNDEFINED> instruction: 0xf7fe4478
    29e4:	ldmmi	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    29e8:			; <UNDEFINED> instruction: 0xf7fe4478
    29ec:			; <UNDEFINED> instruction: 0xf7ffea7a
    29f0:			; <UNDEFINED> instruction: 0xf7feb8f2
    29f4:	stmmi	sp, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    29f8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    29fc:	b	1c409fc <set_scsi_pt_cdb@plt+0x1c3f8f8>
    2a00:			; <UNDEFINED> instruction: 0xf7fe200c
    2a04:	strmi	lr, [r5], -r2, lsl #22
    2a08:	stmialt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a0c:	ldrbtmi	r4, [r8], #-2184	; 0xfffff778
    2a10:	b	19c0a10 <set_scsi_pt_cdb@plt+0x19bf90c>
    2a14:	stmmi	r7, {r0, r1, r2, r3, r5, r7, sl, sp, lr, pc}
    2a18:	bls	40be5c <set_scsi_pt_cdb@plt+0x40ad58>
    2a1c:	ldrdne	pc, [r8], r4
    2a20:			; <UNDEFINED> instruction: 0xf7fe4478
    2a24:			; <UNDEFINED> instruction: 0xf7ffea5e
    2a28:			; <UNDEFINED> instruction: 0xf8b4b964
    2a2c:	blcs	eb34 <set_scsi_pt_cdb@plt+0xda30>
    2a30:	eorhi	pc, lr, #0
    2a34:	stclvs	3, cr3, [r5], #4
    2a38:			; <UNDEFINED> instruction: 0x4629015f
    2a3c:			; <UNDEFINED> instruction: 0xf0014638
    2a40:	stmdbcs	r0, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    2a44:	cfstrsge	mvf15, [fp, #252]	; 0xfc
    2a48:	strpl	pc, [r5, -r0, lsl #22]
    2a4c:			; <UNDEFINED> instruction: 0xf7fee587
    2a50:			; <UNDEFINED> instruction: 0xf8d4eab0
    2a54:	smlabbls	r5, ip, r0, r1
    2a58:	strtmi	r6, [r8], -r5, lsl #16
    2a5c:	b	ffb40a5c <set_scsi_pt_cdb@plt+0xffb3f958>
    2a60:	strmi	r9, [r2], -r5, lsl #18
    2a64:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    2a68:	b	ec0a68 <set_scsi_pt_cdb@plt+0xebf964>
    2a6c:			; <UNDEFINED> instruction: 0xf7fe4628
    2a70:	strmi	lr, [r5], -ip, asr #21
    2a74:	stmialt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2a78:	muleq	r0, r2, lr
    2a7c:	strdeq	r5, [r0], -sl
    2a80:			; <UNDEFINED> instruction: 0x00006ebe
    2a84:	andeq	r6, r0, r2, asr #29
    2a88:	andeq	r6, r0, r8, asr #28
    2a8c:	andeq	r6, r0, ip, lsl #3
    2a90:	andeq	r6, r0, sl, lsr #13
    2a94:	strdeq	r5, [r0], -ip
    2a98:	andeq	r6, r0, sl, lsr #3
    2a9c:	andeq	r5, r0, r8, ror r6
    2aa0:	andeq	r5, r0, r2, lsl r9
    2aa4:	andeq	r5, r0, r8, lsr #17
    2aa8:	andeq	r5, r0, sl, lsl #14
    2aac:			; <UNDEFINED> instruction: 0x000055b8
    2ab0:	andeq	r5, r0, r2, ror #20
    2ab4:	andeq	r5, r0, r4, asr #19
    2ab8:	andeq	r5, r0, r6, lsl #17
    2abc:	andeq	r5, r0, ip, lsl #14
    2ac0:	andeq	r5, r0, r6, lsl #15
    2ac4:	andeq	r5, r0, r8, lsl #21
    2ac8:	andeq	r5, r0, lr, asr #20
    2acc:	andeq	r5, r0, r0, asr #19
    2ad0:	andeq	r5, r0, r2, lsr #18
    2ad4:	andeq	r5, r0, r8, ror #10
    2ad8:	andeq	r5, r0, sl, ror r8
    2adc:	andeq	r5, r0, r4, ror r7
    2ae0:	andeq	r5, r0, lr, lsr r7
    2ae4:	muleq	r0, lr, r4
    2ae8:	andeq	r2, r0, r0, lsr r8
    2aec:	andeq	r6, r0, r2, lsr sp
    2af0:	andeq	r6, r0, r6, ror #19
    2af4:	andeq	r6, r0, sl, lsl #22
    2af8:	andeq	r6, r0, r2, lsr #4
    2afc:			; <UNDEFINED> instruction: 0x00005fb6
    2b00:	andeq	r5, r0, r8, ror #24
    2b04:			; <UNDEFINED> instruction: 0x00006aba
    2b08:	andeq	r6, r0, lr, lsl #21
    2b0c:	andeq	r5, r0, sl, asr #27
    2b10:	andeq	r5, r0, lr, asr #23
    2b14:	andeq	r5, r0, r0, lsl #27
    2b18:	andeq	r5, r0, r8, lsl #29
    2b1c:	andeq	r5, r0, r2, ror #13
    2b20:			; <UNDEFINED> instruction: 0x000056b0
    2b24:	andeq	r5, r0, sl, lsl #9
    2b28:	strdeq	r5, [r0], -r2
    2b2c:	andeq	r6, r0, ip, lsr #14
    2b30:	andeq	r2, r0, sl, ror #11
    2b34:	andeq	r6, r0, r4, asr #17
    2b38:	andeq	r6, r0, lr, lsr ip
    2b3c:	andeq	r6, r0, r0, lsr #5
    2b40:	ldrdeq	r6, [r0], -r2
    2b44:	andeq	r6, r0, r4, lsr #4
    2b48:	andeq	r6, r0, r8, lsr r2
    2b4c:	ldrdeq	r6, [r0], -sl
    2b50:	andeq	r2, r0, sl, lsr r5
    2b54:	andeq	r5, r0, r8, lsr #3
    2b58:	andeq	r6, r0, sl, lsr sl
    2b5c:	ldrdeq	r6, [r0], -r4
    2b60:	andeq	r5, r0, ip, ror #30
    2b64:	andeq	r5, r0, r2, ror pc
    2b68:	andeq	r5, r0, r2, lsl #28
    2b6c:	andeq	r5, r0, ip, asr lr
    2b70:	andeq	r5, r0, ip, ror lr
    2b74:	andeq	r5, r0, r2, lsr #29
    2b78:	muleq	r0, r8, r1
    2b7c:	andeq	r6, r0, r8, lsl #1
    2b80:	andeq	r6, r0, r6, asr #4
    2b84:	ldrdeq	r4, [r0], -r2
    2b88:	andeq	r6, r0, r4, lsr r8
    2b8c:	andeq	r2, r0, sl, asr r3
    2b90:	andeq	r6, r0, r0, lsr #19
    2b94:	andeq	r6, r0, ip, lsr r7
    2b98:	andeq	r6, r0, r6, lsl #19
    2b9c:	strdeq	r5, [r0], -sl
    2ba0:	andeq	r6, r0, r8, ror #18
    2ba4:	andeq	r5, r0, r4, asr #31
    2ba8:	muleq	r0, r6, sp
    2bac:	andeq	r5, r0, r2, lsl #27
    2bb0:	muleq	r0, r0, sp
    2bb4:	andeq	r6, r0, r2, asr r6
    2bb8:	andeq	r5, r0, lr, asr #22
    2bbc:	andeq	r5, r0, r4, asr #23
    2bc0:	andeq	r5, r0, r6, ror #17
    2bc4:	andeq	r5, r0, ip, ror #28
    2bc8:	andeq	r5, r0, ip, ror #29
    2bcc:	ldrdeq	r5, [r0], -lr
    2bd0:	andeq	r5, r0, r0, lsl sp
    2bd4:	ldrdeq	r5, [r0], -sl
    2bd8:	andeq	r5, r0, r4, asr fp
    2bdc:	andeq	r5, r0, sl, ror fp
    2be0:	andeq	r5, r0, r4, lsl fp
    2be4:	andeq	r6, r0, r4, asr #9
    2be8:	andeq	r5, r0, r8, asr #30
    2bec:	andeq	r5, r0, r6, asr #21
    2bf0:	andeq	r6, r0, r0, lsl r1
    2bf4:	andeq	r6, r0, sl, lsr r1
    2bf8:	andeq	r6, r0, r6, asr #2
    2bfc:	andeq	r6, r0, r2, asr r1
    2c00:	strdeq	r5, [r0], -r6
    2c04:	andeq	r5, r0, ip, lsl #17
    2c08:	andeq	r5, r0, r6, lsl r7
    2c0c:	andeq	r6, r0, r2, lsl #5
    2c10:	andeq	r5, r0, sl, lsl #14
    2c14:	andeq	r6, r0, lr, lsl #3
    2c18:	andeq	r6, r0, r0, asr #3
    2c1c:	ldrdeq	r6, [r0], -r4
    2c20:	andeq	r5, r0, ip, asr #20
    2c24:	andeq	r5, r0, r4, lsl #20
    2c28:	andeq	r5, r0, r4, lsl sl
    2c2c:	andeq	r6, r0, sl, ror #4
    2c30:	andeq	r6, r0, lr, lsr r3
    2c34:	andeq	r5, r0, r0, ror r6
    2c38:			; <UNDEFINED> instruction: 0x00005cb2
    2c3c:	subcc	pc, r0, r4, lsr #17
    2c40:	fstmiaxvs	r6!, {d25-d26}	;@ Deprecated
    2c44:			; <UNDEFINED> instruction: 0x4631881b
    2c48:	movwls	r1, #23645	; 0x5c5d
    2c4c:	strtmi	r0, [r8], -sp, ror #2
    2c50:	cdp2	0, 3, cr15, cr0, cr1, {0}
    2c54:	tstlt	r9, r5, lsl #22
    2c58:	strvs	pc, [r6, #-2816]	; 0xfffff500
    2c5c:	blx	1a6bee <set_scsi_pt_cdb@plt+0x1a5aea>
    2c60:	adcmi	pc, lr, #2097152	; 0x200000
    2c64:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    2c68:	mvnshi	pc, r0, asr #1
    2c6c:	stmdbls	sl, {r0, r1, r5, r7, r9, fp, sp, lr}
    2c70:	andle	r4, sp, fp, lsl #6
    2c74:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    2c78:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    2c7c:			; <UNDEFINED> instruction: 0xf103447b
    2c80:	ldrbtmi	r0, [r8], #-332	; 0xfffffeb4
    2c84:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c88:	blcs	1d71c <set_scsi_pt_cdb@plt+0x1c618>
    2c8c:	bicshi	pc, r4, r0, asr #32
    2c90:	vstmiavs	r3!, {s19-s26}
    2c94:	blx	9cce6 <set_scsi_pt_cdb@plt+0x9bbe2>
    2c98:	addsmi	r6, pc, #201326592	; 0xc000000
    2c9c:			; <UNDEFINED> instruction: 0xf0809305
    2ca0:	bls	3e3238 <set_scsi_pt_cdb@plt+0x3e2134>
    2ca4:			; <UNDEFINED> instruction: 0xf000429a
    2ca8:			; <UNDEFINED> instruction: 0xf080813d
    2cac:			; <UNDEFINED> instruction: 0xf8df812b
    2cb0:			; <UNDEFINED> instruction: 0xf8df2504
    2cb4:	blls	3c40cc <set_scsi_pt_cdb@plt+0x3c2fc8>
    2cb8:	stmdbls	r5, {r1, r3, r4, r5, r6, sl, lr}
    2cbc:			; <UNDEFINED> instruction: 0xf7fe4478
    2cc0:	strcs	lr, [pc, #-2320]	; 23b8 <set_scsi_pt_cdb@plt+0x12b4>
    2cc4:			; <UNDEFINED> instruction: 0xf8dde486
    2cc8:			; <UNDEFINED> instruction: 0xf8dd1868
    2ccc:	bls	1c4e64 <set_scsi_pt_cdb@plt+0x1c3d60>
    2cd0:	stm	r2, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
    2cd4:	blt	6c2ce8 <set_scsi_pt_cdb@plt+0x6c1be4>
    2cd8:	blt	2714e0 <set_scsi_pt_cdb@plt+0x2703dc>
    2cdc:	strbtvs	r6, [r0], r3, ror #10
    2ce0:			; <UNDEFINED> instruction: 0xf7ff66a1
    2ce4:	blcs	31598 <set_scsi_pt_cdb@plt+0x30494>
    2ce8:	mvfcssz	f5, f6
    2cec:	cmnhi	r0, r0	; <UNPREDICTABLE>
    2cf0:	strhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2cf4:	adcsmi	fp, r2, #-2147483644	; 0x80000004
    2cf8:	andshi	pc, r3, #0, 4
    2cfc:	fstmiaxvs	r5!, {d25-d26}	;@ Deprecated
    2d00:			; <UNDEFINED> instruction: 0x46298818
    2d04:	cmpeq	r0, r1
    2d08:	ldc2l	0, cr15, [r4, #4]
    2d0c:	smlabblt	r1, r0, r2, fp
    2d10:	ldmdbls	r2, {r0, ip, sp}
    2d14:	ldrmi	r2, [r3], -r0, lsl #4
    2d18:	movwcc	r8, #6112	; 0x17e0
    2d1c:	bleq	140e68 <set_scsi_pt_cdb@plt+0x13fd64>
    2d20:	strmi	r4, [r2], #-691	; 0xfffffd4d
    2d24:	svchi	0x00e0dbf9
    2d28:	svcls	0x00082300
    2d2c:	ldrmi	r4, [r0], #-1561	; 0xfffff9e7
    2d30:			; <UNDEFINED> instruction: 0xf000fb05
    2d34:	bls	25ae24 <set_scsi_pt_cdb@plt+0x259d20>
    2d38:			; <UNDEFINED> instruction: 0xf7fe9005
    2d3c:	strmi	lr, [r1], r0, asr #19
    2d40:			; <UNDEFINED> instruction: 0xf0002800
    2d44:			; <UNDEFINED> instruction: 0xf8dd81d3
    2d48:			; <UNDEFINED> instruction: 0xf100c050
    2d4c:			; <UNDEFINED> instruction: 0xf8dd0320
    2d50:	strcs	lr, [r0, #-28]	; 0xffffffe4
    2d54:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    2d58:			; <UNDEFINED> instruction: 0xf04fe009
    2d5c:	ldrshvs	r3, [pc], #47	; <UNPREDICTABLE>
    2d60:	subshi	r8, sl, #-1610612735	; 0xa0000001
    2d64:			; <UNDEFINED> instruction: 0x33203501
    2d68:	vhsub.u8	d20, d16, d30
    2d6c:			; <UNDEFINED> instruction: 0xf8dc812a
    2d70:	ldrbtmi	r0, [r2], -r0
    2d74:	ldrdne	pc, [r4], -ip
    2d78:	stfeqd	f7, [r8], {12}
    2d7c:			; <UNDEFINED> instruction: 0xf8ceba00
    2d80:	blt	242d98 <set_scsi_pt_cdb@plt+0x241c94>
    2d84:	andne	pc, r0, lr, asr #17
    2d88:	bls	4b559c <set_scsi_pt_cdb@plt+0x4b4498>
    2d8c:			; <UNDEFINED> instruction: 0xf8526018
    2d90:	subsvs	r2, r9, r5, lsr #32
    2d94:	addsvs	fp, sl, r2, lsl sl
    2d98:	bcs	20f28 <set_scsi_pt_cdb@plt+0x1fe24>
    2d9c:	stccs	0, cr13, [r0, #-904]	; 0xfffffc78
    2da0:	mcrvs	1, 1, sp, cr2, cr11, {6}
    2da4:	sbcsvs	fp, sl, r2, lsl sl
    2da8:	blt	14a6b38 <set_scsi_pt_cdb@plt+0x14a5a34>
    2dac:			; <UNDEFINED> instruction: 0xf8b4821a
    2db0:	blt	148aec8 <set_scsi_pt_cdb@plt+0x1489dc4>
    2db4:			; <UNDEFINED> instruction: 0xe7d5825a
    2db8:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2dbc:			; <UNDEFINED> instruction: 0xf0002b00
    2dc0:	movwcc	r8, #4350	; 0x10fe
    2dc4:	svcne	0x0043ebb5
    2dc8:	subne	lr, r3, #323584	; 0x4f000
    2dcc:	smlabthi	r7, r0, r0, pc	; <UNPREDICTABLE>
    2dd0:	ldrmi	r6, [r0], -r7, ror #25
    2dd4:			; <UNDEFINED> instruction: 0xf0014639
    2dd8:	tstlt	r1, sp, ror #26	; <UNPREDICTABLE>
    2ddc:	blx	edea <set_scsi_pt_cdb@plt+0xdce6>
    2de0:	blls	400a04 <set_scsi_pt_cdb@plt+0x3ff900>
    2de4:	teqlt	fp, r6, ror #25
    2de8:			; <UNDEFINED> instruction: 0x46184631
    2dec:	stc2l	0, cr15, [r2, #-4]!
    2df0:	andcc	fp, r1, r1, lsl #2
    2df4:			; <UNDEFINED> instruction: 0xf606fb00
    2df8:	bls	24ba00 <set_scsi_pt_cdb@plt+0x24a8fc>
    2dfc:			; <UNDEFINED> instruction: 0x461919f0
    2e00:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e04:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2e08:			; <UNDEFINED> instruction: 0x81bcf000
    2e0c:	strtmi	r4, [sl], -fp, ror #23
    2e10:	strbmi	r4, [r0], -r1, lsl #12
    2e14:			; <UNDEFINED> instruction: 0xf000447b
    2e18:			; <UNDEFINED> instruction: 0x4605fbdd
    2e1c:			; <UNDEFINED> instruction: 0xf47f2800
    2e20:	blls	22dd8c <set_scsi_pt_cdb@plt+0x22cc88>
    2e24:	ldrtmi	r4, [r9], -r2, lsr #12
    2e28:	movwls	r4, #1608	; 0x648
    2e2c:			; <UNDEFINED> instruction: 0xf0009b05
    2e30:	stmdacs	r0, {r0, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    2e34:	svcge	0x0045f43f
    2e38:	ldmdahi	r9, {r0, r2, r8, r9, fp, ip, pc}
    2e3c:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    2e40:			; <UNDEFINED> instruction: 0xf040428b
    2e44:	blls	2234ac <set_scsi_pt_cdb@plt+0x2223a8>
    2e48:	ldmdavs	fp, {r1, r5, r6, r7, sl, fp, sp, lr}
    2e4c:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    2e50:	movwls	r4, #53918	; 0xd29e
    2e54:	cmnhi	r7, r0, asr #1	; <UNPREDICTABLE>
    2e58:	adcsmi	r9, fp, #15360	; 0x3c00
    2e5c:	teqhi	r9, r0	; <UNPREDICTABLE>
    2e60:	bls	29d8f4 <set_scsi_pt_cdb@plt+0x29c7f0>
    2e64:			; <UNDEFINED> instruction: 0xf0404313
    2e68:	svcls	0x000f811e
    2e6c:	tsteq	r6, r9, lsl #22
    2e70:			; <UNDEFINED> instruction: 0x463a4bd3
    2e74:	ldrbtmi	r9, [fp], #-2060	; 0xfffff7f4
    2e78:	blx	feb3ee82 <set_scsi_pt_cdb@plt+0xfeb3dd7e>
    2e7c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2e80:	blge	fea40084 <set_scsi_pt_cdb@plt+0xfea3ef80>
    2e84:	stmdbls	r5, {r3, r8, r9, fp, ip, pc}
    2e88:	ldmdavs	fp, {r1, r5, r6, r7, sl, fp, sp, lr}
    2e8c:	ldr	r8, [r3, #-2062]	; 0xfffff7f2
    2e90:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, pc}
    2e94:	cmphi	r0, r0	; <UNPREDICTABLE>
    2e98:	ldrtmi	r6, [r9], -r7, ror #25
    2e9c:	stc2	0, cr15, [sl, #-4]
    2ea0:	blx	2fc0e <set_scsi_pt_cdb@plt+0x2eb0a>
    2ea4:			; <UNDEFINED> instruction: 0xf7ff7707
    2ea8:			; <UNDEFINED> instruction: 0xf8ddbb5a
    2eac:			; <UNDEFINED> instruction: 0xf8dd1878
    2eb0:	stcls	8, cr0, [r7, #-464]	; 0xfffffe30
    2eb4:	bvs	feee1044 <set_scsi_pt_cdb@plt+0xfeedff40>
    2eb8:	andeq	lr, r3, r5, lsl #17
    2ebc:	blt	2716c4 <set_scsi_pt_cdb@plt+0x2705c0>
    2ec0:	stmib	r4, {r0, r1, r3, r4, r9, fp, ip, sp, pc}^
    2ec4:	strbvs	r1, [r3, #-26]!	; 0xffffffe6
    2ec8:			; <UNDEFINED> instruction: 0xf43f2a00
    2ecc:	bvs	ffe6d3b0 <set_scsi_pt_cdb@plt+0xffe6c2ac>
    2ed0:	mrchi	14, 3, r8, cr11, cr10, {1}
    2ed4:	blt	14b1700 <set_scsi_pt_cdb@plt+0x14b05fc>
    2ed8:	blt	16dc764 <set_scsi_pt_cdb@plt+0x16db660>
    2edc:			; <UNDEFINED> instruction: 0xf8a48762
    2ee0:			; <UNDEFINED> instruction: 0xf7ff3044
    2ee4:	ldmmi	r7!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    2ee8:			; <UNDEFINED> instruction: 0xf7fd4478
    2eec:	strdcs	lr, [ip], -sl
    2ef0:	stm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ef4:			; <UNDEFINED> instruction: 0xf7fe4605
    2ef8:	svcls	0x000fbe6e
    2efc:	bllt	c00f00 <set_scsi_pt_cdb@plt+0xbffdfc>
    2f00:	strb	r4, [r5], lr, lsr #12
    2f04:	bls	29d998 <set_scsi_pt_cdb@plt+0x29c894>
    2f08:	andle	r4, fp, r3, lsl r3
    2f0c:	stmiami	pc!, {r1, r2, r3, r5, r7, r9, fp, lr}	; <UNPREDICTABLE>
    2f10:	ldrbtmi	r9, [sl], #-2831	; 0xfffff4f1
    2f14:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
    2f18:	svc	0x00e2f7fd
    2f1c:	blcs	1d9b0 <set_scsi_pt_cdb@plt+0x1c8ac>
    2f20:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    2f24:	bls	1cbb2c <set_scsi_pt_cdb@plt+0x1caa28>
    2f28:	ldrmi	r9, [r9], -r5, lsl #16
    2f2c:	stmia	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f30:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2f34:	adchi	pc, sp, r0
    2f38:			; <UNDEFINED> instruction: 0x4649463a
    2f3c:	svc	0x00bcf7fd
    2f40:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
    2f44:	svc	0x00a6f7fd
    2f48:	ldmibne	r1!, {r0, r1, r2, r9, fp, ip, pc}^
    2f4c:	stmdals	ip, {r5, r7, r8, r9, fp, lr}
    2f50:	ldrbtmi	r6, [fp], #-2069	; 0xfffff7eb
    2f54:	blne	ff4a9770 <set_scsi_pt_cdb@plt+0xff4a866c>
    2f58:	eorsvs	r9, sp, r9, lsl #30
    2f5c:	blx	ebef66 <set_scsi_pt_cdb@plt+0xebde62>
    2f60:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2f64:	blge	dc0168 <set_scsi_pt_cdb@plt+0xdbf064>
    2f68:	blls	214a34 <set_scsi_pt_cdb@plt+0x213930>
    2f6c:	ldmdavs	fp, {r1, r5, r6, r7, sl, fp, sp, lr}
    2f70:	blx	dc506 <set_scsi_pt_cdb@plt+0xdb402>
    2f74:			; <UNDEFINED> instruction: 0xf8c4f302
    2f78:	strt	r3, [r6], #128	; 0x80
    2f7c:	addsmi	fp, sp, #-1073741820	; 0xc0000004
    2f80:	ldrmi	fp, [sp], -r8, lsr #30
    2f84:			; <UNDEFINED> instruction: 0xf43f2e00
    2f88:	adcmi	sl, lr, #100, 24	; 0x6400
    2f8c:	cfstrdge	mvd15, [r1], #-252	; 0xffffff04
    2f90:	cmplt	fp, sl, lsl #22
    2f94:	tstle	r8, #-536870902	; 0xe000000a
    2f98:	ldrbtmi	r4, [sl], #-2702	; 0xfffff572
    2f9c:	strtmi	r4, [fp], -lr, lsl #17
    2fa0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2fa4:	svc	0x009cf7fd
    2fa8:	blcs	1da3c <set_scsi_pt_cdb@plt+0x1c938>
    2fac:	cfstrdge	mvd15, [lr], {63}	; 0x3f
    2fb0:			; <UNDEFINED> instruction: 0xf4bf42ae
    2fb4:	blcs	6e9d4 <set_scsi_pt_cdb@plt+0x6d8d0>
    2fb8:	mcrrge	7, 7, pc, r8, cr15	; <UNPREDICTABLE>
    2fbc:	stclvs	6, cr14, [r7], #516	; 0x204
    2fc0:	blls	23cc04 <set_scsi_pt_cdb@plt+0x23bb00>
    2fc4:	strbvs	r6, [r3, #-2075]!	; 0xfffff7e5
    2fc8:	bmi	fe13c1cc <set_scsi_pt_cdb@plt+0xfe13b0c8>
    2fcc:			; <UNDEFINED> instruction: 0xe7e5447a
    2fd0:	strcs	r4, [r1, #-2179]	; 0xfffff77d
    2fd4:			; <UNDEFINED> instruction: 0xf7fd4478
    2fd8:			; <UNDEFINED> instruction: 0xf7ffef84
    2fdc:	blmi	fe071bd0 <set_scsi_pt_cdb@plt+0xfe070acc>
    2fe0:	stmmi	r1, {r0, r3, r5, r9, sl, lr}
    2fe4:	ldrbtmi	r2, [fp], #-1295	; 0xfffffaf1
    2fe8:			; <UNDEFINED> instruction: 0xf7fd4478
    2fec:			; <UNDEFINED> instruction: 0xf7ffef7a
    2ff0:	bvs	fe8b1bbc <set_scsi_pt_cdb@plt+0xfe8b0ab8>
    2ff4:	movwmi	r9, #10250	; 0x280a
    2ff8:	movwls	sp, #12
    2ffc:	blmi	1f159f0 <set_scsi_pt_cdb@plt+0x1f148ec>
    3000:	ldrbtmi	r4, [sl], #-2172	; 0xfffff784
    3004:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3008:	svc	0x006af7fd
    300c:	blcs	1daa0 <set_scsi_pt_cdb@plt+0x1c99c>
    3010:	mrcge	4, 2, APSR_nzcv, cr7, cr15, {3}
    3014:	strhne	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    3018:	eoreq	pc, r8, r9, lsl #2
    301c:	movwcs	r9, #2565	; 0xa05
    3020:	and	r8, r4, r1, lsl r0
    3024:	blcs	84116c <set_scsi_pt_cdb@plt+0x840068>
    3028:	blt	48fc34 <set_scsi_pt_cdb@plt+0x48eb30>
    302c:	addsmi	r4, r9, #352321536	; 0x15000000
    3030:	blls	23a418 <set_scsi_pt_cdb@plt+0x239314>
    3034:			; <UNDEFINED> instruction: 0xe603601d
    3038:	strtmi	r6, [r8], -r1, ror #25
    303c:	blx	33f04a <set_scsi_pt_cdb@plt+0x33df46>
    3040:	stmdami	sp!, {r0, r9, sl, lr}^
    3044:			; <UNDEFINED> instruction: 0xf7fd4478
    3048:	ldrt	lr, [sl], -ip, asr #30
    304c:	strcs	r4, [pc, #-2411]	; 26e9 <set_scsi_pt_cdb@plt+0x15e5>
    3050:	stmdami	fp!, {r9, ip, pc}^
    3054:	bmi	1ad4240 <set_scsi_pt_cdb@plt+0x1ad313c>
    3058:	ldrbtmi	r3, [r8], #-332	; 0xfffffeb4
    305c:			; <UNDEFINED> instruction: 0xf7fd447a
    3060:			; <UNDEFINED> instruction: 0xf7ffef40
    3064:	stmdami	r8!, {r0, r1, r2, r4, r5, r7, r9, fp, ip, sp, pc}^
    3068:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    306c:	svc	0x0038f7fd
    3070:	blcs	69ca0 <set_scsi_pt_cdb@plt+0x68b9c>
    3074:	blls	17a49c <set_scsi_pt_cdb@plt+0x179398>
    3078:	stmdami	r4!, {r3, r9, fp, ip, pc}^
    307c:	ldmdavs	r2, {r0, r3, r4, fp, pc}
    3080:	cfstrdvs	mvd4, [r3], #480	; 0x1e0
    3084:	svc	0x002cf7fd
    3088:	blcs	1db1c <set_scsi_pt_cdb@plt+0x1ca18>
    308c:	svcge	0x007af43f
    3090:	ldmdami	pc, {r0, r1, r2, r4, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    3094:			; <UNDEFINED> instruction: 0xf7fd4478
    3098:	andcs	lr, ip, r4, lsr #30
    309c:	svc	0x00b4f7fd
    30a0:			; <UNDEFINED> instruction: 0xf7ff4605
    30a4:	blls	3f1b08 <set_scsi_pt_cdb@plt+0x3f0a04>
    30a8:	ldmdale	ip, {r0, r1, r3, r4, r5, r7, r9, lr}
    30ac:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    30b0:			; <UNDEFINED> instruction: 0x463b4859
    30b4:	ldrbtmi	r9, [r8], #-2319	; 0xfffff6f1
    30b8:	svc	0x0012f7fd
    30bc:	stmdbcs	r1, {r0, r5, r7, r9, fp, sp, lr}
    30c0:	blls	3fa0f0 <set_scsi_pt_cdb@plt+0x3f8fec>
    30c4:	addsmi	r4, pc, #5570560	; 0x550000
    30c8:	svclt	0x00284478
    30cc:			; <UNDEFINED> instruction: 0xf7fd461f
    30d0:	bl	27ecf8 <set_scsi_pt_cdb@plt+0x27dbf4>
    30d4:	strb	r0, [fp], r6, lsl #2
    30d8:	strcs	r4, [pc, #-2129]	; 288f <set_scsi_pt_cdb@plt+0x178b>
    30dc:			; <UNDEFINED> instruction: 0xf7fd4478
    30e0:			; <UNDEFINED> instruction: 0xf7ffef00
    30e4:	bmi	13f1ac8 <set_scsi_pt_cdb@plt+0x13f09c4>
    30e8:			; <UNDEFINED> instruction: 0xe7e1447a
    30ec:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    30f0:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    30f4:			; <UNDEFINED> instruction: 0xf7fd200c
    30f8:	strmi	lr, [r5], -r8, lsl #31
    30fc:	blt	1ac1100 <set_scsi_pt_cdb@plt+0x1abfffc>
    3100:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    3104:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3108:			; <UNDEFINED> instruction: 0xf7fd200c
    310c:			; <UNDEFINED> instruction: 0x4605ef7e
    3110:	stcllt	7, cr15, [r1, #-1016]!	; 0xfffffc08
    3114:	strcs	r4, [pc, #-2118]	; 28d6 <set_scsi_pt_cdb@plt+0x17d2>
    3118:			; <UNDEFINED> instruction: 0xf7fd4478
    311c:			; <UNDEFINED> instruction: 0xf7ffeee2
    3120:	stmdbmi	r4, {r0, r3, r4, r6, r9, fp, ip, sp, pc}^
    3124:	stmdami	r4, {r0, r1, r4, r5, r9, sl, lr}^
    3128:	ldrbtmi	r2, [r9], #-1311	; 0xfffffae1
    312c:	ldrbtmi	r3, [r8], #-332	; 0xfffffeb4
    3130:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    3134:	stcllt	7, cr15, [pc, #-1016]	; 2d44 <set_scsi_pt_cdb@plt+0x1c40>
    3138:	ldrcs	r4, [pc, #-2112]	; 2900 <set_scsi_pt_cdb@plt+0x17fc>
    313c:			; <UNDEFINED> instruction: 0xf7fd4478
    3140:			; <UNDEFINED> instruction: 0xf7feeed0
    3144:	stmdals	sp, {r3, r6, r8, sl, fp, ip, sp, pc}
    3148:	strtmi	r4, [r9], -fp, lsr #12
    314c:	ldmdane	r8!, {r0, r1, r2, r9, fp, ip, pc}
    3150:	svc	0x00b4f7fd
    3154:	mvnslt	r4, r5, lsl #12
    3158:	ldrtmi	r4, [sl], -r9, asr #12
    315c:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3160:	strtmi	r9, [r9], r9, lsl #22
    3164:			; <UNDEFINED> instruction: 0xf7fd6818
    3168:	stmdbls	r7, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    316c:	vmlals.f32	s18, s26, s18
    3170:	andsvs	r6, r3, fp, lsl #16
    3174:	ldmdami	r2!, {r4, r5, r6, r9, sl, sp, lr, pc}
    3178:	ldrbtmi	r2, [r8], #-1295	; 0xfffffaf1
    317c:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3180:	blt	a41184 <set_scsi_pt_cdb@plt+0xa40080>
    3184:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    3188:	mcr	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    318c:			; <UNDEFINED> instruction: 0xf7fd200c
    3190:			; <UNDEFINED> instruction: 0x4605ef3c
    3194:	blt	7c1198 <set_scsi_pt_cdb@plt+0x7c0094>
    3198:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
    319c:	mcr	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    31a0:			; <UNDEFINED> instruction: 0xf7fd200c
    31a4:			; <UNDEFINED> instruction: 0x4605ef32
    31a8:	blt	5411ac <set_scsi_pt_cdb@plt+0x5400a8>
    31ac:	andeq	r6, r0, r4, lsl r3
    31b0:	andeq	r5, r0, r2, lsl #23
    31b4:	andeq	r4, r0, r0, ror #17
    31b8:	andeq	r6, r0, r8, lsl #2
    31bc:	andeq	r5, r0, r0, lsr #24
    31c0:	andeq	r5, r0, r6, lsr ip
    31c4:	andeq	r5, r0, r4, lsr #17
    31c8:	andeq	r4, r0, r2, lsl #13
    31cc:	andeq	r5, r0, lr, lsr #29
    31d0:	andeq	r5, r0, r6, ror #18
    31d4:	strdeq	r4, [r0], -lr
    31d8:	andeq	r5, r0, r2, lsl #19
    31dc:	andeq	r4, r0, r8, asr #11
    31e0:	andeq	r5, r0, r0, lsr fp
    31e4:	andeq	r1, r0, r2, asr #18
    31e8:	andeq	r5, r0, r4, lsl sl
    31ec:	muleq	r0, r2, r5
    31f0:	andeq	r1, r0, r4, lsr #18
    31f4:	strdeq	r5, [r0], -sl
    31f8:	strdeq	r5, [r0], -ip
    31fc:	andeq	r5, r0, ip, lsr pc
    3200:	andeq	r5, r0, r2, ror r7
    3204:	andeq	r1, r0, ip, asr #17
    3208:	andeq	r5, r0, r6, asr r8
    320c:	andeq	r5, r0, ip, ror r8
    3210:	andeq	r5, r0, ip, ror #15
    3214:	andeq	r4, r0, r6, ror #9
    3218:	andeq	r5, r0, r2, lsr #19
    321c:	ldrdeq	r5, [r0], -r4
    3220:	andeq	r5, r0, r8, lsr #19
    3224:			; <UNDEFINED> instruction: 0x000044b0
    3228:	muleq	r0, lr, r6
    322c:	andeq	r5, r0, sl, lsl #13
    3230:	andeq	r5, r0, ip, lsr #17
    3234:	andeq	r5, r0, r6, ror #28
    3238:	andeq	r5, r0, r6, lsl #19
    323c:	andeq	r5, r0, r0, lsl #12
    3240:			; <UNDEFINED> instruction: 0x000058be
    3244:	andeq	r5, r0, r6, lsl #12
    3248:	andeq	r5, r0, r6, ror #13
    324c:	bleq	3f390 <set_scsi_pt_cdb@plt+0x3e28c>
    3250:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3254:	strbtmi	fp, [sl], -r2, lsl #24
    3258:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    325c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3260:	ldrmi	sl, [sl], #776	; 0x308
    3264:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3268:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    326c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3270:			; <UNDEFINED> instruction: 0xf85a4b06
    3274:	stmdami	r6, {r0, r1, ip, sp}
    3278:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    327c:	mcr	7, 3, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3280:	svc	0x0022f7fd
    3284:	andeq	r6, r1, r4, asr ip
    3288:	strdeq	r0, [r0], -ip
    328c:	andeq	r0, r0, r8, lsl r1
    3290:	andeq	r0, r0, ip, lsl r1
    3294:	ldr	r3, [pc, #20]	; 32b0 <set_scsi_pt_cdb@plt+0x21ac>
    3298:	ldr	r2, [pc, #20]	; 32b4 <set_scsi_pt_cdb@plt+0x21b0>
    329c:	add	r3, pc, r3
    32a0:	ldr	r2, [r3, r2]
    32a4:	cmp	r2, #0
    32a8:	bxeq	lr
    32ac:	b	f68 <__gmon_start__@plt>
    32b0:	andeq	r6, r1, r4, lsr ip
    32b4:	andeq	r0, r0, r0, lsl r1
    32b8:	blmi	1d52d8 <set_scsi_pt_cdb@plt+0x1d41d4>
    32bc:	bmi	1d44a4 <set_scsi_pt_cdb@plt+0x1d33a0>
    32c0:	addmi	r4, r3, #2063597568	; 0x7b000000
    32c4:	andle	r4, r3, sl, ror r4
    32c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    32cc:	ldrmi	fp, [r8, -r3, lsl #2]
    32d0:	svclt	0x00004770
    32d4:	ldrdeq	r6, [r1], -r8
    32d8:	ldrdeq	r6, [r1], -r4
    32dc:	andeq	r6, r1, r0, lsl ip
    32e0:	andeq	r0, r0, r4, lsl #2
    32e4:	stmdbmi	r9, {r3, fp, lr}
    32e8:	bmi	2544d0 <set_scsi_pt_cdb@plt+0x2533cc>
    32ec:	bne	2544d8 <set_scsi_pt_cdb@plt+0x2533d4>
    32f0:	svceq	0x00cb447a
    32f4:			; <UNDEFINED> instruction: 0x01a1eb03
    32f8:	andle	r1, r3, r9, asr #32
    32fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3300:	ldrmi	fp, [r8, -r3, lsl #2]
    3304:	svclt	0x00004770
    3308:	andeq	r6, r1, ip, lsr #31
    330c:	andeq	r6, r1, r8, lsr #31
    3310:	andeq	r6, r1, r4, ror #23
    3314:	andeq	r0, r0, r0, lsr #2
    3318:	blmi	2b0740 <set_scsi_pt_cdb@plt+0x2af63c>
    331c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3320:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3324:	blmi	2718d8 <set_scsi_pt_cdb@plt+0x2707d4>
    3328:	ldrdlt	r5, [r3, -r3]!
    332c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3330:			; <UNDEFINED> instruction: 0xf7fd6818
    3334:			; <UNDEFINED> instruction: 0xf7ffed9e
    3338:	blmi	1c323c <set_scsi_pt_cdb@plt+0x1c2138>
    333c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3340:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3344:	andeq	r6, r1, r6, ror pc
    3348:			; <UNDEFINED> instruction: 0x00016bb4
    334c:	andeq	r0, r0, r0, lsl #2
    3350:	ldrdeq	r6, [r1], -r2
    3354:	andeq	r6, r1, r6, asr pc
    3358:	svclt	0x0000e7c4
    335c:	svcmi	0x00f0e92d
    3360:	bvs	fe514be0 <set_scsi_pt_cdb@plt+0xfe513adc>
    3364:	blvs	4ef588 <set_scsi_pt_cdb@plt+0x4ee484>
    3368:	svcls	0x00104690
    336c:	smlabbls	r4, r1, r6, r4
    3370:	cmplt	r4, r5, lsl #6
    3374:			; <UNDEFINED> instruction: 0x460b291f
    3378:	addhi	pc, sp, r0, asr #4
    337c:			; <UNDEFINED> instruction: 0xf7fd2120
    3380:			; <UNDEFINED> instruction: 0x4605ee92
    3384:			; <UNDEFINED> instruction: 0xf0002800
    3388:	blls	1235d0 <set_scsi_pt_cdb@plt+0x1224cc>
    338c:	svclt	0x009e2b3f
    3390:	strcs	r2, [r1, #-768]	; 0xfffffd00
    3394:	stmdble	r0!, {r0, r1, r4, r5, pc}^
    3398:	strhpl	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    339c:	vstrcs	d9, [r0, #-16]
    33a0:	beq	83fa34 <set_scsi_pt_cdb@plt+0x83e930>
    33a4:			; <UNDEFINED> instruction: 0xf04fbf08
    33a8:			; <UNDEFINED> instruction: 0xf1ba35ff
    33ac:	stclle	15, cr0, [ip, #-128]!	; 0xffffff80
    33b0:	bleq	3f4f4 <set_scsi_pt_cdb@plt+0x3e3f0>
    33b4:	and	r2, r8, r0, lsr #8
    33b8:	stccs	13, cr3, [r0, #-4]
    33bc:	addhi	pc, r9, r0, asr #6
    33c0:			; <UNDEFINED> instruction: 0xf10b3420
    33c4:	strmi	r0, [r2, #2817]!	; 0xb01
    33c8:	stclne	13, cr13, [sl], #-384	; 0xfffffe80
    33cc:	bl	277450 <set_scsi_pt_cdb@plt+0x27634c>
    33d0:	ldmvs	r8, {r2, r8, r9}
    33d4:	blt	1d4c0 <set_scsi_pt_cdb@plt+0x1c3bc>
    33d8:	strmi	r8, [r1], #-2099	; 0xfffff7cd
    33dc:			; <UNDEFINED> instruction: 0xf8d86039
    33e0:	movwcc	r1, #4136	; 0x1028
    33e4:	cmplt	r9, r3, lsr r0
    33e8:	ldrsbtcc	pc, [r4], -r8	; <UNPREDICTABLE>
    33ec:	eorsle	r2, r8, r0, lsl #22
    33f0:	andseq	pc, r4, r4, lsl #2
    33f4:	strbmi	r2, [r8], #-268	; 0xfffffef4
    33f8:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    33fc:	eorsle	r2, r8, r0, lsl #16
    3400:	bicsle	r1, r9, fp, ror #24
    3404:			; <UNDEFINED> instruction: 0xf10b3420
    3408:	ldrbmi	r0, [r4, #-2817]	; 0xfffff4ff
    340c:	bl	279d0c <set_scsi_pt_cdb@plt+0x278c08>
    3410:	tstcs	ip, r4, lsl #6
    3414:	ldrmi	r9, [r8], -r3, lsl #6
    3418:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    341c:	ldmdblt	r0, {r0, r1, r8, r9, fp, ip, pc}
    3420:	ldrbcc	pc, [pc, #79]!	; 3477 <set_scsi_pt_cdb@plt+0x2373>	; <UNPREDICTABLE>
    3424:	blls	17d380 <set_scsi_pt_cdb@plt+0x17c27c>
    3428:	cmple	r5, r0, lsl #22
    342c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    3430:	blls	130224 <set_scsi_pt_cdb@plt+0x12f120>
    3434:	eoreq	pc, r0, r4, lsl #2
    3438:	bleq	3e2cc <set_scsi_pt_cdb@plt+0x3d1c8>
    343c:	ldrbmi	r4, [r9], -r8, asr #8
    3440:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    3444:	blmi	c720ec <set_scsi_pt_cdb@plt+0xc70fe8>
    3448:	ldmdbmi	r1!, {r1, r3, r4, r6, r9, sl, lr}
    344c:	ldmdami	r1!, {r8, sl, sp}
    3450:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3454:			; <UNDEFINED> instruction: 0xf7fd4478
    3458:	strtmi	lr, [r8], -r4, asr #26
    345c:	pop	{r0, r1, r2, ip, sp, pc}
    3460:			; <UNDEFINED> instruction: 0xf1048ff0
    3464:	tstcs	r4, ip
    3468:			; <UNDEFINED> instruction: 0xf7fd4448
    346c:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    3470:	bmi	a77b90 <set_scsi_pt_cdb@plt+0xa76a8c>
    3474:	stmdbmi	r9!, {r0, r1, r5, r6, r8, fp}
    3478:	stmdami	r9!, {r0, r8, r9, fp, ip, sp}
    347c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3480:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    3484:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3488:	strtcs	lr, [r0], #-2023	; 0xfffff819
    348c:	blcs	aa0a8 <set_scsi_pt_cdb@plt+0xa8fa4>
    3490:	strcs	sp, [r1, #-3119]	; 0xfffff3d1
    3494:	bmi	8fd420 <set_scsi_pt_cdb@plt+0x8fc31c>
    3498:	stmdbmi	r3!, {r8, sl, sp}
    349c:	ldrbtmi	r4, [sl], #-2083	; 0xfffff7dd
    34a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    34a4:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    34a8:	stmdbmi	r1!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    34ac:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    34b0:			; <UNDEFINED> instruction: 0xf7fd4478
    34b4:	bfi	lr, r6, (invalid: 26:16)
    34b8:			; <UNDEFINED> instruction: 0x46234a1f
    34bc:			; <UNDEFINED> instruction: 0xf04f491f
    34c0:	ldmdami	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}	; <UNPREDICTABLE>
    34c4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    34c8:	andlt	pc, r0, sp, asr #17
    34cc:			; <UNDEFINED> instruction: 0xf7fd4478
    34d0:			; <UNDEFINED> instruction: 0xf8d8ed08
    34d4:	blcs	f57c <set_scsi_pt_cdb@plt+0xe478>
    34d8:	blls	137840 <set_scsi_pt_cdb@plt+0x13673c>
    34dc:	bl	250564 <set_scsi_pt_cdb@plt+0x24f460>
    34e0:	bl	fe8c34f8 <set_scsi_pt_cdb@plt+0xfe8c23f4>
    34e4:	ldrbmi	r0, [r9], -r4, lsl #22
    34e8:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    34ec:	bicle	r2, sp, r0, lsl #16
    34f0:	ldmdbmi	r4, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    34f4:	strls	r4, [r1, #-2068]	; 0xfffff7ec
    34f8:	strls	r4, [r0], #-1145	; 0xfffffb87
    34fc:	ldmdavs	fp!, {r3, r4, r5, r6, sl, lr}
    3500:	ldmdahi	r2!, {r0, r8, sl, sp}
    3504:	stcl	7, cr15, [ip], #1012	; 0x3f4
    3508:	svclt	0x0000e7a7
    350c:	ldrdeq	r1, [r0], -r8
    3510:	andeq	r5, r0, lr, lsr fp
    3514:	andeq	r1, r0, r4, asr #11
    3518:	andeq	r1, r0, ip, lsr #9
    351c:	andeq	r5, r0, r2, lsl fp
    3520:	andeq	r1, r0, lr, ror #10
    3524:	andeq	r1, r0, sl, lsl #9
    3528:	strdeq	r5, [r0], -r0
    352c:	muleq	r0, lr, r4
    3530:	andeq	r5, r0, r2, ror #21
    3534:			; <UNDEFINED> instruction: 0x000014b0
    3538:	andeq	r1, r0, r4, ror #8
    353c:	andeq	r5, r0, sl, asr #21
    3540:	strdeq	r1, [r0], -r0
    3544:	muleq	r0, r8, sl
    3548:	andeq	r1, r0, ip, asr #10
    354c:	ldrlt	r2, [r0, #-2049]	; 0xfffff7ff
    3550:	stcle	6, cr4, [pc, #-16]	; 3548 <set_scsi_pt_cdb@plt+0x2444>
    3554:	eorle	r2, r7, r2, lsl #16
    3558:	andle	r2, r5, r3, lsl #16
    355c:	pop	{r0, r2, r4, fp, lr}
    3560:	ldrbtmi	r4, [r8], #-16
    3564:	stcllt	7, cr15, [ip], #1012	; 0x3f4
    3568:	pop	{r0, r1, r4, fp, lr}
    356c:	ldrbtmi	r4, [r8], #-16
    3570:	stcllt	7, cr15, [r6], #1012	; 0x3f4
    3574:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    3578:	ldc	7, cr15, [r2], #1012	; 0x3f4
    357c:	andle	r2, r9, r1, lsl #24
    3580:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3584:	stc	7, cr15, [ip], #1012	; 0x3f4
    3588:	pop	{r1, r2, r3, fp, lr}
    358c:	ldrbtmi	r4, [r8], #-16
    3590:	stclt	7, cr15, [r4], #1012	; 0x3f4
    3594:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    3598:	stc	7, cr15, [r2], #1012	; 0x3f4
    359c:	pop	{r0, r1, r3, fp, lr}
    35a0:	ldrbtmi	r4, [r8], #-16
    35a4:	ldclt	7, cr15, [sl], {253}	; 0xfd
    35a8:	pop	{r0, r3, fp, lr}
    35ac:	ldrbtmi	r4, [r8], #-16
    35b0:	stcllt	7, cr15, [r6], {253}	; 0xfd
    35b4:	andeq	r3, r0, r6, asr r4
    35b8:	andeq	r2, r0, lr, lsr #28
    35bc:	andeq	r1, r0, r6, lsl r5
    35c0:	andeq	r1, r0, r6, asr #14
    35c4:			; <UNDEFINED> instruction: 0x000018b2
    35c8:	ldrdeq	r1, [r0], -r2
    35cc:			; <UNDEFINED> instruction: 0x00001dba
    35d0:	andeq	r2, r0, r6, lsl #17
    35d4:			; <UNDEFINED> instruction: 0x461db538
    35d8:			; <UNDEFINED> instruction: 0xf7fd4614
    35dc:	mcrne	12, 0, lr, cr1, cr6, {2}
    35e0:	adcmi	sp, r1, #12, 22	; 0x3000
    35e4:	andcs	fp, r0, r8, lsr #30
    35e8:	ldclt	3, cr13, [r8, #-0]
    35ec:	strtmi	r4, [r3], -ip, lsl #16
    35f0:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
    35f4:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    35f8:	ldclt	0, cr2, [r8, #-60]!	; 0xffffffc4
    35fc:	ldcl	7, cr15, [r8], {253}	; 0xfd
    3600:	strtmi	r6, [r0], -r4, lsl #16
    3604:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3608:	strmi	r4, [r2], -r9, lsr #12
    360c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    3610:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    3614:	pop	{r5, r9, sl, lr}
    3618:			; <UNDEFINED> instruction: 0xf7fd4038
    361c:	svclt	0x0000bcf3
    3620:	andeq	r3, r0, sl, asr #19
    3624:	andeq	r3, r0, sl, lsl #19
    3628:	svcmi	0x00f0e92d
    362c:			; <UNDEFINED> instruction: 0xf8dfb0a9
    3630:	ldrmi	r5, [ip], -r0, ror #17
    3634:	movwls	r4, #22019	; 0x5603
    3638:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    363c:			; <UNDEFINED> instruction: 0xf10d447d
    3640:			; <UNDEFINED> instruction: 0x46890a3c
    3644:	tstcs	r0, r7, lsl r6
    3648:	eorcs	r5, r0, #15400960	; 0xeb0000
    364c:	ldmdavs	fp, {r4, r6, r9, sl, lr}
    3650:			; <UNDEFINED> instruction: 0xf04f9327
    3654:			; <UNDEFINED> instruction: 0xf7fd0300
    3658:	stmdavc	r1!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    365c:			; <UNDEFINED> instruction: 0xf8d469e3
    3660:	bvc	18a3728 <set_scsi_pt_cdb@plt+0x18a2624>
    3664:	tsteq	pc, #3	; <UNPREDICTABLE>
    3668:	eorsle	r2, fp, r0, lsl #18
    366c:			; <UNDEFINED> instruction: 0xf0002a00
    3670:	blvc	86405c <set_scsi_pt_cdb@plt+0x862f58>
    3674:	subcc	pc, sl, sp, lsl #17
    3678:			; <UNDEFINED> instruction: 0xf0002900
    367c:	blvs	1863de8 <set_scsi_pt_cdb@plt+0x1862ce4>
    3680:	blvc	fe80ccb0 <set_scsi_pt_cdb@plt+0xfe80bbac>
    3684:	eorspl	pc, ip, sp, lsl #17
    3688:	sbclt	r0, r9, #1073741842	; 0x40000012
    368c:	eorsne	pc, sp, sp, lsl #17
    3690:			; <UNDEFINED> instruction: 0xf0402800
    3694:	blvc	ff8641e8 <set_scsi_pt_cdb@plt+0xff8630e4>
    3698:			; <UNDEFINED> instruction: 0xf89db129
    369c:			; <UNDEFINED> instruction: 0xf041103d
    36a0:			; <UNDEFINED> instruction: 0xf88d0108
    36a4:	stmdbvs	r1!, {r0, r2, r3, r4, r5, ip}^
    36a8:	strbeq	fp, [r8, r9, lsr #3]
    36ac:			; <UNDEFINED> instruction: 0xf043bf44
    36b0:			; <UNDEFINED> instruction: 0xf88d0340
    36b4:	streq	r3, [lr, sl, asr #32]
    36b8:			; <UNDEFINED> instruction: 0xf89dbf42
    36bc:			; <UNDEFINED> instruction: 0xf063304a
    36c0:			; <UNDEFINED> instruction: 0xf88d037f
    36c4:	strbeq	r3, [sp, -sl, asr #32]
    36c8:			; <UNDEFINED> instruction: 0xf89dd505
    36cc:			; <UNDEFINED> instruction: 0xf043303d
    36d0:			; <UNDEFINED> instruction: 0xf88d0301
    36d4:	stclvs	0, cr3, [r3, #-244]!	; 0xffffff0c
    36d8:	tstls	r4, r0, lsl r1
    36dc:			; <UNDEFINED> instruction: 0xf8cdba1b
    36e0:	eors	r3, r4, r6, asr #32
    36e4:	subcc	pc, r2, sp, lsl #17
    36e8:			; <UNDEFINED> instruction: 0xf88d237f
    36ec:	tstcs	r8, #60	; 0x3c
    36f0:	subcc	pc, r3, sp, lsl #17
    36f4:			; <UNDEFINED> instruction: 0xf0002a00
    36f8:	blvc	8e39b8 <set_scsi_pt_cdb@plt+0x8e28b4>
    36fc:			; <UNDEFINED> instruction: 0xf0002b00
    3700:	blvs	18e39e8 <set_scsi_pt_cdb@plt+0x18e28e4>
    3704:	eorsvs	pc, r0, pc, asr #8
    3708:			; <UNDEFINED> instruction: 0xf8ad7ba1
    370c:	cmpeq	fp, r4, asr #32
    3710:			; <UNDEFINED> instruction: 0xf88db2db
    3714:	stmdbcs	r0, {r1, r2, r6, ip, sp}
    3718:	orrhi	pc, r5, r0, asr #32
    371c:			; <UNDEFINED> instruction: 0xb12b7be3
    3720:	umaalcc	pc, r6, sp, r8	; <UNPREDICTABLE>
    3724:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3728:	subcc	pc, r6, sp, lsl #17
    372c:	cdpvs	3, 2, cr2, cr1, cr0, {1}
    3730:	svchi	0x00639304
    3734:	tstls	r4, r9, lsl #20
    3738:			; <UNDEFINED> instruction: 0xf8b4ba5b
    373c:			; <UNDEFINED> instruction: 0xf8ad1044
    3740:	stclvs	0, cr3, [r3, #-336]!	; 0xfffffeb0
    3744:			; <UNDEFINED> instruction: 0xf8adba49
    3748:	blt	6c78a8 <set_scsi_pt_cdb@plt+0x6c67a4>
    374c:			; <UNDEFINED> instruction: 0xf1b89316
    3750:	vpmax.f32	d0, d0, d1
    3754:	bcs	23b50 <set_scsi_pt_cdb@plt+0x22a4c>
    3758:	tsthi	r8, r0	; <UNPREDICTABLE>
    375c:	svceq	0x0002f1b8
    3760:	tsthi	r4, r0, asr #6	; <UNPREDICTABLE>
    3764:	vmaxnm.f32	d18, d0, d15
    3768:	svchi	0x00e68111
    376c:	orrseq	pc, r4, r4, lsl #2
    3770:			; <UNDEFINED> instruction: 0xf1096ce0
    3774:			; <UNDEFINED> instruction: 0xf8df0520
    3778:			; <UNDEFINED> instruction: 0xf8b427a0
    377c:	blx	f886 <set_scsi_pt_cdb@plt+0xe782>
    3780:	ldrbtmi	pc, [sl], #-6	; <UNPREDICTABLE>
    3784:			; <UNDEFINED> instruction: 0xf8df4606
    3788:	ldrbtmi	r0, [r8], #-1940	; 0xfffff86c
    378c:	bl	fea41788 <set_scsi_pt_cdb@plt+0xfea40684>
    3790:			; <UNDEFINED> instruction: 0x078cf8df
    3794:			; <UNDEFINED> instruction: 0x4631463a
    3798:			; <UNDEFINED> instruction: 0x96064478
    379c:	bl	fe841798 <set_scsi_pt_cdb@plt+0xfe840694>
    37a0:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    37a4:			; <UNDEFINED> instruction: 0xf0002b00
    37a8:			; <UNDEFINED> instruction: 0xf8df80f1
    37ac:	bge	311594 <set_scsi_pt_cdb@plt+0x310490>
    37b0:			; <UNDEFINED> instruction: 0x0774f8df
    37b4:			; <UNDEFINED> instruction: 0xf8df2600
    37b8:	ldrbtmi	fp, [fp], #-1908	; 0xfffff88c
    37bc:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    37c0:	strls	r8, [r9, -r7, lsl #18]
    37c4:	svcls	0x000644fb
    37c8:			; <UNDEFINED> instruction: 0xf8cd4690
    37cc:			; <UNDEFINED> instruction: 0x4699a018
    37d0:	and	r4, sl, r2, lsl #13
    37d4:	cmpcc	r4, #-1073741796	; 0xc000001c
    37d8:	teqle	r1, #-268435447	; 0xf0000009
    37dc:	strhcc	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    37e0:	strcc	r3, [r0, #-1537]!	; 0xfffff9ff
    37e4:	vqsub.u8	d20, d16, d19
    37e8:	stmdavs	r8!, {r1, r2, r3, r5, r9, pc}
    37ec:	stmdavs	r9!, {r0, r1, r6, r9, sl, lr}^
    37f0:			; <UNDEFINED> instruction: 0xf8d57822
    37f4:	movwgt	ip, #12296	; 0x3008
    37f8:	blls	30e000 <set_scsi_pt_cdb@plt+0x30cefc>
    37fc:			; <UNDEFINED> instruction: 0xf18cfa9c
    3800:	svclt	0x00149a0d
    3804:	ldrbmi	r4, [r0], -r8, asr #12
    3808:	andls	fp, r1, fp, lsl sl
    380c:	tstls	r0, r2, lsl sl
    3810:			; <UNDEFINED> instruction: 0x46314658
    3814:	bl	1941810 <set_scsi_pt_cdb@plt+0x194070c>
    3818:	blcs	219ac <set_scsi_pt_cdb@plt+0x208a8>
    381c:	bhi	ab7b8c <set_scsi_pt_cdb@plt+0xab6a88>
    3820:	stmiavs	r9!, {r0, r1, r3, r5, r6, r9, fp, pc}^
    3824:			; <UNDEFINED> instruction: 0xf8dfba52
    3828:	blt	16c5450 <set_scsi_pt_cdb@plt+0x16c434c>
    382c:	blt	27027c <set_scsi_pt_cdb@plt+0x26f178>
    3830:	ldrbtmi	fp, [r8], #-667	; 0xfffffd65
    3834:	bl	1541830 <set_scsi_pt_cdb@plt+0x154072c>
    3838:	cmpcc	r4, #-1073741796	; 0xc000001c
    383c:	sbcle	r4, sp, #-268435447	; 0xf0000009
    3840:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    3844:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3848:	bl	12c1844 <set_scsi_pt_cdb@plt+0x12c0740>
    384c:	blcs	5e2e0 <set_scsi_pt_cdb@plt+0x5d1dc>
    3850:	strcs	sp, [pc, -r4, asr #27]
    3854:	ldmib	r4, {r0, r5, r6, r8, sp, lr, pc}^
    3858:	blvc	9484c8 <set_scsi_pt_cdb@plt+0x9473c4>
    385c:	movwls	fp, #51739	; 0xca1b
    3860:	tstls	sp, r9, lsl #20
    3864:	blge	4950cc <set_scsi_pt_cdb@plt+0x493fc8>
    3868:	andeq	lr, r3, r3, lsl #17
    386c:			; <UNDEFINED> instruction: 0xf47f2d00
    3870:	stmiavc	r3!, {r3, r6, r8, r9, sl, fp, sp, pc}^
    3874:			; <UNDEFINED> instruction: 0xf0402b00
    3878:	stmdbvc	r3!, {r0, r2, r6, r7, pc}^
    387c:			; <UNDEFINED> instruction: 0xf0002b00
    3880:	blvs	18e41bc <set_scsi_pt_cdb@plt+0x18e30b8>
    3884:	strbvs	pc, [r0, #-1103]!	; 0xfffffbb1	; <UNPREDICTABLE>
    3888:	blvc	fe867510 <set_scsi_pt_cdb@plt+0xfe86640c>
    388c:			; <UNDEFINED> instruction: 0xf8ad015b
    3890:			; <UNDEFINED> instruction: 0xf8ad5044
    3894:	sbcslt	r0, fp, #62	; 0x3e
    3898:	subcc	pc, r6, sp, lsl #17
    389c:			; <UNDEFINED> instruction: 0xf043b119
    38a0:			; <UNDEFINED> instruction: 0xf88d0310
    38a4:	blvc	ff8cf9c4 <set_scsi_pt_cdb@plt+0xff8ce8c0>
    38a8:			; <UNDEFINED> instruction: 0xf89db12b
    38ac:			; <UNDEFINED> instruction: 0xf0433046
    38b0:			; <UNDEFINED> instruction: 0xf88d0308
    38b4:	stcvs	0, cr3, [r3, #280]!	; 0x118
    38b8:	tstls	r4, r0, lsr #2
    38bc:			; <UNDEFINED> instruction: 0x6de1ba1b
    38c0:	stclvs	3, cr9, [r3, #-80]!	; 0xffffffb0
    38c4:	tstls	r5, r9, lsl #20
    38c8:	tstls	r6, #110592	; 0x1b000
    38cc:	blvs	18fd5d0 <set_scsi_pt_cdb@plt+0x18fc4cc>
    38d0:	orrscs	pc, pc, r1, asr #4
    38d4:			; <UNDEFINED> instruction: 0xf8ad7ba2
    38d8:	cmpeq	fp, ip, lsr r0
    38dc:	ldrdlt	fp, [sl, -fp]
    38e0:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    38e4:	eorscc	pc, lr, sp, lsl #17
    38e8:			; <UNDEFINED> instruction: 0xb12b7be3
    38ec:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
    38f0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    38f4:	eorscc	pc, lr, sp, lsl #17
    38f8:			; <UNDEFINED> instruction: 0xb1bb6963
    38fc:	svclt	0x004207d8
    3900:	umaalcs	pc, sl, sp, r8	; <UNPREDICTABLE>
    3904:	subeq	pc, r0, #66	; 0x42
    3908:	subcs	pc, sl, sp, lsl #17
    390c:	svclt	0x00420799
    3910:	umaalcs	pc, sl, sp, r8	; <UNPREDICTABLE>
    3914:	rsbseq	pc, pc, #98	; 0x62
    3918:	subcs	pc, sl, sp, lsl #17
    391c:	svclt	0x0042075a
    3920:	mlascc	lr, sp, r8, pc	; <UNPREDICTABLE>
    3924:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3928:	eorscc	pc, lr, sp, lsl #17
    392c:	andscs	r8, r0, #908	; 0x38c
    3930:	blt	16e8148 <set_scsi_pt_cdb@plt+0x16e7044>
    3934:	strhcs	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    3938:	subcc	pc, r0, sp, lsr #17
    393c:	blt	149eed0 <set_scsi_pt_cdb@plt+0x149ddcc>
    3940:	subcs	pc, r4, sp, lsr #17
    3944:			; <UNDEFINED> instruction: 0xf8cdba1b
    3948:			; <UNDEFINED> instruction: 0xf1b83046
    394c:	ldcle	15, cr0, [sp, #-4]
    3950:	strbeq	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    3954:	orrseq	pc, r4, r4, lsl #2
    3958:	strbvs	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    395c:	ldrbtmi	r4, [r8], #-1747	; 0xfffff92d
    3960:	b	fefc195c <set_scsi_pt_cdb@plt+0xfefc0858>
    3964:	ldrbtmi	r9, [lr], #-2820	; 0xfffff4fc
    3968:	streq	lr, [r3, #-2826]	; 0xfffff4f6
    396c:	blne	819e0 <set_scsi_pt_cdb@plt+0x808dc>
    3970:			; <UNDEFINED> instruction: 0xf7fd4630
    3974:	ldrbmi	lr, [sp, #-2742]	; 0xfffff54a
    3978:			; <UNDEFINED> instruction: 0xf8dfd1f8
    397c:	ldrbtmi	r0, [r8], #-1476	; 0xfffffa3c
    3980:	b	febc197c <set_scsi_pt_cdb@plt+0xfebc0878>
    3984:	bcs	22314 <set_scsi_pt_cdb@plt+0x21210>
    3988:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    398c:	svclt	0x00d42f00
    3990:	movwcs	r2, #4864	; 0x1300
    3994:	svceq	0x0003f1b8
    3998:	svccs	0x0000bfc8
    399c:	addhi	pc, r2, r0, asr #6
    39a0:	svcvs	0x0080f5b7
    39a4:	vmin.u8	d20, d0, d25
    39a8:			; <UNDEFINED> instruction: 0xf1b880c6
    39ac:	vpmax.f32	d0, d0, d6
    39b0:			; <UNDEFINED> instruction: 0xf8df80c2
    39b4:			; <UNDEFINED> instruction: 0xf1040590
    39b8:	ldrbtmi	r0, [r8], #-2964	; 0xfffff46c
    39bc:	b	fe4419b8 <set_scsi_pt_cdb@plt+0xfe4408b4>
    39c0:	vst1.8	{d18-d21}, [pc], r1
    39c4:	strbmi	r6, [r8], -r0, lsl #3
    39c8:	b	fe8c19c4 <set_scsi_pt_cdb@plt+0xfe8c08c0>
    39cc:	ldrbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    39d0:			; <UNDEFINED> instruction: 0x4639465a
    39d4:			; <UNDEFINED> instruction: 0xf7fd4478
    39d8:	stmibvs	r3!, {r2, r7, r9, fp, sp, lr, pc}
    39dc:			; <UNDEFINED> instruction: 0xf0402b00
    39e0:			; <UNDEFINED> instruction: 0xf7fd80b9
    39e4:	strmi	lr, [r5], -r4, ror #20
    39e8:			; <UNDEFINED> instruction: 0xf0402800
    39ec:			; <UNDEFINED> instruction: 0xf8df80fc
    39f0:			; <UNDEFINED> instruction: 0x4659055c
    39f4:			; <UNDEFINED> instruction: 0xf7fd4478
    39f8:	andcs	lr, ip, r4, ror sl
    39fc:	bl	1419f8 <set_scsi_pt_cdb@plt+0x1408f4>
    3a00:	add	r4, sl, r7, lsl #12
    3a04:			; <UNDEFINED> instruction: 0xf44f6b63
    3a08:	blvc	fe81cfd0 <set_scsi_pt_cdb@plt+0xfe81becc>
    3a0c:	cmpeq	fp, r1, lsr #31
    3a10:	subpl	pc, r4, sp, lsr #17
    3a14:			; <UNDEFINED> instruction: 0xf8adba49
    3a18:	sbcslt	r1, fp, #64	; 0x40
    3a1c:	subcc	pc, r6, sp, lsl #17
    3a20:			; <UNDEFINED> instruction: 0xf43f2800
    3a24:			; <UNDEFINED> instruction: 0xf043ae7b
    3a28:			; <UNDEFINED> instruction: 0xf88d0310
    3a2c:	ldrbt	r3, [r5], -r6, asr #32
    3a30:	blcs	21dc4 <set_scsi_pt_cdb@plt+0x20cc0>
    3a34:	adchi	pc, r3, r0, asr #32
    3a38:	blcs	21fcc <set_scsi_pt_cdb@plt+0x20ec8>
    3a3c:	orrshi	pc, r4, r0, asr #32
    3a40:	blcs	222d4 <set_scsi_pt_cdb@plt+0x211d0>
    3a44:			; <UNDEFINED> instruction: 0x81a9f040
    3a48:			; <UNDEFINED> instruction: 0xf47f2a00
    3a4c:	bvc	fe8ef754 <set_scsi_pt_cdb@plt+0xfe8ee650>
    3a50:			; <UNDEFINED> instruction: 0xf0002b00
    3a54:	blvs	18e3ed0 <set_scsi_pt_cdb@plt+0x18e2dcc>
    3a58:	blvc	fe84bcc8 <set_scsi_pt_cdb@plt+0xfe84abc4>
    3a5c:	strhcs	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    3a60:			; <UNDEFINED> instruction: 0xf88d015b
    3a64:	blt	1483b5c <set_scsi_pt_cdb@plt+0x1482a58>
    3a68:	ldrdlt	fp, [r9, -fp]
    3a6c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3a70:	eorscc	pc, sp, sp, lsl #17
    3a74:			; <UNDEFINED> instruction: 0xb12b7be3
    3a78:	mlascc	sp, sp, r8, pc	; <UNPREDICTABLE>
    3a7c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3a80:	eorscc	pc, sp, sp, lsl #17
    3a84:			; <UNDEFINED> instruction: 0xf8ad6d63
    3a88:	andscs	r2, r0, #70	; 0x46
    3a8c:	andls	fp, r4, #372736	; 0x5b000
    3a90:	subcc	pc, r8, sp, lsr #17
    3a94:	svceq	0x0001f1b8
    3a98:	svcge	0x005af73f
    3a9c:	svclt	0x00d42f00
    3aa0:	movwcs	r2, #4864	; 0x1300
    3aa4:	bcs	1e134 <set_scsi_pt_cdb@plt+0x1d030>
    3aa8:	tsthi	r1, r0	; <UNPREDICTABLE>
    3aac:	svceq	0x0000f1b8
    3ab0:	bcs	77ff0 <set_scsi_pt_cdb@plt+0x76eec>
    3ab4:			; <UNDEFINED> instruction: 0xf8dfdd30
    3ab8:	vst3.32	{d22-d24}, [pc :64], r8
    3abc:	vqsub.s8	<illegal reg q11.5>, q8, q1
    3ac0:	ldrbtmi	r2, [lr], #-321	; 0xfffffebf
    3ac4:			; <UNDEFINED> instruction: 0xf7fd4630
    3ac8:			; <UNDEFINED> instruction: 0x1e05ea36
    3acc:	sbchi	pc, r1, r0, asr #5
    3ad0:	ldrtmi	r4, [sl], -r9, asr #12
    3ad4:	b	fe2c1ad0 <set_scsi_pt_cdb@plt+0xfe2c09cc>
    3ad8:	blle	1d4dae0 <set_scsi_pt_cdb@plt+0x1d4c9dc>
    3adc:			; <UNDEFINED> instruction: 0xf7fd4628
    3ae0:			; <UNDEFINED> instruction: 0xf8dfeafa
    3ae4:			; <UNDEFINED> instruction: 0x463a1470
    3ae8:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    3aec:			; <UNDEFINED> instruction: 0xf7fd2001
    3af0:	bvc	19fe4d8 <set_scsi_pt_cdb@plt+0x19fd3d4>
    3af4:			; <UNDEFINED> instruction: 0xf0002f00
    3af8:			; <UNDEFINED> instruction: 0xf8b480b7
    3afc:	andcs	r1, r1, r0, asr #32
    3b00:	strcs	r8, [r0, -r2, ror #31]
    3b04:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3b08:			; <UNDEFINED> instruction: 0xf8df9100
    3b0c:	ldrbtmi	r1, [fp], #-1104	; 0xfffffbb0
    3b10:			; <UNDEFINED> instruction: 0xf7fd4479
    3b14:	and	lr, r0, r6, ror #20
    3b18:			; <UNDEFINED> instruction: 0xf8df2700
    3b1c:	blmi	fff4cc34 <set_scsi_pt_cdb@plt+0xfff4bb30>
    3b20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b24:	blls	9ddb94 <set_scsi_pt_cdb@plt+0x9dca90>
    3b28:			; <UNDEFINED> instruction: 0xf040405a
    3b2c:			; <UNDEFINED> instruction: 0x463881be
    3b30:	pop	{r0, r3, r5, ip, sp, pc}
    3b34:			; <UNDEFINED> instruction: 0xf8df8ff0
    3b38:			; <UNDEFINED> instruction: 0xf104042c
    3b3c:	ldrbtmi	r0, [r8], #-2964	; 0xfffff46c
    3b40:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b44:	ldrtmi	r2, [r9], -r1, lsl #4
    3b48:			; <UNDEFINED> instruction: 0xf7fd4648
    3b4c:	strb	lr, [r4, -r0, lsr #21]
    3b50:	bleq	fe53ff68 <set_scsi_pt_cdb@plt+0xfe53ee64>
    3b54:	ldreq	pc, [r0], #-2271	; 0xfffff721
    3b58:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    3b5c:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b60:	str	r6, [r6, r2, lsr #19]!
    3b64:	stcge	14, cr6, [ip, #-640]	; 0xfffffd80
    3b68:	blt	1f6f4 <set_scsi_pt_cdb@plt+0x1e5f0>
    3b6c:	blt	267ba8 <set_scsi_pt_cdb@plt+0x266aa4>
    3b70:	stfgtd	f1, [r3, #-48]	; 0xffffffd0
    3b74:	eorseq	pc, lr, sp, asr #17
    3b78:	subne	pc, r2, sp, asr #17
    3b7c:	cfstr64vs	mvdx14, [r1, #-484]!	; 0xfffffe1c
    3b80:	svccc	0x0080f5b1
    3b84:	smlawbhi	r4, r0, r0, pc	; <UNPREDICTABLE>
    3b88:	ldrcs	r6, [ip, #2915]	; 0xb63
    3b8c:			; <UNDEFINED> instruction: 0xf88d7ba0
    3b90:	cmpeq	fp, ip, lsr r0
    3b94:			; <UNDEFINED> instruction: 0xf88db2db
    3b98:	tstlt	r8, sp, lsr r0
    3b9c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3ba0:	eorscc	pc, sp, sp, lsl #17
    3ba4:			; <UNDEFINED> instruction: 0xb12b7be3
    3ba8:	mlascc	sp, sp, r8, pc	; <UNPREDICTABLE>
    3bac:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3bb0:	eorscc	pc, sp, sp, lsl #17
    3bb4:	blt	1267a48 <set_scsi_pt_cdb@plt+0x1266944>
    3bb8:	subne	pc, r8, sp, lsr #17
    3bbc:	blt	16cc004 <set_scsi_pt_cdb@plt+0x16caf00>
    3bc0:			; <UNDEFINED> instruction: 0xf8ad9104
    3bc4:	strb	r3, [r2, #70]	; 0x46
    3bc8:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bcc:	ldrtmi	r4, [r0], -r3, lsl #12
    3bd0:			; <UNDEFINED> instruction: 0xf7fd681c
    3bd4:	strtmi	lr, [r8], -ip, lsl #19
    3bd8:	b	1f41bd4 <set_scsi_pt_cdb@plt+0x1f40ad0>
    3bdc:			; <UNDEFINED> instruction: 0xf7fd4620
    3be0:			; <UNDEFINED> instruction: 0x4607ea14
    3be4:	mrcge	7, 0, lr, cr7, cr9, {4}
    3be8:	ldrbmi	r9, [r1], -r4, lsl #20
    3bec:	b	fe2c1be8 <set_scsi_pt_cdb@plt+0xfe2c0ae4>
    3bf0:	subcs	r4, r0, #51380224	; 0x3100000
    3bf4:			; <UNDEFINED> instruction: 0xf7fd4628
    3bf8:			; <UNDEFINED> instruction: 0x463aea1a
    3bfc:	strtmi	r4, [r8], -r9, asr #12
    3c00:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c04:	strbmi	r9, [r3], -r5, lsl #18
    3c08:	strtmi	r6, [r8], -r2, ror #21
    3c0c:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c10:	ldrbmi	sl, [r9], -fp, lsl #22
    3c14:			; <UNDEFINED> instruction: 0xf8cd9303
    3c18:	movwcs	r8, #8
    3c1c:	strmi	r9, [r2], -r0, lsl #12
    3c20:	andls	r2, r1, r1
    3c24:			; <UNDEFINED> instruction: 0xf7fd4628
    3c28:	vmovne	s8, s9, lr, r3
    3c2c:	andcc	sp, r2, r9, lsr #32
    3c30:	smladcs	r0, lr, r0, sp
    3c34:			; <UNDEFINED> instruction: 0xf7fd4628
    3c38:	strb	lr, [lr, -r2, asr #19]!
    3c3c:	tsteq	r0, r1, asr #32	; <UNPREDICTABLE>
    3c40:	eorsne	pc, sp, sp, lsl #17
    3c44:	ldmib	sp, {r0, r1, r2, r5, r8, sl, sp, lr, pc}^
    3c48:	svcls	0x00098907
    3c4c:			; <UNDEFINED> instruction: 0xa018f8dd
    3c50:			; <UNDEFINED> instruction: 0xf7fde69c
    3c54:	stmdavs	r4, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    3c58:			; <UNDEFINED> instruction: 0xf7fd4630
    3c5c:	strtmi	lr, [r0], -r8, asr #18
    3c60:	ldmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c64:	ldrb	r4, [r8, -r7, lsl #12]
    3c68:			; <UNDEFINED> instruction: 0xf7fd200a
    3c6c:			; <UNDEFINED> instruction: 0xe754e9b4
    3c70:	svccs	0x00039f0b
    3c74:			; <UNDEFINED> instruction: 0xf1a7d017
    3c78:	blcs	448d0 <set_scsi_pt_cdb@plt+0x437cc>
    3c7c:			; <UNDEFINED> instruction: 0x2700bf98
    3c80:			; <UNDEFINED> instruction: 0x4628e7d8
    3c84:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c88:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c8c:	ldrb	r4, [r1, r7, lsl #12]
    3c90:	blmi	fed8c4d8 <set_scsi_pt_cdb@plt+0xfed8b3d4>
    3c94:	ldmmi	r6!, {r0, r8, r9, sl, sp}
    3c98:			; <UNDEFINED> instruction: 0xf103447b
    3c9c:	ldrbtmi	r0, [r8], #-268	; 0xfffffef4
    3ca0:	ldmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ca4:			; <UNDEFINED> instruction: 0x4628e739
    3ca8:	andcs	sl, r0, #12, 18	; 0x30000
    3cac:	mrsls	r2, LR_abt
    3cb0:	movwcs	lr, #51661	; 0xc9cd
    3cb4:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb8:	strmi	r9, [r7], -r4, lsl #20
    3cbc:	ldrtmi	r4, [r0], -r1, lsl #12
    3cc0:	b	6c1cbc <set_scsi_pt_cdb@plt+0x6c0bb8>
    3cc4:			; <UNDEFINED> instruction: 0xf0402800
    3cc8:	svcls	0x000b8089
    3ccc:	movwls	lr, #26546	; 0x67b2
    3cd0:	stmia	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cd4:	bleq	fe5400ec <set_scsi_pt_cdb@plt+0xfe53efe8>
    3cd8:	strmi	r9, [r5], -r6, lsl #22
    3cdc:			; <UNDEFINED> instruction: 0xf43f2800
    3ce0:	cdpge	14, 1, cr10, cr7, cr6, {4}
    3ce4:	ldrbmi	r9, [r1], -r4, lsl #20
    3ce8:			; <UNDEFINED> instruction: 0xf7fd9306
    3cec:	ldrtmi	lr, [r1], -ip, lsl #20
    3cf0:	strtmi	r2, [r8], -r0, asr #4
    3cf4:	ldmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cf8:	blcs	2a918 <set_scsi_pt_cdb@plt+0x29814>
    3cfc:	svcge	0x007df47f
    3d00:	svceq	0x0000f1b8
    3d04:	svcge	0x007ef43f
    3d08:	blcs	22d9c <set_scsi_pt_cdb@plt+0x21c98>
    3d0c:	svcge	0x007af47f
    3d10:			; <UNDEFINED> instruction: 0x46594898
    3d14:			; <UNDEFINED> instruction: 0xf7fd4478
    3d18:	ldrb	lr, [r3, -r4, ror #17]!
    3d1c:	blcs	225b0 <set_scsi_pt_cdb@plt+0x214ac>
    3d20:	addshi	pc, r7, r0
    3d24:			; <UNDEFINED> instruction: 0xf44f6b63
    3d28:	stmiavc	r1!, {r4, r6, sp, lr}
    3d2c:	subeq	pc, r4, sp, lsr #17
    3d30:	sbcslt	r0, fp, #-1073741802	; 0xc0000016
    3d34:	subcc	pc, r6, sp, lsl #17
    3d38:			; <UNDEFINED> instruction: 0xf043b119
    3d3c:			; <UNDEFINED> instruction: 0xf88d0310
    3d40:	bvc	ff8cfe60 <set_scsi_pt_cdb@plt+0xff8ced5c>
    3d44:			; <UNDEFINED> instruction: 0xf89db12b
    3d48:			; <UNDEFINED> instruction: 0xf0433046
    3d4c:			; <UNDEFINED> instruction: 0xf88d0308
    3d50:	stcvc	0, cr3, [r3], #-280	; 0xfffffee8
    3d54:			; <UNDEFINED> instruction: 0xf43f2b00
    3d58:			; <UNDEFINED> instruction: 0xf89dace9
    3d5c:			; <UNDEFINED> instruction: 0xf0433046
    3d60:			; <UNDEFINED> instruction: 0xf88d0301
    3d64:	strbt	r3, [r1], #70	; 0x46
    3d68:	addcs	r6, fp, r3, ror #22
    3d6c:			; <UNDEFINED> instruction: 0xf88d7ba1
    3d70:	cmpeq	fp, ip, lsr r0
    3d74:			; <UNDEFINED> instruction: 0xf88db2db
    3d78:	tstlt	r9, sp, lsr r0
    3d7c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3d80:	eorscc	pc, sp, sp, lsl #17
    3d84:	blcs	22d18 <set_scsi_pt_cdb@plt+0x21c14>
    3d88:	cfstrsge	mvf15, [r5], #252	; 0xfc
    3d8c:	mlascc	sp, sp, r8, pc	; <UNPREDICTABLE>
    3d90:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3d94:	eorscc	pc, sp, sp, lsl #17
    3d98:	blvs	18fd014 <set_scsi_pt_cdb@plt+0x18fbf10>
    3d9c:	stmiavc	r1!, {r0, r1, r4, r7, sp}
    3da0:	eorseq	pc, ip, sp, lsl #17
    3da4:	sbcslt	r0, fp, #-1073741802	; 0xc0000016
    3da8:	eorscc	pc, sp, sp, lsl #17
    3dac:			; <UNDEFINED> instruction: 0xf043b119
    3db0:			; <UNDEFINED> instruction: 0xf88d0310
    3db4:	bvc	ff8cfeb0 <set_scsi_pt_cdb@plt+0xff8cedac>
    3db8:			; <UNDEFINED> instruction: 0xf89db12b
    3dbc:			; <UNDEFINED> instruction: 0xf043303d
    3dc0:			; <UNDEFINED> instruction: 0xf88d0308
    3dc4:	stcvc	0, cr3, [r3], #-244	; 0xffffff0c
    3dc8:			; <UNDEFINED> instruction: 0xf43f2b00
    3dcc:	ldrbt	sl, [ip], #-3204	; 0xfffff37c
    3dd0:	strcs	r4, [r1, -r9, ror #16]
    3dd4:			; <UNDEFINED> instruction: 0xf7fd4478
    3dd8:	ldr	lr, [lr], r4, lsl #17
    3ddc:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    3de0:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3de4:	mvnslt	r7, r3, ror #20
    3de8:	stmdbhi	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3dec:	movweq	lr, #39512	; 0x9a58
    3df0:	stmdbmi	r3!, {r2, r5, r8, ip, lr, pc}^
    3df4:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    3df8:			; <UNDEFINED> instruction: 0xf7fd4478
    3dfc:	bls	13dfcc <set_scsi_pt_cdb@plt+0x13cec8>
    3e00:			; <UNDEFINED> instruction: 0x46304639
    3e04:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e08:			; <UNDEFINED> instruction: 0xf43f2800
    3e0c:	ldmib	sp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    3e10:	b	148ca48 <set_scsi_pt_cdb@plt+0x148b944>
    3e14:	cmple	r1, r3, lsl #2
    3e18:	ldmdami	ip, {r0, r1, r3, r4, r6, r8, fp, lr}^
    3e1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3e20:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e24:	ldmib	sp, {r0, r4, r6, r8, r9, sl, sp, lr, pc}^
    3e28:	ldmdami	r9, {r2, r3, r8, r9, sl, sp, lr}^
    3e2c:			; <UNDEFINED> instruction: 0x463b4632
    3e30:	strvs	lr, [r0, -sp, asr #19]
    3e34:			; <UNDEFINED> instruction: 0xf7fd4478
    3e38:	smlsld	lr, r6, r4, r8
    3e3c:			; <UNDEFINED> instruction: 0xf1184955
    3e40:	ldmdami	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    3e44:	mvnscc	pc, #1073741842	; 0x40000012
    3e48:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3e4c:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e50:	cmnlt	r2, #55836672	; 0x3540000
    3e54:			; <UNDEFINED> instruction: 0xf44f6b63
    3e58:	blvc	fe898480 <set_scsi_pt_cdb@plt+0xfe89737c>
    3e5c:	subne	pc, r4, sp, lsr #17
    3e60:	sbcslt	r0, fp, #-1073741802	; 0xc0000016
    3e64:			; <UNDEFINED> instruction: 0xf043b10a
    3e68:			; <UNDEFINED> instruction: 0xf88d0310
    3e6c:	blvc	ff8cff8c <set_scsi_pt_cdb@plt+0xff8cee88>
    3e70:			; <UNDEFINED> instruction: 0xf89db12b
    3e74:			; <UNDEFINED> instruction: 0xf0433046
    3e78:			; <UNDEFINED> instruction: 0xf88d0308
    3e7c:	svchi	0x00e33046
    3e80:	andls	r2, r4, #32, 4
    3e84:			; <UNDEFINED> instruction: 0xf8b4ba5b
    3e88:			; <UNDEFINED> instruction: 0xf8ad2040
    3e8c:	stclvs	0, cr3, [r3, #-288]!	; 0xfffffee0
    3e90:			; <UNDEFINED> instruction: 0xf8adba52
    3e94:	blt	6cbfcc <set_scsi_pt_cdb@plt+0x6caec8>
    3e98:	ldrb	r9, [r6, #-790]	; 0xfffffcea
    3e9c:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    3ea0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3ea4:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ea8:			; <UNDEFINED> instruction: 0xf7fde70f
    3eac:	bvc	fe8fdefc <set_scsi_pt_cdb@plt+0xfe8fcdf8>
    3eb0:	blvs	18f0c24 <set_scsi_pt_cdb@plt+0x18efb20>
    3eb4:	addpl	pc, r0, pc, asr #8
    3eb8:			; <UNDEFINED> instruction: 0xf8b47ba1
    3ebc:	cmpeq	fp, r2, asr #32
    3ec0:	subeq	pc, r4, sp, lsr #17
    3ec4:			; <UNDEFINED> instruction: 0xf8adba52
    3ec8:	sbcslt	r2, fp, #64	; 0x40
    3ecc:			; <UNDEFINED> instruction: 0xf043b109
    3ed0:			; <UNDEFINED> instruction: 0xf88d0310
    3ed4:	blvc	ff8cfff4 <set_scsi_pt_cdb@plt+0xff8ceef0>
    3ed8:			; <UNDEFINED> instruction: 0xf89db12b
    3edc:			; <UNDEFINED> instruction: 0xf0433046
    3ee0:			; <UNDEFINED> instruction: 0xf88d0308
    3ee4:			; <UNDEFINED> instruction: 0x23203046
    3ee8:	movwls	r6, #20002	; 0x4e22
    3eec:	blt	4a7c80 <set_scsi_pt_cdb@plt+0x4a6b7c>
    3ef0:	blt	16e8748 <set_scsi_pt_cdb@plt+0x16e7644>
    3ef4:	strhcs	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    3ef8:	subscc	pc, r4, sp, lsr #17
    3efc:	blt	149f490 <set_scsi_pt_cdb@plt+0x149e38c>
    3f00:	subscs	pc, r6, sp, lsr #17
    3f04:	tstls	r6, #110592	; 0x1b000
    3f08:	eorcs	lr, r0, #196, 10	; 0x31000000
    3f0c:	svclt	0x0000e6c1
    3f10:	muleq	r1, r8, r8
    3f14:	andeq	r0, r0, r8, lsl #2
    3f18:	andeq	r1, r0, r6, lsr #3
    3f1c:	andeq	r3, r0, sl, asr #17
    3f20:	andeq	r3, r0, r4, ror #17
    3f24:	andeq	r4, r0, r2, asr #19
    3f28:	strdeq	r3, [r0], -r4
    3f2c:	strdeq	r3, [r0], -r0
    3f30:	andeq	r3, r0, lr, lsr #17
    3f34:			; <UNDEFINED> instruction: 0x000038b6
    3f38:	ldrdeq	r3, [r0], -lr
    3f3c:	andeq	r3, r0, r6, ror #13
    3f40:	strdeq	r4, [r0], -lr
    3f44:	andeq	r3, r0, r2, lsl #15
    3f48:	andeq	r3, r0, r0, lsr #15
    3f4c:	andeq	r3, r0, ip, asr r8
    3f50:	andeq	r3, r0, lr, lsr r7
    3f54:	andeq	r3, r0, r6, lsr #14
    3f58:	andeq	r0, r0, sl, lsl lr
    3f5c:	andeq	r3, r0, r8, lsl r7
    3f60:			; <UNDEFINED> instruction: 0x000163b4
    3f64:	andeq	r3, r0, r6, ror #12
    3f68:	andeq	r3, r0, r6, ror r6
    3f6c:	strdeq	r5, [r0], -r8
    3f70:	andeq	r3, r0, sl, ror r3
    3f74:	andeq	r3, r0, r0, asr r5
    3f78:	andeq	r3, r0, r0, lsl r2
    3f7c:	andeq	r3, r0, lr, lsr #9
    3f80:	andeq	r0, r0, r2, lsr fp
    3f84:			; <UNDEFINED> instruction: 0x000034bc
    3f88:	andeq	r0, r0, ip, lsl #22
    3f8c:			; <UNDEFINED> instruction: 0x000034be
    3f90:	andeq	r3, r0, r0, lsl r5
    3f94:	andeq	r0, r0, r0, ror #21
    3f98:	andeq	r3, r0, lr, ror r4
    3f9c:	andeq	r0, r0, r8, lsl #21
    3fa0:	andeq	r3, r0, r6, ror r4
    3fa4:			; <UNDEFINED> instruction: 0x4604b538
    3fa8:	ldccs	8, cr7, [r0, #-20]!	; 0xffffffec
    3fac:	stmdavc	r3, {r1, r2, r8, ip, lr, pc}^
    3fb0:	bicseq	pc, pc, #3
    3fb4:	svclt	0x00042b58
    3fb8:	stmvc	r5, {r1, sl, ip, sp}
    3fbc:	svc	0x00cef7fc
    3fc0:	tsteq	r0, r4, lsl #2	; <UNPREDICTABLE>
    3fc4:	strtmi	r6, [r0], -r2, lsl #16
    3fc8:			; <UNDEFINED> instruction: 0xf810e001
    3fcc:			; <UNDEFINED> instruction: 0xf8525f01
    3fd0:	blcs	119006c <set_scsi_pt_cdb@plt+0x118ef68>
    3fd4:	addmi	sp, r1, #-1073741824	; 0xc0000000
    3fd8:	strdcs	sp, [r1], -r7
    3fdc:	andcs	fp, r0, r8, lsr sp
    3fe0:	svclt	0x0000bd38
    3fe4:	svcmi	0x00f0e92d
    3fe8:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
    3fec:			; <UNDEFINED> instruction: 0xf8df8b04
    3ff0:	ldrbtmi	r3, [fp], #-1488	; 0xfffffa30
    3ff4:	stcleq	6, cr15, [ip, #-692]	; 0xfffffd4c
    3ff8:	smlabteq	r5, sp, r9, lr
    3ffc:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    4000:			; <UNDEFINED> instruction: 0xf8df9204
    4004:	ldrbtmi	r2, [r9], #-1476	; 0xfffffa3c
    4008:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    400c:	stmdacs	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^
    4010:	andeq	pc, r0, #79	; 0x4f
    4014:	stmcs	r0, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4018:			; <UNDEFINED> instruction: 0xf8dd9308
    401c:	andls	r3, fp, #132, 16	; 0x840000
    4020:	cmplt	r7, r7, lsl #6
    4024:	stmcc	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4028:	vpadd.i8	d18, d0, d31
    402c:			; <UNDEFINED> instruction: 0xf8dd811d
    4030:	smlabbcs	r0, r8, r8, r2
    4034:			; <UNDEFINED> instruction: 0xf7fc4638
    4038:	stmdals	r5, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    403c:	svc	0x00a0f7fc
    4040:			; <UNDEFINED> instruction: 0xf0002801
    4044:			; <UNDEFINED> instruction: 0xf8df819a
    4048:	stmdals	r5, {r2, r7, r8, sl, ip}
    404c:			; <UNDEFINED> instruction: 0xf7fd4479
    4050:	cdp	8, 0, cr14, cr8, cr6, {0}
    4054:	stmdacs	r0, {r4, r9, fp}
    4058:	rsbhi	pc, r4, #0
    405c:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4060:			; <UNDEFINED> instruction: 0xf04f2620
    4064:			; <UNDEFINED> instruction: 0xf8cd0800
    4068:	ldrbtmi	r8, [fp], #-36	; 0xffffffdc
    406c:	bcc	fe43f894 <set_scsi_pt_cdb@plt+0xfe43e790>
    4070:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4074:	mcr	4, 0, r4, cr9, cr11, {3}
    4078:			; <UNDEFINED> instruction: 0xf8dd3a10
    407c:	teqlt	r3, r8, lsl #17
    4080:	stmcs	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4084:	msreq	CPSR_, #-2147483647	; 0x80000001
    4088:	vqsub.s8	d4, d16, d3
    408c:	ldcge	0, cr8, [r1, #-788]	; 0xfffffcec
    4090:	bcs	43f8f8 <set_scsi_pt_cdb@plt+0x43e7f4>
    4094:	orrvs	pc, r0, pc, asr #8
    4098:			; <UNDEFINED> instruction: 0xf7fc4628
    409c:	stmdacs	r0, {r1, r8, r9, sl, fp, sp, lr, pc}
    40a0:	adcshi	pc, r4, r0
    40a4:			; <UNDEFINED> instruction: 0xf7fc4628
    40a8:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    40ac:	adchi	pc, r8, r0
    40b0:	ldmibcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    40b4:	andcc	pc, r9, r5, lsl r8	; <UNPREDICTABLE>
    40b8:	svclt	0x00182b0a
    40bc:			; <UNDEFINED> instruction: 0xf0004681
    40c0:	cdp	0, 1, cr8, cr8, cr11, {6}
    40c4:			; <UNDEFINED> instruction: 0x46281a90
    40c8:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40cc:	strmi	r4, [r4], -r8, asr #10
    40d0:	addshi	pc, r6, r0
    40d4:	bl	fea5b188 <set_scsi_pt_cdb@plt+0xfea5a084>
    40d8:	bl	1464e0 <set_scsi_pt_cdb@plt+0x1453dc>
    40dc:	blcs	8c6ce4 <set_scsi_pt_cdb@plt+0x8c5be0>
    40e0:	addhi	pc, lr, r0
    40e4:	bne	43f950 <set_scsi_pt_cdb@plt+0x43e84c>
    40e8:			; <UNDEFINED> instruction: 0xf7fd4658
    40ec:	strmi	lr, [r1, #2048]	; 0x800
    40f0:			; <UNDEFINED> instruction: 0xf81bdd04
    40f4:	blcs	8d00fc <set_scsi_pt_cdb@plt+0x8ceff8>
    40f8:	eorshi	pc, sp, #64	; 0x40
    40fc:	blcs	2ad1c <set_scsi_pt_cdb@plt+0x29c18>
    4100:	sbcshi	pc, r6, r0, asr #32
    4104:	svccs	0x000019bd
    4108:	teqhi	r5, r0	; <UNPREDICTABLE>
    410c:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4110:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    4114:	svc	0x00eaf7fc
    4118:	andcs	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    411c:	movweq	lr, #2827	; 0xb0b
    4120:	rsble	r2, sp, r0, lsl #20
    4124:			; <UNDEFINED> instruction: 0x21234658
    4128:			; <UNDEFINED> instruction: 0xf7fc9302
    412c:	blls	bfdf4 <set_scsi_pt_cdb@plt+0xbecf0>
    4130:	svclt	0x008c4298
    4134:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4138:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    413c:	svclt	0x00082800
    4140:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4144:	svceq	0x0000f1b9
    4148:	stmdacs	r0, {r1, r3, r4, r6, r8, ip, lr, pc}
    414c:	adchi	pc, r7, r0
    4150:	vpmax.s8	<illegal reg q0.5>, <illegal reg q14.5>, q2
    4154:	ldrmi	r4, [r9], -r4, asr #20
    4158:	orrvs	pc, r0, #1325400064	; 0x4f000000
    415c:	ldrbmi	r4, [r0], -r2, lsr #12
    4160:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    4164:	andls	pc, r4, sl, lsl #16
    4168:			; <UNDEFINED> instruction: 0xf7fc4650
    416c:	strmi	lr, [fp], -r6, asr #30
    4170:			; <UNDEFINED> instruction: 0x46021c59
    4174:			; <UNDEFINED> instruction: 0xf1b2bf08
    4178:	ldrshtle	r3, [lr], #-255	; 0xffffff01
    417c:	stmdbge	lr, {r0, r2, r6, r8, ip, sp, pc}
    4180:	blt	4b29e8 <set_scsi_pt_cdb@plt+0x4b18e4>
    4184:	andeq	lr, lr, #3358720	; 0x334000
    4188:	blgt	d59bc <set_scsi_pt_cdb@plt+0xd48b8>
    418c:	rsbvs	r6, r9, r8, lsr #32
    4190:			; <UNDEFINED> instruction: 0x212c4650
    4194:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    4198:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}^
    419c:			; <UNDEFINED> instruction: 0xf0402b00
    41a0:			; <UNDEFINED> instruction: 0xf8df8100
    41a4:			; <UNDEFINED> instruction: 0xf8df1438
    41a8:	ldrbtmi	r0, [r9], #-1080	; 0xfffffbc8
    41ac:			; <UNDEFINED> instruction: 0x31284478
    41b0:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    41b4:	strteq	pc, [ip], #-2271	; 0xfffff721
    41b8:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    41bc:	ldrbtmi	r9, [r8], #-2565	; 0xfffff5fb
    41c0:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    41c4:	bcs	43fa2c <set_scsi_pt_cdb@plt+0x43e928>
    41c8:			; <UNDEFINED> instruction: 0xf0002a00
    41cc:			; <UNDEFINED> instruction: 0xf8df80e5
    41d0:	stmdbls	r8, {r3, r4, sl, ip, sp}
    41d4:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    41d8:			; <UNDEFINED> instruction: 0xf0004293
    41dc:	mrc	0, 0, r8, cr8, cr13, {6}
    41e0:			; <UNDEFINED> instruction: 0xf7fc0a10
    41e4:	andcs	lr, r1, r8, lsl pc
    41e8:			; <UNDEFINED> instruction: 0xf89be026
    41ec:	ldmib	sp, {ip, sp}^
    41f0:	blcs	8e5628 <set_scsi_pt_cdb@plt+0x8e4524>
    41f4:	bicshi	pc, r5, r0, asr #32
    41f8:	blls	255c88 <set_scsi_pt_cdb@plt+0x254b84>
    41fc:	movwls	r4, #37971	; 0x9453
    4200:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4204:	svcvs	0x0080f5b8
    4208:	svcge	0x0037f47f
    420c:	tstlt	fp, r6, lsl #22
    4210:	ldrbeq	r9, [r9, r9, lsl #22]
    4214:	orrshi	pc, r9, r0, lsl #2
    4218:	beq	43fa80 <set_scsi_pt_cdb@plt+0x43e97c>
    421c:	blls	2c67fc <set_scsi_pt_cdb@plt+0x2c56f8>
    4220:	andshi	r3, lr, r1, lsl #28
    4224:	blmi	ffc3070c <set_scsi_pt_cdb@plt+0xffc2f608>
    4228:	stmiapl	fp, {r3, r8, fp, ip, pc}^
    422c:	addmi	r6, r3, #1769472	; 0x1b0000
    4230:			; <UNDEFINED> instruction: 0xf7fcd001
    4234:	strdcs	lr, [r0], -r0
    4238:	blmi	ff8d6df0 <set_scsi_pt_cdb@plt+0xff8d5cec>
    423c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4240:			; <UNDEFINED> instruction: 0xf8dd681a
    4244:	subsmi	r3, sl, r4, asr #16
    4248:			; <UNDEFINED> instruction: 0x81b8f040
    424c:	stcleq	6, cr15, [ip, #-52]	; 0xffffffcc
    4250:	blhi	13f54c <set_scsi_pt_cdb@plt+0x13e448>
    4254:	svchi	0x00f0e8bd
    4258:			; <UNDEFINED> instruction: 0xf8052300
    425c:			; <UNDEFINED> instruction: 0xf1b93009
    4260:			; <UNDEFINED> instruction: 0xf47f0f00
    4264:	strb	sl, [fp, lr, lsr #30]
    4268:	stmiami	r2!, {r0, r5, r6, r7, r8, fp, lr}^
    426c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4270:			; <UNDEFINED> instruction: 0xf7fc3118
    4274:	andcs	lr, r1, r6, lsr lr
    4278:			; <UNDEFINED> instruction: 0x4650e7de
    427c:	movwcs	lr, #10701	; 0x29cd
    4280:	mrc2	7, 4, pc, cr0, cr15, {7}
    4284:	movwcs	lr, #10717	; 0x29dd
    4288:			; <UNDEFINED> instruction: 0xf47f2800
    428c:	ldmibmi	sl, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    4290:	ldrbtmi	r4, [r9], #-2266	; 0xfffff726
    4294:	ldrbtmi	r3, [r8], #-296	; 0xfffffed8
    4298:	mcr	7, 1, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    429c:	vabd.s8	d14, d29, d10
    42a0:	ldrmi	r4, [r9], -r4, asr #20
    42a4:	addvs	pc, r0, #1325400064	; 0x4f000000
    42a8:			; <UNDEFINED> instruction: 0xf7fc4650
    42ac:	smmlar	fp, lr, lr, lr
    42b0:	movtls	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    42b4:			; <UNDEFINED> instruction: 0xf8cd2400
    42b8:	blge	3a4380 <set_scsi_pt_cdb@plt+0x3a327c>
    42bc:	ldrbtmi	r9, [r9], #1293	; 0x50d
    42c0:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    42c4:	movwls	r9, #44295	; 0xad07
    42c8:			; <UNDEFINED> instruction: 0xf7fc4658
    42cc:	stmib	sp, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    42d0:	ldmib	sp, {r1, r8}^
    42d4:	movwcc	r2, #4866	; 0x1302
    42d8:			; <UNDEFINED> instruction: 0xf1b2bf08
    42dc:	ldrshtle	r3, [r0], -pc
    42e0:	tsteq	r8, r4, lsl #22
    42e4:	ldrle	r0, [r6, #-1994]!	; 0xfffff836
    42e8:	ldrdeq	lr, [r2, -sp]
    42ec:	rscscc	pc, pc, #79	; 0x4f
    42f0:	addmi	r2, r2, #0, 6
    42f4:	vaddw.s8	q10, q8, d11
    42f8:	tstlt	pc, r4, lsl #2
    42fc:	ldmibne	r9!, {r1, r8, r9, fp, ip, pc}
    4300:	addvs	fp, r8, r8, lsl sl
    4304:	strtcc	r6, [r0], -fp, lsr #16
    4308:	ldrmi	r9, [sl], #-2562	; 0xfffff5fe
    430c:	eorvs	r9, sl, r4, lsl #22
    4310:	orrle	r2, r1, r0, lsl #22
    4314:			; <UNDEFINED> instruction: 0x46494658
    4318:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    431c:	beq	80734 <set_scsi_pt_cdb@plt+0x7f630>
    4320:	stmdacs	r0, {r2, r9, sl, lr}
    4324:			; <UNDEFINED> instruction: 0x4649d03a
    4328:	mcr	7, 7, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    432c:	bl	11b3bc <set_scsi_pt_cdb@plt+0x11a2b8>
    4330:	bcs	6f38 <set_scsi_pt_cdb@plt+0x5e34>
    4334:			; <UNDEFINED> instruction: 0xf5bad032
    4338:			; <UNDEFINED> instruction: 0xf0006f80
    433c:			; <UNDEFINED> instruction: 0x46548117
    4340:	ldrbmi	lr, [r8], -r2, asr #15
    4344:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    4348:			; <UNDEFINED> instruction: 0xf43f2800
    434c:	bl	23008c <set_scsi_pt_cdb@plt+0x22ef88>
    4350:	strbeq	r0, [fp, r4, lsl #2]
    4354:	svccs	0x0000d4d1
    4358:	stmdbls	sl, {r2, r3, r4, r6, r7, ip, lr, pc}
    435c:	blt	6aaf6c <set_scsi_pt_cdb@plt+0x6a9e68>
    4360:	strmi	r9, [ip], r3, lsl #22
    4364:	blt	6dc494 <set_scsi_pt_cdb@plt+0x6db390>
    4368:	ldm	ip!, {r0, r1, r3, sp, lr}
    436c:	ldmibne	fp!, {r0, r1}
    4370:	ldrhvs	r5, [r9], #-24	; 0xffffffe8
    4374:	ldrtmi	lr, [sp], -lr, asr #15
    4378:	blls	17dea0 <set_scsi_pt_cdb@plt+0x17cd9c>
    437c:	blcs	b623f0 <set_scsi_pt_cdb@plt+0xb612ec>
    4380:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    4384:	blmi	fe616e08 <set_scsi_pt_cdb@plt+0xfe615d04>
    4388:	andls	r4, r5, #2046820352	; 0x7a000000
    438c:	ldmpl	r3, {r3, r9, fp, ip, pc}^
    4390:	mcr	8, 0, r6, cr8, cr11, {0}
    4394:			; <UNDEFINED> instruction: 0xe6613a10
    4398:	strb	r2, [sp, -r1]
    439c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    43a0:			; <UNDEFINED> instruction: 0xf100e72b
    43a4:	ldrbmi	r0, [r8], -r1, lsl #22
    43a8:	mcr	7, 1, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    43ac:	strmi	r1, [r2], -ip, asr #24
    43b0:			; <UNDEFINED> instruction: 0xf1b0bf08
    43b4:			; <UNDEFINED> instruction: 0x460b3fff
    43b8:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    43bc:	rscscc	pc, pc, pc, asr #32
    43c0:			; <UNDEFINED> instruction: 0xf04f4290
    43c4:	orrsmi	r0, r9, r0, lsl #2
    43c8:	mcrge	6, 7, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
    43cc:	tstlt	sp, r0, lsl r6
    43d0:	adcvs	fp, r9, r1, lsl sl
    43d4:	strcs	r9, [r0], #-2311	; 0xfffff6f9
    43d8:	eorls	pc, ip, #14614528	; 0xdf0000
    43dc:	ldrbtmi	r6, [r9], #2057	; 0x809
    43e0:	stmdals	r7, {r0, sl, lr}
    43e4:	ldrbmi	r6, [r8], -r1
    43e8:	stmib	sp, {r2, r3, r5, r8, sp}^
    43ec:			; <UNDEFINED> instruction: 0xf7fc2302
    43f0:	strmi	lr, [r2], lr, asr #27
    43f4:	suble	r2, r2, r0, lsl #16
    43f8:			; <UNDEFINED> instruction: 0xf1007841
    43fc:	ldmib	sp, {r0, r8, r9, fp}^
    4400:	movtlt	r2, #37634	; 0x9302
    4404:	ldrbmi	r4, [r8], -r9, asr #12
    4408:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    440c:	andcc	pc, r0, sl, lsl r8	; <UNPREDICTABLE>
    4410:	blcs	b312c4 <set_scsi_pt_cdb@plt+0xb301c0>
    4414:	stfcsd	f5, [r0], {89}	; 0x59
    4418:	stccs	0, cr13, [r1], {108}	; 0x6c
    441c:	rscsvc	pc, pc, #82837504	; 0x4f00000
    4420:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4424:			; <UNDEFINED> instruction: 0xb125d013
    4428:	rsbhi	fp, r9, #331776	; 0x51000
    442c:	cfstrscs	mvf3, [r3], {1}
    4430:	blls	138b9c <set_scsi_pt_cdb@plt+0x137a98>
    4434:	blcs	11cbc <set_scsi_pt_cdb@plt+0x10bb8>
    4438:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    443c:			; <UNDEFINED> instruction: 0xf64fe6e0
    4440:	addsmi	r7, r0, #255	; 0xff
    4444:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4448:	vsra.s64	d20, d9, #64
    444c:	stccs	0, cr8, [r0, #-540]	; 0xfffffde4
    4450:	blt	1478590 <set_scsi_pt_cdb@plt+0x147748c>
    4454:	strb	r8, [r9, r9, lsr #4]!
    4458:	rscsle	r2, r0, r1, lsl #24
    445c:			; <UNDEFINED> instruction: 0xd1282c02
    4460:	rscsvc	pc, pc, pc, asr #12
    4464:			; <UNDEFINED> instruction: 0xf04f4290
    4468:	orrsmi	r0, r9, r0, lsl #2
    446c:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r9, fp, ip, lr, pc}^
    4470:	ldrbtmi	r4, [r9], #-2151	; 0xfffff799
    4474:	ldrbtmi	r3, [r8], #-296	; 0xfffffed8
    4478:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    447c:	strcc	lr, [r1], #-1690	; 0xfffff966
    4480:	mvnscc	pc, pc, asr #32
    4484:	rscscc	pc, pc, #79	; 0x4f
    4488:			; <UNDEFINED> instruction: 0xf1042c02
    448c:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
    4490:	tstle	r9, r2, lsl #22
    4494:	sbcle	r2, ip, r0, lsl #26
    4498:	mvnscc	pc, #79	; 0x4f
    449c:	strb	r8, [r8, fp, ror #4]
    44a0:	eorhi	fp, r9, #1073741825	; 0x40000001
    44a4:	strb	r3, [pc, r1, lsl #8]!
    44a8:	rscvs	fp, sl, r5, lsl #2
    44ac:	mvnsle	r2, r3, lsl #24
    44b0:			; <UNDEFINED> instruction: 0xf04fe7bf
    44b4:	addsmi	r3, r0, #255	; 0xff
    44b8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    44bc:	blle	1a14b28 <set_scsi_pt_cdb@plt+0x1a13a24>
    44c0:	adcsle	r2, r3, r0, lsl #26
    44c4:	rscvs	fp, r9, r1, lsl sl
    44c8:			; <UNDEFINED> instruction: 0x4658e7b0
    44cc:	ldc	7, cr15, [r4, #1008]	; 0x3f0
    44d0:	mcrrne	6, 0, r4, r8, cr2
    44d4:			; <UNDEFINED> instruction: 0xf1b2bf08
    44d8:			; <UNDEFINED> instruction: 0x460b3fff
    44dc:	stmdbmi	sp, {r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    44e0:	stmdami	sp, {r1, r5, r6, r7, sl, fp, ip}^
    44e4:			; <UNDEFINED> instruction: 0x31284479
    44e8:			; <UNDEFINED> instruction: 0xf7fc4478
    44ec:			; <UNDEFINED> instruction: 0xe661ecfa
    44f0:	ldrb	r2, [r8, -r2, lsl #8]!
    44f4:	rscscc	pc, pc, #79	; 0x4f
    44f8:	stccs	3, cr2, [r0, #-0]
    44fc:	strcs	sp, [r1], #-482	; 0xfffffe1e
    4500:	ldmib	sp, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4504:	bls	16593c <set_scsi_pt_cdb@plt+0x164838>
    4508:	bl	fead6a20 <set_scsi_pt_cdb@plt+0xfead591c>
    450c:	stmdami	r4, {r0, r2, r8, r9}^
    4510:	ldrbtmi	r3, [r9], #-769	; 0xfffffcff
    4514:	tstcc	r8, r0, lsl #4
    4518:	andeq	pc, r1, #8, 2
    451c:			; <UNDEFINED> instruction: 0xf7fc4478
    4520:	strb	lr, [pc], -r0, ror #25
    4524:	stcl	7, cr15, [r4, #-1008]	; 0xfffffc10
    4528:	strtmi	r6, [r0], -r4, lsl #16
    452c:	stc	7, cr15, [r4, #1008]	; 0x3f0
    4530:	bls	156a28 <set_scsi_pt_cdb@plt+0x155924>
    4534:	tstcc	r8, r9, ror r4
    4538:	ldmdami	fp!, {r0, r1, r9, sl, lr}
    453c:			; <UNDEFINED> instruction: 0xf7fc4478
    4540:			; <UNDEFINED> instruction: 0x4620ecd0
    4544:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    4548:	ldmdbmi	r8!, {r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}
    454c:	ldrbtmi	r4, [r9], #-2104	; 0xfffff7c8
    4550:	tstcc	r8, r5, lsl #20
    4554:			; <UNDEFINED> instruction: 0xf7fc4478
    4558:	ldrt	lr, [r3], -r4, asr #25
    455c:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    4560:			; <UNDEFINED> instruction: 0x31284479
    4564:			; <UNDEFINED> instruction: 0xf7fc4478
    4568:			; <UNDEFINED> instruction: 0xe623ecbc
    456c:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    4570:	bmi	80e78 <set_scsi_pt_cdb@plt+0x7fd74>
    4574:	ldmdbmi	r1!, {r0, r6, r9, sl, sp, lr, pc}
    4578:	ldmdami	r1!, {r1, r5, fp, ip}
    457c:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    4580:			; <UNDEFINED> instruction: 0xf1089200
    4584:	bls	145190 <set_scsi_pt_cdb@plt+0x14408c>
    4588:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    458c:	stc	7, cr15, [r8], #1008	; 0x3f0
    4590:	stmdbmi	ip!, {r3, r4, r9, sl, sp, lr, pc}
    4594:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    4598:	ldrbtmi	r3, [r8], #-296	; 0xfffffed8
    459c:	stc	7, cr15, [r0], #1008	; 0x3f0
    45a0:	stmdbmi	sl!, {r3, r9, sl, sp, lr, pc}
    45a4:	movweq	lr, #23467	; 0x5bab
    45a8:	movwcc	r4, #6185	; 0x1829
    45ac:			; <UNDEFINED> instruction: 0xf1084479
    45b0:	tstcc	r8, r1, lsl #4
    45b4:			; <UNDEFINED> instruction: 0xf7fc4478
    45b8:			; <UNDEFINED> instruction: 0xe603ec94
    45bc:	stc	7, cr15, [r8], {252}	; 0xfc
    45c0:	andeq	r5, r1, r2, ror #29
    45c4:	andeq	r5, r1, lr, asr #29
    45c8:	andeq	r0, r0, r8, lsl #2
    45cc:	andeq	r3, r0, r4, asr #10
    45d0:	andeq	r3, r0, r6, lsr r3
    45d4:	andeq	r3, r0, r0, lsr r3
    45d8:	andeq	r3, r0, lr, lsl #5
    45dc:	andeq	r4, r0, r6, ror #27
    45e0:	andeq	r3, r0, r0, asr r2
    45e4:	muleq	r0, sl, r3
    45e8:	andeq	r0, r0, r4, lsl r1
    45ec:	muleq	r1, r8, ip
    45f0:	andeq	r4, r0, r4, lsr #26
    45f4:	strdeq	r3, [r0], -r2
    45f8:	strdeq	r4, [r0], -lr
    45fc:	ldrdeq	r3, [r0], -r2
    4600:	andeq	r3, r0, r6, lsr r2
    4604:	ldrdeq	r2, [r0], -r0
    4608:	andeq	r2, r0, r2, asr #31
    460c:	andeq	r4, r0, lr, lsl fp
    4610:	andeq	r3, r0, r2, lsr #32
    4614:	andeq	r4, r0, ip, lsr #21
    4618:	andeq	r2, r0, ip, lsr pc
    461c:	andeq	r4, r0, lr, ror sl
    4620:	andeq	r2, r0, r0, lsr #31
    4624:	andeq	r4, r0, ip, asr sl
    4628:	andeq	r2, r0, r8, asr #28
    462c:	andeq	r4, r0, r2, asr #20
    4630:	andeq	r2, r0, r8, asr #31
    4634:	andeq	r4, r0, r0, lsr sl
    4638:	andeq	r2, r0, r0, lsl pc
    463c:	andeq	r4, r0, r2, lsl sl
    4640:	andeq	r2, r0, r6, asr #28
    4644:	strdeq	r4, [r0], -sl
    4648:			; <UNDEFINED> instruction: 0x00002eb2
    464c:	andeq	r4, r0, r4, ror #19
    4650:	andeq	r2, r0, r4, asr #30
    4654:	andeq	r0, r0, r0
    4658:	svclt	0x00081e4a
    465c:			; <UNDEFINED> instruction: 0xf0c04770
    4660:	addmi	r8, r8, #36, 2
    4664:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4668:			; <UNDEFINED> instruction: 0xf0004211
    466c:	blx	fec24ad0 <set_scsi_pt_cdb@plt+0xfec239cc>
    4670:	blx	fec81478 <set_scsi_pt_cdb@plt+0xfec80374>
    4674:	bl	fe8c1080 <set_scsi_pt_cdb@plt+0xfe8bff7c>
    4678:			; <UNDEFINED> instruction: 0xf1c30303
    467c:	andge	r0, r4, #2080374784	; 0x7c000000
    4680:	movwne	lr, #15106	; 0x3b02
    4684:	andeq	pc, r0, #79	; 0x4f
    4688:	svclt	0x0000469f
    468c:	andhi	pc, r0, pc, lsr #7
    4690:	svcvc	0x00c1ebb0
    4694:	bl	10b429c <set_scsi_pt_cdb@plt+0x10b3198>
    4698:	svclt	0x00280202
    469c:	sbcvc	lr, r1, r0, lsr #23
    46a0:	svcvc	0x0081ebb0
    46a4:	bl	10b42ac <set_scsi_pt_cdb@plt+0x10b31a8>
    46a8:	svclt	0x00280202
    46ac:	addvc	lr, r1, r0, lsr #23
    46b0:	svcvc	0x0041ebb0
    46b4:	bl	10b42bc <set_scsi_pt_cdb@plt+0x10b31b8>
    46b8:	svclt	0x00280202
    46bc:	subvc	lr, r1, r0, lsr #23
    46c0:	svcvc	0x0001ebb0
    46c4:	bl	10b42cc <set_scsi_pt_cdb@plt+0x10b31c8>
    46c8:	svclt	0x00280202
    46cc:	andvc	lr, r1, r0, lsr #23
    46d0:	svcvs	0x00c1ebb0
    46d4:	bl	10b42dc <set_scsi_pt_cdb@plt+0x10b31d8>
    46d8:	svclt	0x00280202
    46dc:	sbcvs	lr, r1, r0, lsr #23
    46e0:	svcvs	0x0081ebb0
    46e4:	bl	10b42ec <set_scsi_pt_cdb@plt+0x10b31e8>
    46e8:	svclt	0x00280202
    46ec:	addvs	lr, r1, r0, lsr #23
    46f0:	svcvs	0x0041ebb0
    46f4:	bl	10b42fc <set_scsi_pt_cdb@plt+0x10b31f8>
    46f8:	svclt	0x00280202
    46fc:	subvs	lr, r1, r0, lsr #23
    4700:	svcvs	0x0001ebb0
    4704:	bl	10b430c <set_scsi_pt_cdb@plt+0x10b3208>
    4708:	svclt	0x00280202
    470c:	andvs	lr, r1, r0, lsr #23
    4710:	svcpl	0x00c1ebb0
    4714:	bl	10b431c <set_scsi_pt_cdb@plt+0x10b3218>
    4718:	svclt	0x00280202
    471c:	sbcpl	lr, r1, r0, lsr #23
    4720:	svcpl	0x0081ebb0
    4724:	bl	10b432c <set_scsi_pt_cdb@plt+0x10b3228>
    4728:	svclt	0x00280202
    472c:	addpl	lr, r1, r0, lsr #23
    4730:	svcpl	0x0041ebb0
    4734:	bl	10b433c <set_scsi_pt_cdb@plt+0x10b3238>
    4738:	svclt	0x00280202
    473c:	subpl	lr, r1, r0, lsr #23
    4740:	svcpl	0x0001ebb0
    4744:	bl	10b434c <set_scsi_pt_cdb@plt+0x10b3248>
    4748:	svclt	0x00280202
    474c:	andpl	lr, r1, r0, lsr #23
    4750:	svcmi	0x00c1ebb0
    4754:	bl	10b435c <set_scsi_pt_cdb@plt+0x10b3258>
    4758:	svclt	0x00280202
    475c:	sbcmi	lr, r1, r0, lsr #23
    4760:	svcmi	0x0081ebb0
    4764:	bl	10b436c <set_scsi_pt_cdb@plt+0x10b3268>
    4768:	svclt	0x00280202
    476c:	addmi	lr, r1, r0, lsr #23
    4770:	svcmi	0x0041ebb0
    4774:	bl	10b437c <set_scsi_pt_cdb@plt+0x10b3278>
    4778:	svclt	0x00280202
    477c:	submi	lr, r1, r0, lsr #23
    4780:	svcmi	0x0001ebb0
    4784:	bl	10b438c <set_scsi_pt_cdb@plt+0x10b3288>
    4788:	svclt	0x00280202
    478c:	andmi	lr, r1, r0, lsr #23
    4790:	svccc	0x00c1ebb0
    4794:	bl	10b439c <set_scsi_pt_cdb@plt+0x10b3298>
    4798:	svclt	0x00280202
    479c:	sbccc	lr, r1, r0, lsr #23
    47a0:	svccc	0x0081ebb0
    47a4:	bl	10b43ac <set_scsi_pt_cdb@plt+0x10b32a8>
    47a8:	svclt	0x00280202
    47ac:	addcc	lr, r1, r0, lsr #23
    47b0:	svccc	0x0041ebb0
    47b4:	bl	10b43bc <set_scsi_pt_cdb@plt+0x10b32b8>
    47b8:	svclt	0x00280202
    47bc:	subcc	lr, r1, r0, lsr #23
    47c0:	svccc	0x0001ebb0
    47c4:	bl	10b43cc <set_scsi_pt_cdb@plt+0x10b32c8>
    47c8:	svclt	0x00280202
    47cc:	andcc	lr, r1, r0, lsr #23
    47d0:	svccs	0x00c1ebb0
    47d4:	bl	10b43dc <set_scsi_pt_cdb@plt+0x10b32d8>
    47d8:	svclt	0x00280202
    47dc:	sbccs	lr, r1, r0, lsr #23
    47e0:	svccs	0x0081ebb0
    47e4:	bl	10b43ec <set_scsi_pt_cdb@plt+0x10b32e8>
    47e8:	svclt	0x00280202
    47ec:	addcs	lr, r1, r0, lsr #23
    47f0:	svccs	0x0041ebb0
    47f4:	bl	10b43fc <set_scsi_pt_cdb@plt+0x10b32f8>
    47f8:	svclt	0x00280202
    47fc:	subcs	lr, r1, r0, lsr #23
    4800:	svccs	0x0001ebb0
    4804:	bl	10b440c <set_scsi_pt_cdb@plt+0x10b3308>
    4808:	svclt	0x00280202
    480c:	andcs	lr, r1, r0, lsr #23
    4810:	svcne	0x00c1ebb0
    4814:	bl	10b441c <set_scsi_pt_cdb@plt+0x10b3318>
    4818:	svclt	0x00280202
    481c:	sbcne	lr, r1, r0, lsr #23
    4820:	svcne	0x0081ebb0
    4824:	bl	10b442c <set_scsi_pt_cdb@plt+0x10b3328>
    4828:	svclt	0x00280202
    482c:	addne	lr, r1, r0, lsr #23
    4830:	svcne	0x0041ebb0
    4834:	bl	10b443c <set_scsi_pt_cdb@plt+0x10b3338>
    4838:	svclt	0x00280202
    483c:	subne	lr, r1, r0, lsr #23
    4840:	svcne	0x0001ebb0
    4844:	bl	10b444c <set_scsi_pt_cdb@plt+0x10b3348>
    4848:	svclt	0x00280202
    484c:	andne	lr, r1, r0, lsr #23
    4850:	svceq	0x00c1ebb0
    4854:	bl	10b445c <set_scsi_pt_cdb@plt+0x10b3358>
    4858:	svclt	0x00280202
    485c:	sbceq	lr, r1, r0, lsr #23
    4860:	svceq	0x0081ebb0
    4864:	bl	10b446c <set_scsi_pt_cdb@plt+0x10b3368>
    4868:	svclt	0x00280202
    486c:	addeq	lr, r1, r0, lsr #23
    4870:	svceq	0x0041ebb0
    4874:	bl	10b447c <set_scsi_pt_cdb@plt+0x10b3378>
    4878:	svclt	0x00280202
    487c:	subeq	lr, r1, r0, lsr #23
    4880:	svceq	0x0001ebb0
    4884:	bl	10b448c <set_scsi_pt_cdb@plt+0x10b3388>
    4888:	svclt	0x00280202
    488c:	andeq	lr, r1, r0, lsr #23
    4890:			; <UNDEFINED> instruction: 0x47704610
    4894:	andcs	fp, r1, ip, lsl #30
    4898:	ldrbmi	r2, [r0, -r0]!
    489c:			; <UNDEFINED> instruction: 0xf281fab1
    48a0:	andseq	pc, pc, #-2147483600	; 0x80000030
    48a4:			; <UNDEFINED> instruction: 0xf002fa20
    48a8:	tstlt	r8, r0, ror r7
    48ac:	rscscc	pc, pc, pc, asr #32
    48b0:	stmdalt	lr, {ip, sp, lr, pc}
    48b4:	rscsle	r2, r8, r0, lsl #18
    48b8:	andmi	lr, r3, sp, lsr #18
    48bc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    48c0:			; <UNDEFINED> instruction: 0x4006e8bd
    48c4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    48c8:	smlatbeq	r3, r1, fp, lr
    48cc:	svclt	0x00004770
    48d0:			; <UNDEFINED> instruction: 0xf04fb502
    48d4:			; <UNDEFINED> instruction: 0xf7fc0008
    48d8:	vstrlt	s28, [r2, #-696]	; 0xfffffd48
    48dc:	mvnsmi	lr, #737280	; 0xb4000
    48e0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    48e4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    48e8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    48ec:	b	fe4c28e4 <set_scsi_pt_cdb@plt+0xfe4c17e0>
    48f0:	blne	1d95aec <set_scsi_pt_cdb@plt+0x1d949e8>
    48f4:	strhle	r1, [sl], -r6
    48f8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    48fc:	svccc	0x0004f855
    4900:	strbmi	r3, [sl], -r1, lsl #8
    4904:	ldrtmi	r4, [r8], -r1, asr #12
    4908:	adcmi	r4, r6, #152, 14	; 0x2600000
    490c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4910:	svclt	0x000083f8
    4914:	ldrdeq	r5, [r1], -lr
    4918:	ldrdeq	r5, [r1], -r4
    491c:	svclt	0x00004770

Disassembly of section .fini:

00004920 <.fini>:
    4920:	push	{r3, lr}
    4924:	pop	{r3, pc}
