#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f898bb041a0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f898bb04080 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f898bb14bc0_0 .var "in", 0 0;
v0x7f898bb14c60_0 .var/i "mismatch_count", 31 0;
v0x7f898bb14d00_0 .net "next_state", 3 0, v0x7f898bb14950_0;  1 drivers
v0x7f898bb14dd0_0 .net "out", 0 0, v0x7f898bb14a00_0;  1 drivers
v0x7f898bb14e80_0 .var "state", 3 0;
S_0x7f898bb04400 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7f898bb041a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x7f898bb04570 .param/l "A" 0 3 9, C4<0001>;
P_0x7f898bb045b0 .param/l "B" 0 3 9, C4<0010>;
P_0x7f898bb045f0 .param/l "C" 0 3 9, C4<0100>;
P_0x7f898bb04630 .param/l "D" 0 3 9, C4<1000>;
v0x7f898bb048a0_0 .net "in", 0 0, v0x7f898bb14bc0_0;  1 drivers
v0x7f898bb14950_0 .var "next_state", 3 0;
v0x7f898bb14a00_0 .var "out", 0 0;
v0x7f898bb14ab0_0 .net "state", 3 0, v0x7f898bb14e80_0;  1 drivers
E_0x7f898bb04800 .event anyedge, v0x7f898bb14ab0_0;
E_0x7f898bb04850 .event anyedge, v0x7f898bb14ab0_0, v0x7f898bb048a0_0;
    .scope S_0x7f898bb04400;
T_0 ;
    %wait E_0x7f898bb04850;
    %load/vec4 v0x7f898bb14ab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7f898bb14950_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7f898bb048a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x7f898bb14950_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7f898bb048a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0x7f898bb14950_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7f898bb048a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x7f898bb14950_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7f898bb048a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x7f898bb14950_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f898bb04400;
T_1 ;
    %wait E_0x7f898bb04800;
    %load/vec4 v0x7f898bb14ab0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f898bb14a00_0, 0, 1;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14a00_0, 0, 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f898bb041a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.2, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0001, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.5, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.8, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.11, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.10;
T_2.9 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.14, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.17, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0100, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b1000, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.20, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_2.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.23, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_2.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f898bb14bc0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f898bb14e80_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7f898bb14d00_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_2.26, 6;
    %load/vec4 v0x7f898bb14dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_2.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7f898bb14d00_0, v0x7f898bb14dd0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7f898bb14c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f898bb14c60_0, 0, 32;
    %jmp T_2.25;
T_2.24 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_2.25 ;
    %load/vec4 v0x7f898bb14c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %vpi_call 2 131 "$display", "All tests passed!" {0 0 0};
    %jmp T_2.28;
T_2.27 ;
    %vpi_call 2 133 "$display", "%0d mismatches out of %0d total tests.", v0x7f898bb14c60_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_2.28 ;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm3onehot_0_tb.v";
    "least-to-most/modules/Fsm3onehot.v";
